Timing Analyzer report for miriv
Mon Jun 29 08:25:17 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; miriv                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.3%      ;
;     Processor 3            ;  11.6%      ;
;     Processor 4            ;   8.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; miriv.sdc     ; OK     ; Mon Jun 29 08:25:15 2020 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { altera_reserved_tck }                  ;
; clk_pin                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { clk_pin }                              ;
; pll_inst|altpll_component|pll|clk[0] ; Generated ; 13.333  ; 75.0 MHz  ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; clk_pin ; pll_inst|altpll_component|pll|inclk[0] ; { pll_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 79.82 MHz  ; 79.82 MHz       ; pll_inst|altpll_component|pll|clk[0] ;      ;
; 107.18 MHz ; 107.18 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.805  ; 0.000         ;
; altera_reserved_tck                  ; 45.335 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.344 ; 0.000         ;
; altera_reserved_tck                  ; 0.360 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.674 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.001 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.373  ; 0.000         ;
; clk_pin                              ; 9.819  ; 0.000         ;
; altera_reserved_tck                  ; 49.541 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.805 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.084     ; 12.442     ;
; 1.177 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.410     ; 11.744     ;
; 1.178 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.410     ; 11.743     ;
; 1.343 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.096     ; 11.892     ;
; 1.360 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.405     ; 11.566     ;
; 1.361 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.374     ; 11.596     ;
; 1.363 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.405     ; 11.563     ;
; 1.407 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.408     ; 11.516     ;
; 1.407 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.408     ; 11.516     ;
; 1.517 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.403     ; 11.411     ;
; 1.550 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.409     ; 11.372     ;
; 1.577 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.394     ; 11.360     ;
; 1.616 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.418     ; 11.297     ;
; 1.623 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.418     ; 11.290     ;
; 1.677 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.421     ; 11.233     ;
; 1.712 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.416     ; 11.203     ;
; 1.734 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[25][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.408     ; 11.189     ;
; 1.736 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.408     ; 11.187     ;
; 1.880 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.426     ; 11.025     ;
; 1.890 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.365     ; 11.076     ;
; 1.890 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.365     ; 11.076     ;
; 1.914 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.426     ; 10.991     ;
; 1.984 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[28][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.413     ; 10.934     ;
; 2.010 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[20]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 11.239     ;
; 2.021 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.413     ; 10.897     ;
; 2.117 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.371     ; 10.843     ;
; 2.117 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.371     ; 10.843     ;
; 2.137 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.367     ; 10.827     ;
; 2.157 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[4]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.400     ; 10.774     ;
; 2.166 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[9][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.059     ; 11.106     ;
; 2.171 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.382     ; 10.778     ;
; 2.172 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.388     ; 10.771     ;
; 2.175 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.388     ; 10.768     ;
; 2.183 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.362     ; 10.786     ;
; 2.188 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.369     ; 10.774     ;
; 2.188 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][28]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.369     ; 10.774     ;
; 2.224 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.737     ;
; 2.224 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.391     ; 10.716     ;
; 2.307 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.392     ; 10.632     ;
; 2.307 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.392     ; 10.632     ;
; 2.326 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.413     ; 10.592     ;
; 2.326 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.413     ; 10.592     ;
; 2.332 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.629     ;
; 2.332 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[12][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.383     ; 10.616     ;
; 2.332 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[4][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.383     ; 10.616     ;
; 2.348 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.384     ; 10.599     ;
; 2.352 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][24]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.379     ; 10.600     ;
; 2.358 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.603     ;
; 2.433 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.393     ; 10.505     ;
; 2.437 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.393     ; 10.501     ;
; 2.473 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.110     ; 10.748     ;
; 2.474 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.410     ; 10.447     ;
; 2.478 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.092     ; 10.761     ;
; 2.483 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.382     ; 10.466     ;
; 2.485 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.382     ; 10.464     ;
; 2.497 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[21]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.097     ; 10.737     ;
; 2.509 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.382     ; 10.440     ;
; 2.517 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.134     ; 10.680     ;
; 2.518 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.134     ; 10.679     ;
; 2.542 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.391     ; 10.398     ;
; 2.555 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.379     ; 10.397     ;
; 2.555 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.379     ; 10.397     ;
; 2.563 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.388     ; 10.380     ;
; 2.598 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[0]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.383     ; 10.350     ;
; 2.602 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.411     ; 10.318     ;
; 2.604 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[12][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.411     ; 10.316     ;
; 2.606 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.355     ;
; 2.606 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.355     ;
; 2.608 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.388     ; 10.335     ;
; 2.608 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.388     ; 10.335     ;
; 2.610 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[3][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.410     ; 10.311     ;
; 2.611 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.405     ; 10.315     ;
; 2.613 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][24]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.378     ; 10.340     ;
; 2.614 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.378     ; 10.339     ;
; 2.618 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[0]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.092     ; 10.621     ;
; 2.623 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.403     ; 10.305     ;
; 2.624 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.403     ; 10.304     ;
; 2.637 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.394     ; 10.300     ;
; 2.638 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.394     ; 10.299     ;
; 2.651 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.078     ; 10.602     ;
; 2.661 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.385     ; 10.285     ;
; 2.662 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.385     ; 10.284     ;
; 2.663 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.store_flag                                                                  ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.110     ; 10.558     ;
; 2.669 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.114     ; 10.548     ;
; 2.674 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.073     ; 10.584     ;
; 2.683 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[26]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.086     ; 10.562     ;
; 2.688 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[3][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.387     ; 10.256     ;
; 2.700 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.129     ; 10.502     ;
; 2.703 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.129     ; 10.499     ;
; 2.704 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.377     ; 10.250     ;
; 2.707 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[27]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.356     ; 10.268     ;
; 2.708 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.404     ; 10.219     ;
; 2.713 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.390     ; 10.228     ;
; 2.713 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.071     ; 10.547     ;
; 2.714 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[9][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.390     ; 10.227     ;
; 2.724 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.136     ; 10.471     ;
; 2.725 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.136     ; 10.470     ;
; 2.728 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[25]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.093     ; 10.510     ;
; 2.734 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[19]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.373     ; 10.224     ;
; 2.739 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.377     ; 10.215     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 4.734      ;
; 45.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 4.458      ;
; 45.761 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 4.292      ;
; 46.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.962      ;
; 46.262 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.065      ; 3.801      ;
; 46.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.600      ;
; 46.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.554      ;
; 46.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.542      ;
; 46.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.474      ;
; 46.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.435      ;
; 46.683 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 3.379      ;
; 46.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 3.149      ;
; 47.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.977      ;
; 47.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.898      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.777      ;
; 47.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.440      ;
; 47.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.323      ;
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.005      ;
; 93.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.302      ; 6.943      ;
; 93.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.288      ; 6.926      ;
; 93.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.382      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.337      ;
; 93.644 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.490     ; 5.864      ;
; 93.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.302      ; 6.679      ;
; 93.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 6.639      ;
; 93.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.240      ;
; 93.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.300      ; 6.646      ;
; 93.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.238      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.220      ;
; 93.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 6.610      ;
; 93.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.211      ;
; 93.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.280      ; 6.597      ;
; 93.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.282      ; 6.584      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[14]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[12]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[16]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.173      ;
; 93.758 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.469     ; 5.771      ;
; 93.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.164      ;
; 93.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.134      ;
; 93.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.130      ;
; 93.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.105      ;
; 93.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.118      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.089      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.093      ;
; 93.857 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.481     ; 5.660      ;
; 93.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.059      ;
; 93.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.056      ;
; 93.875 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.490     ; 5.633      ;
; 93.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.034      ;
; 93.905 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.460     ; 5.633      ;
; 93.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.300      ; 6.416      ;
; 93.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.286      ; 6.399      ;
; 93.942 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.459     ; 5.597      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[28]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.978      ;
; 93.961 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.441     ; 5.596      ;
; 94.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.897      ;
; 94.046 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.472     ; 5.480      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.287      ; 6.274      ;
; 94.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.284      ; 6.268      ;
; 94.063 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.460     ; 5.475      ;
; 94.076 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.441     ; 5.481      ;
; 94.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.835      ;
; 94.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.829      ;
; 94.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.825      ;
; 94.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.823      ;
; 94.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 6.198      ;
; 94.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.805      ;
; 94.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.805      ;
; 94.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.796      ;
; 94.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.784      ;
; 94.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.796      ;
; 94.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.778      ;
; 94.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.760      ;
; 94.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.770      ;
; 94.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.300      ; 6.152      ;
; 94.191 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 5.385      ;
; 94.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.287      ; 6.112      ;
; 94.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.298      ; 6.119      ;
; 94.220 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.461     ; 5.317      ;
; 94.223 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 5.353      ;
; 94.232 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.434     ; 5.332      ;
; 94.237 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[31]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.482     ; 5.279      ;
; 94.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.689      ;
; 94.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.687      ;
; 94.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.287      ; 6.083      ;
; 94.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.699      ;
; 94.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 6.070      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.344 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.008      ;
; 0.345 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.351 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[2]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.015      ;
; 0.355 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.013      ;
; 0.356 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.362 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.020      ;
; 0.362 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
; 0.367 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.031      ;
; 0.376 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[3]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.040      ;
; 0.384 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.048      ;
; 0.386 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.050      ;
; 0.391 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.055      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                  ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                             ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                     ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                    ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.425 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[9]                                                                                                                                   ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][9]                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.693      ;
; 0.428 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.write                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.write                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[1]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[1]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.src.WBS_MEM                                                                                                                        ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.src.WBS_MEM                                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_FIRST                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[2]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_op.rd[2]                                                                                                                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[3]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[3]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[4]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[4]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.700      ;
; 0.433 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1] ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.701      ;
; 0.434 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[11]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[11]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.435 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[1]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[1]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.436 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[14]                                                                                                                             ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[19]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.705      ;
; 0.437 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[7]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[7]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.440 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.708      ;
; 0.440 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.708      ;
; 0.441 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[4]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[4]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[12]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[12]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.711      ;
; 0.443 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[3]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[3]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.446 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.713      ;
; 0.449 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[12]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[12]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.465 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.NEW_DATA                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.733      ;
; 0.471 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.511 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[16]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.511 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.553 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[2]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[1]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[12]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][12]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][14]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[4]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[3]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.558 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.559 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.560 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[9]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[9]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.561 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.564 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[15]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[15]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.832      ;
; 0.566 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[10]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[10]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.575 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[5]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[5]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.842      ;
; 0.582 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                  ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|empty_dff                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.598 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|sync:sync_rx|sync[1]                                                                                                              ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|sync:sync_rx|sync[2]                                                                                                                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.360 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.431      ; 1.013      ;
; 0.367 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.447      ; 1.036      ;
; 0.367 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.431      ; 1.020      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.416 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.457      ; 1.095      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.428 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.457      ; 1.107      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[0]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.434 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a26~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.444      ; 1.100      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.447      ; 1.108      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.713      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.458 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.463 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[25]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.742      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.772      ;
; 0.512 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.469      ; 1.203      ;
; 0.543 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 1.213      ;
; 0.552 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.472      ; 1.246      ;
; 0.553 ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; dev:dev_inst|devices:inst|memory:mem|ctrl[5]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.557 ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.571 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[24]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.450      ; 1.243      ;
; 0.572 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[10]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.431      ; 1.225      ;
; 0.590 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[31]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.437      ; 1.249      ;
; 0.592 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[2]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.438      ; 1.252      ;
; 0.592 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.431      ; 1.245      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.858      ;
; 0.601 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[1]                                  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.438      ; 1.261      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.606 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.450      ; 1.278      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.464      ; 1.295      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.878      ;
; 0.618 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[26]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a26~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.485      ; 1.325      ;
; 0.623 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[7]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.417      ; 1.262      ;
; 0.624 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.438      ; 1.284      ;
; 0.624 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.624 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[21]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[21]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[7]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a20~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.418      ; 1.265      ;
; 0.629 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[13]                                ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.629 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[2]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.629 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[11]                                ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.630 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[16]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.897      ;
; 0.630 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[5]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[9]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.233      ;
; 97.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.092      ;
; 98.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.742      ;
; 98.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.742      ;
; 98.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.742      ;
; 98.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.742      ;
; 98.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.742      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.654      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.612      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.612      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.612      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.612      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.612      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.478      ;
; 1.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.478      ;
; 1.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.478      ;
; 1.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.478      ;
; 1.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.478      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.511      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.642      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.642      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.642      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.642      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.642      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.970      ;
; 1.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.061      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 12.549 ns




+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 86.07 MHz  ; 86.07 MHz       ; pll_inst|altpll_component|pll|clk[0] ;      ;
; 117.48 MHz ; 117.48 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 1.715  ; 0.000         ;
; altera_reserved_tck                  ; 45.744 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.342 ; 0.000         ;
; altera_reserved_tck                  ; 0.355 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.888 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.906 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.375  ; 0.000         ;
; clk_pin                              ; 9.799  ; 0.000         ;
; altera_reserved_tck                  ; 49.477 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.715 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.074     ; 11.543     ;
; 2.109 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.363     ; 10.860     ;
; 2.110 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.363     ; 10.859     ;
; 2.229 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.084     ; 11.019     ;
; 2.267 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.357     ; 10.708     ;
; 2.270 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.357     ; 10.705     ;
; 2.279 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.329     ; 10.724     ;
; 2.306 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.360     ; 10.666     ;
; 2.307 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.360     ; 10.665     ;
; 2.415 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.355     ; 10.562     ;
; 2.447 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.362     ; 10.523     ;
; 2.480 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 10.505     ;
; 2.508 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.371     ; 10.453     ;
; 2.516 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.370     ; 10.446     ;
; 2.559 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.374     ; 10.399     ;
; 2.606 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.368     ; 10.358     ;
; 2.629 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[25][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.361     ; 10.342     ;
; 2.631 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.361     ; 10.340     ;
; 2.754 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.380     ; 10.198     ;
; 2.781 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.380     ; 10.171     ;
; 2.824 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.322     ; 10.186     ;
; 2.824 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.322     ; 10.186     ;
; 2.837 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[20]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.073     ; 10.422     ;
; 2.860 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[28][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.366     ; 10.106     ;
; 2.889 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.366     ; 10.077     ;
; 2.914 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[9][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.050     ; 10.368     ;
; 2.977 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.327     ; 10.028     ;
; 2.977 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.327     ; 10.028     ;
; 3.008 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.324     ; 10.000     ;
; 3.015 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[4]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.352     ; 9.965      ;
; 3.025 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.969      ;
; 3.032 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.340     ; 9.960      ;
; 3.035 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.340     ; 9.957      ;
; 3.071 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.317     ; 9.944      ;
; 3.072 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.348     ; 9.912      ;
; 3.073 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.324     ; 9.935      ;
; 3.073 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][28]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.324     ; 9.935      ;
; 3.107 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.325     ; 9.900      ;
; 3.151 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.834      ;
; 3.151 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.834      ;
; 3.174 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.364     ; 9.794      ;
; 3.175 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.364     ; 9.793      ;
; 3.180 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[12][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.814      ;
; 3.180 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[4][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.814      ;
; 3.197 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.339     ; 9.796      ;
; 3.199 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.326     ; 9.807      ;
; 3.213 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][24]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.332     ; 9.787      ;
; 3.220 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.079     ; 10.033     ;
; 3.230 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.326     ; 9.776      ;
; 3.261 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.099     ; 9.972      ;
; 3.264 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.122     ; 9.946      ;
; 3.265 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.122     ; 9.945      ;
; 3.276 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.709      ;
; 3.279 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.706      ;
; 3.312 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.682      ;
; 3.314 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.362     ; 9.656      ;
; 3.315 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.679      ;
; 3.340 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.338     ; 9.654      ;
; 3.344 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[21]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.086     ; 9.902      ;
; 3.346 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[0]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.079     ; 9.907      ;
; 3.373 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.345     ; 9.614      ;
; 3.385 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.343     ; 9.604      ;
; 3.393 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.336     ; 9.603      ;
; 3.393 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.336     ; 9.603      ;
; 3.420 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.359     ; 9.553      ;
; 3.422 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.116     ; 9.794      ;
; 3.425 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.116     ; 9.791      ;
; 3.429 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.363     ; 9.540      ;
; 3.431 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[12][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.363     ; 9.538      ;
; 3.431 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.357     ; 9.544      ;
; 3.433 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.357     ; 9.542      ;
; 3.433 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.063     ; 9.836      ;
; 3.433 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.store_flag                                                                  ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.099     ; 9.800      ;
; 3.437 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[3][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.362     ; 9.533      ;
; 3.440 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[0]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.336     ; 9.556      ;
; 3.440 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.342     ; 9.550      ;
; 3.440 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.342     ; 9.550      ;
; 3.445 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.326     ; 9.561      ;
; 3.445 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.326     ; 9.561      ;
; 3.453 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][24]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.331     ; 9.548      ;
; 3.454 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.331     ; 9.547      ;
; 3.461 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.119     ; 9.752      ;
; 3.462 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.119     ; 9.751      ;
; 3.462 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.062     ; 9.808      ;
; 3.477 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.348     ; 9.507      ;
; 3.478 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.348     ; 9.506      ;
; 3.480 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[26]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.078     ; 9.774      ;
; 3.495 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.339     ; 9.498      ;
; 3.495 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a0~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.339     ; 9.498      ;
; 3.504 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[3][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.344     ; 9.484      ;
; 3.514 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.358     ; 9.460      ;
; 3.522 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.070     ; 9.740      ;
; 3.528 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.334     ; 9.470      ;
; 3.532 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[27]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.314     ; 9.486      ;
; 3.532 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.453      ;
; 3.533 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[9][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.347     ; 9.452      ;
; 3.533 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.124     ; 9.675      ;
; 3.533 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.102     ; 9.697      ;
; 3.534 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.124     ; 9.674      ;
; 3.539 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.358     ; 9.435      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 4.394      ;
; 46.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 4.117      ;
; 46.170 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 3.950      ;
; 46.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.631      ;
; 46.543 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.587      ;
; 46.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.224      ;
; 46.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.228      ;
; 46.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.216      ;
; 46.976 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.154      ;
; 46.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.169      ;
; 47.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.117      ;
; 47.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.860      ;
; 47.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.665      ;
; 47.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.653      ;
; 47.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.528      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.256      ;
; 48.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.141      ;
; 48.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.804      ;
; 93.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.270      ; 6.432      ;
; 93.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.257      ; 6.410      ;
; 94.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.940      ;
; 94.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.891      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.270      ; 6.186      ;
; 94.132 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.439     ; 5.428      ;
; 94.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.257      ; 6.145      ;
; 94.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.269      ; 6.155      ;
; 94.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.257      ; 6.118      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.249      ; 6.104      ;
; 94.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.252      ; 6.092      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[14]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[12]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[16]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.714      ;
; 94.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.719      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.688      ;
; 94.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.679      ;
; 94.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.680      ;
; 94.270 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.418     ; 5.311      ;
; 94.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.665      ;
; 94.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.670      ;
; 94.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.654      ;
; 94.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.652      ;
; 94.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.630      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.640      ;
; 94.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.616      ;
; 94.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.603      ;
; 94.354 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.431     ; 5.214      ;
; 94.357 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.439     ; 5.203      ;
; 94.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.567      ;
; 94.382 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.411     ; 5.206      ;
; 94.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.897      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[28]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.532      ;
; 94.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.255      ; 5.875      ;
; 94.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.488      ;
; 94.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.256      ; 5.806      ;
; 94.482 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 5.126      ;
; 94.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.253      ; 5.799      ;
; 94.489 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 5.100      ;
; 94.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.411      ;
; 94.536 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 5.041      ;
; 94.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.246      ; 5.735      ;
; 94.544 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.411     ; 5.044      ;
; 94.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.395      ;
; 94.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.380      ;
; 94.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.373      ;
; 94.578 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 5.030      ;
; 94.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.360      ;
; 94.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.359      ;
; 94.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.346      ;
; 94.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.335      ;
; 94.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.333      ;
; 94.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.324      ;
; 94.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.651      ;
; 94.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.296      ;
; 94.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.292      ;
; 94.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.255      ; 5.610      ;
; 94.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.278      ;
; 94.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.267      ; 5.620      ;
; 94.683 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.375     ; 4.941      ;
; 94.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.260      ;
; 94.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.255      ; 5.583      ;
; 94.704 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[31]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.434     ; 4.861      ;
; 94.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.569      ;
; 94.712 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.375     ; 4.912      ;
; 94.716 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~porta_we_reg  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 4.873      ;
; 94.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.557      ;
; 94.726 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.383     ; 4.890      ;
; 94.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.255      ; 5.547      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.342 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[2]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.939      ;
; 0.345 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.942      ;
; 0.346 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.943      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                     ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                  ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                             ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                    ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.357 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.954      ;
; 0.362 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.390      ; 0.953      ;
; 0.362 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.959      ;
; 0.364 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.366 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.963      ;
; 0.367 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.390      ; 0.958      ;
; 0.367 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[3]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.964      ;
; 0.375 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.972      ;
; 0.379 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.976      ;
; 0.386 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.390 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.987      ;
; 0.390 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.634      ;
; 0.393 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1] ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.393 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[9]                                                                                                                                   ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][9]                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.write                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.write                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[1]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[1]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[2]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_op.rd[2]                                                                                                                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[3]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[3]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.src.WBS_MEM                                                                                                                        ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.src.WBS_MEM                                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.398 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_FIRST                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[4]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[4]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.399 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[4]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[4]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[11]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[11]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[12]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[12]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[1]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[1]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[3]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[3]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[14]                                                                                                                             ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[7]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[7]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[19]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.648      ;
; 0.408 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.410 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.654      ;
; 0.415 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[12]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[12]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.427 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.670      ;
; 0.430 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.NEW_DATA                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.466 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[16]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.709      ;
; 0.466 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.709      ;
; 0.507 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[2]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[1]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[12]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][12]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][14]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[4]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[3]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.511 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.512 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.512 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[15]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[15]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.513 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.513 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.513 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[10]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[10]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.515 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[9]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[9]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.516 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.528 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[5]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[5]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.771      ;
; 0.540 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.547 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                  ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|empty_dff                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|sync:sync_rx|sync[1]                                                                                                              ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|sync:sync_rx|sync[2]                                                                                                                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 0.948      ;
; 0.367 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 0.967      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.377 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 0.961      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.624      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.624      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.637      ;
; 0.397 ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[0]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.655      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.654      ;
; 0.416 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.023      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.421 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.665      ;
; 0.422 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.666      ;
; 0.423 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.424 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.425 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.032      ;
; 0.427 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.670      ;
; 0.427 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[25]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.668      ;
; 0.428 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a26~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.398      ; 1.027      ;
; 0.432 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 1.032      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.681      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.713      ;
; 0.478 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.418      ; 1.097      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.504 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.106      ;
; 0.507 ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; dev:dev_inst|devices:inst|memory:mem|ctrl[5]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.512 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.421      ; 1.134      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.531 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[24]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.134      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[1]                                  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[2]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.143      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.793      ;
; 0.554 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.157      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.558 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[10]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 1.142      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.569 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.161      ;
; 0.570 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[31]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.387      ; 1.158      ;
; 0.571 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[21]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[21]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[2]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[16]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.575 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[13]                                ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.575 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[5]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.575 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[11]                                ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.575 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[9]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[9]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.819      ;
; 0.576 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[22]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.821      ;
; 0.577 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[8]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[8]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.820      ;
; 0.577 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[2]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.028      ;
; 98.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.891      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.570      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.570      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.570      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.570      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.570      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.488      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.352      ;
; 1.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.352      ;
; 1.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.352      ;
; 1.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.352      ;
; 1.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.352      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.389      ;
; 1.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.504      ;
; 1.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.504      ;
; 1.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.504      ;
; 1.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.504      ;
; 1.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.504      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.803      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.883      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 12.592 ns




+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.850  ; 0.000         ;
; altera_reserved_tck                  ; 47.818 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.139 ; 0.000         ;
; altera_reserved_tck                  ; 0.142 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 98.789 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.487 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.420  ; 0.000         ;
; clk_pin                              ; 9.400  ; 0.000         ;
; altera_reserved_tck                  ; 49.449 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 6.850 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.044     ; 6.426      ;
; 7.159 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.052     ; 6.109      ;
; 7.237 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.216     ; 5.867      ;
; 7.238 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.216     ; 5.866      ;
; 7.346 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[20]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.043     ; 5.931      ;
; 7.373 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.210     ; 5.737      ;
; 7.376 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.210     ; 5.734      ;
; 7.415 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.208     ; 5.697      ;
; 7.416 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.208     ; 5.696      ;
; 7.422 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.209     ; 5.689      ;
; 7.425 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.191     ; 5.704      ;
; 7.449 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.216     ; 5.655      ;
; 7.455 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.224     ; 5.641      ;
; 7.463 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.224     ; 5.633      ;
; 7.481 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.228     ; 5.611      ;
; 7.518 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.224     ; 5.578      ;
; 7.521 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[25][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.215     ; 5.584      ;
; 7.522 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.215     ; 5.583      ;
; 7.526 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.206     ; 5.588      ;
; 7.556 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.081     ; 5.683      ;
; 7.557 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.081     ; 5.682      ;
; 7.567 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.233     ; 5.520      ;
; 7.574 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.233     ; 5.513      ;
; 7.588 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.185     ; 5.547      ;
; 7.588 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.185     ; 5.547      ;
; 7.598 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[9][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.023     ; 5.699      ;
; 7.631 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.050     ; 5.639      ;
; 7.636 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[21]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.052     ; 5.632      ;
; 7.658 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.220     ; 5.442      ;
; 7.661 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[23]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.041     ; 5.618      ;
; 7.662 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[28][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.220     ; 5.438      ;
; 7.674 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 5.564      ;
; 7.675 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 5.563      ;
; 7.676 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[22]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[15]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.063     ; 5.581      ;
; 7.692 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.075     ; 5.553      ;
; 7.695 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.075     ; 5.550      ;
; 7.697 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[0]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.050     ; 5.573      ;
; 7.706 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.061     ; 5.553      ;
; 7.710 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.store_flag                                                                  ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.061     ; 5.549      ;
; 7.723 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[1]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.037     ; 5.560      ;
; 7.734 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.073     ; 5.513      ;
; 7.735 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.073     ; 5.512      ;
; 7.741 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.074     ; 5.505      ;
; 7.752 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.186     ; 5.382      ;
; 7.754 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.177     ; 5.389      ;
; 7.764 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[4]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.206     ; 5.350      ;
; 7.768 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.081     ; 5.471      ;
; 7.774 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.089     ; 5.457      ;
; 7.782 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.089     ; 5.449      ;
; 7.789 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[0]                                                                   ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.037     ; 5.494      ;
; 7.790 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][30]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.183     ; 5.347      ;
; 7.791 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.183     ; 5.346      ;
; 7.800 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.093     ; 5.427      ;
; 7.810 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[21][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.076     ; 5.434      ;
; 7.813 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.076     ; 5.431      ;
; 7.818 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.180     ; 5.322      ;
; 7.818 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[8][28]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.180     ; 5.322      ;
; 7.835 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[22][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.189     ; 5.296      ;
; 7.837 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[24][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.089     ; 5.394      ;
; 7.838 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.189     ; 5.293      ;
; 7.840 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[25][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.080     ; 5.400      ;
; 7.841 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[17][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.080     ; 5.399      ;
; 7.842 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memread                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 5.396      ;
; 7.843 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memread                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[31][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 5.395      ;
; 7.843 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[13]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.055     ; 5.422      ;
; 7.844 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~portb_we_reg  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.181     ; 5.295      ;
; 7.849 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[23][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.200     ; 5.271      ;
; 7.852 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[2][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.074     ; 5.394      ;
; 7.853 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.200     ; 5.267      ;
; 7.853 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.074     ; 5.393      ;
; 7.858 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[7][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.195     ; 5.267      ;
; 7.859 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[20][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.075     ; 5.386      ;
; 7.860 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][24]                                               ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.036     ; 5.424      ;
; 7.869 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.pc_flag                                                                     ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[10]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.061     ; 5.390      ;
; 7.877 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[13][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.209     ; 5.234      ;
; 7.877 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[1][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.209     ; 5.234      ;
; 7.884 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[14][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.206     ; 5.230      ;
; 7.885 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[25]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.048     ; 5.387      ;
; 7.886 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[26][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.098     ; 5.336      ;
; 7.886 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.082     ; 5.352      ;
; 7.886 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[2]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.061     ; 5.373      ;
; 7.892 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[27][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.090     ; 5.338      ;
; 7.893 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[13]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[19][0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.080     ; 5.347      ;
; 7.893 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[12]                                                                 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[18][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.098     ; 5.329      ;
; 7.895 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_pc_new_in[2]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.041     ; 5.384      ;
; 7.899 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm_flag                                                                    ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[26]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.044     ; 5.377      ;
; 7.899 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[29][24]                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[24]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.033     ; 5.388      ;
; 7.900 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[16][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.090     ; 5.330      ;
; 7.903 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.store_flag                                                                  ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[26]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.044     ; 5.373      ;
; 7.906 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_op.write                                                                           ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.049     ; 5.365      ;
; 7.908 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm[0]                                                                      ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[2]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.061     ; 5.351      ;
; 7.917 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.imm[0]                                                                      ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_pc_new_in[2]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.041     ; 5.362      ;
; 7.918 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[12][19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.196     ; 5.206      ;
; 7.918 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[4][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.196     ; 5.206      ;
; 7.918 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memwrite                                                              ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[30][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.094     ; 5.308      ;
; 7.922 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.store_flag                                                                  ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[25]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.048     ; 5.350      ;
; 7.930 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[5][19]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.197     ; 5.193      ;
; 7.931 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[14]                                                                  ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[26]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.055     ; 5.334      ;
; 7.934 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[6][4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.213     ; 5.173      ;
; 7.935 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~portb_we_reg ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[10][4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 13.333       ; -0.213     ; 5.172      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.426      ;
; 48.055 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.171      ;
; 48.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.182      ;
; 48.289 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.939      ;
; 48.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.910      ;
; 48.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.795      ;
; 48.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.771      ;
; 48.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.735      ;
; 48.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.714      ;
; 48.541 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.690      ;
; 48.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.680      ;
; 48.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.584      ;
; 48.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.478      ;
; 48.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.453      ;
; 48.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.395      ;
; 49.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.216      ;
; 49.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.159      ;
; 49.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.976      ;
; 96.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 3.693      ;
; 96.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.668      ;
; 96.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.349      ;
; 96.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 3.548      ;
; 96.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 3.525      ;
; 96.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 3.515      ;
; 96.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.311      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.305      ;
; 96.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 3.499      ;
; 96.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.302      ;
; 96.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.287      ;
; 96.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.285      ;
; 96.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.470      ;
; 96.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 3.472      ;
; 96.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.252      ;
; 96.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.236      ;
; 96.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.234      ;
; 96.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.221      ;
; 96.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.214      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.206      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.198      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.196      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.183      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[14]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[12]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[16]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.169      ;
; 96.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.127      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.126      ;
; 96.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 3.318      ;
; 96.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 3.303      ;
; 96.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.106      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.103      ;
; 96.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 3.293      ;
; 96.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.088      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.088      ;
; 96.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.086      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ctrl[28]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.084      ;
; 96.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a4~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.255      ;
; 96.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.070      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.050      ;
; 96.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.032      ;
; 96.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.034      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 3.209      ;
; 96.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.007      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.014      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.006      ;
; 96.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                             ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 3.189      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                             ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 3.164      ;
; 96.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 3.173      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                        ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 3.173      ;
; 97.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 2.967      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.953      ;
; 97.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a18~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 3.150      ;
; 97.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                        ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 3.148      ;
; 97.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.945      ;
; 97.022 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a22~porta_we_reg ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.261     ; 2.704      ;
; 97.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a10~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 3.140      ;
; 97.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.930      ;
; 97.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 3.124      ;
; 97.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.927      ;
; 97.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                        ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.928      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.931      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 2.929      ;
; 97.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.912      ;
; 97.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.910      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 3.095      ;
; 97.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                       ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.097      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                          ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a8~porta_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 3.071      ;
; 97.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                             ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 3.066      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.139 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.141 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[2]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.147 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.151 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[3]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.153 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.155 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.159 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|altsyncram_e5j1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.228      ; 0.491      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                  ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|full_dff                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|rd_address[0]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_1_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                            ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|usedw_is_0_dff                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[1]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[7]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                             ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.IDLE                                                                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                           ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|new_data                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.IDLE                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_START_BIT                                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.WAIT_DATA_BIT                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                     ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|state.GOTO_MIDDLE_OF_START_BIT                                                                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[3]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                    ; dev:dev_inst|devices:inst|counter:counter|val[0]                                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[9]                                                                                                                                   ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][9]                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.src.WBS_MEM                                                                                                                        ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.src.WBS_MEM                                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[2]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_op.rd[2]                                                                                                                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.write                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.write                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[1]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[1]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_FIRST                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[0]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[3]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[3]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[11]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[11]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_wbop_in.rd[4]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.rd[4]                                                                                                                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[1]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[1]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_aluresult_in[14]                                                                                                                             ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1] ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_9o7:usedw_counter|counter_reg_bit[1]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[19]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[19]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[0]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|bit_cnt[1]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[7]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[7]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                               ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[12]                                                                                                                           ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[12]                                                                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[9]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.203 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:rx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|cntr_snb:rd_ptr_msb|counter_reg_bit[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[4]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[4]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[12]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[12]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[3]                                                                                                                                ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[3]                                                                                                                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.208 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.NEW_DATA                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.SEND_START_BIT                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.216 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_NEXT                                                                    ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.342      ;
; 0.240 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[16]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.366      ;
; 0.240 ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_instr[19]                                                                                                                              ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata1[28]                                                                                                                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.366      ;
; 0.247 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[12]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][12]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[2]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[1]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_aluresult[14]                                                                                                                                  ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|reg_file[15][14]                                                                                                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[4]                                                                                   ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[3]                                                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[4]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[9]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[9]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.378      ;
; 0.252 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[1]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[5]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[6]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7]                                                                                        ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data[7]                                                                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2]                                                                                         ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmitter_state.TRANSMIT_STOP_NEXT                                                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.259 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[10]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[10]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_op.readdata2[5]                                                                                                                            ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wrdata[5]                                                                                                                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|int_pc_cnt[15]                                                                                                                               ; core:core_inst|pipeline:pipeline_inst|decode:decode_inst|int_pc[15]                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.385      ;
; 0.261 ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|rd_ptr_lsb                                ; dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|fifo:tx_fifo_inst|scfifo:fifo_inst_dist|scfifo_4sd1:auto_generated|a_dpfifo_u651:dpfifo|low_addressa[0]                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_wbop_in.src.WBS_ALU                                                                                                                          ; core:core_inst|pipeline:pipeline_inst|wb:wb_inst|int_op.src.WBS_ALU                                                                                                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_memop_in.mem.memtype.MEM_W                                                                                                                 ; core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memtype.MEM_W                                                                                                                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.142 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.219      ; 0.465      ;
; 0.147 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.219      ; 0.470      ;
; 0.149 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.230      ; 0.483      ;
; 0.173 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.235      ; 0.512      ;
; 0.179 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a26~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.229      ; 0.512      ;
; 0.180 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.230      ; 0.514      ;
; 0.181 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[28]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a28~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.235      ; 0.520      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; dev:dev_inst|devices:inst|memory:mem|ctrl[27]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[27]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[0]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; dev:dev_inst|devices:inst|memory:mem|ctrl[15]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[1]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[13]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.205 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[19]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[19]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.333      ;
; 0.206 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[25]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.333      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.210 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[6]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a6~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.243      ; 0.557      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.336      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.220 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.237      ; 0.561      ;
; 0.224 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 0.574      ;
; 0.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.359      ;
; 0.237 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[24]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.234      ; 0.575      ;
; 0.246 ; dev:dev_inst|devices:inst|memory:mem|ctrl[3]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; dev:dev_inst|devices:inst|memory:mem|ctrl[17]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[17]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; dev:dev_inst|devices:inst|memory:mem|ctrl[5]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; dev:dev_inst|devices:inst|memory:mem|ctrl[29]                                                         ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[29]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; dev:dev_inst|devices:inst|memory:mem|ctrl[7]                                                          ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[2]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.583      ;
; 0.253 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[10]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.219      ; 0.576      ;
; 0.257 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a2~porta_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.587      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[31]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.220      ; 0.583      ;
; 0.259 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[25]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a24~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.234      ; 0.597      ;
; 0.260 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[26]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a26~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.256      ; 0.620      ;
; 0.262 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[1]                                  ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_bp[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[14]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a14~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.241      ; 0.610      ;
; 0.265 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[3]                                 ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a16~porta_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.219      ; 0.588      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[30]                                ; dev:dev_inst|devices:inst|memory:mem|ram:dram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a30~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.229      ; 0.603      ;
; 0.270 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[13]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.600      ;
; 0.272 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[10]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[10]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.399      ;
; 0.274 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[12]                                ; dev:dev_inst|devices:inst|memory:mem|ram:iram|altsyncram:altsyncram_component|altsyncram_qau3:auto_generated|ram_block1a12~porta_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.604      ;
; 0.274 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[0]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[18]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[18]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[21]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[21]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.401      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[13]                                ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[9]                                 ; dev:dev_inst|devices:inst|memory:mem|ctrl[9]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_dta[22]                                ; dev:dev_inst|devices:inst|memory:mem|ctrl[22]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.403      ;
; 0.277 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[2]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[5]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[9]                                 ; dev:dev_inst|devices:inst|memory:mem|jtag_mem:jtag_mem_inst|dr_adr[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.149      ;
; 98.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.064      ;
; 99.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.868      ;
; 99.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.868      ;
; 99.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.868      ;
; 99.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.868      ;
; 99.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.868      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.825      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.795      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.795      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.795      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.795      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.795      ;
; 99.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.704      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.780      ;
; 0.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.937      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 12.907 ns




+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 0.805  ; 0.139 ; 97.674   ; 0.487   ; 6.373               ;
;  altera_reserved_tck                  ; 45.335 ; 0.142 ; 97.674   ; 0.487   ; 49.449              ;
;  clk_pin                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  pll_inst|altpll_component|pll|clk[0] ; 0.805  ; 0.139 ; N/A      ; N/A     ; 6.373               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_pin                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; res_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pin                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2456       ; 0        ; 39       ; 0        ;
; altera_reserved_tck                  ; pll_inst|altpll_component|pll|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 97970      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2456       ; 0        ; 39       ; 0        ;
; altera_reserved_tck                  ; pll_inst|altpll_component|pll|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 97970      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 26         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; pll_inst|altpll_component|pll|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 26         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; pll_inst|altpll_component|pll|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 256   ; 256  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; Target                               ; Clock                                ; Type      ; Status      ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; Base      ; Constrained ;
; clk_pin                              ; clk_pin                              ; Base      ; Constrained ;
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; Generated ; Constrained ;
+--------------------------------------+--------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_n               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_n               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jun 29 08:25:14 2020
Info: Command: quartus_sta miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity top
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'miriv.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[0]} {pll_inst|altpll_component|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    45.335               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.360               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.674               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.001               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.373               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.819               0.000 clk_pin 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.549 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.715               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    45.744               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.888               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.375               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.799               0.000 clk_pin 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.592 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.850
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.850               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    47.818               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.142               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 98.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.789               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.487               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.420               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.400               0.000 clk_pin 
    Info (332119):    49.449               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.907 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Mon Jun 29 08:25:17 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


