$comment
	File created using the following command:
		vcd file MUX.msim.vcd -direction
$end
$date
	Tue Apr 14 11:26:10 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module MUX_vlg_vec_tst $end
$var reg 6 ! a_IN [5:0] $end
$var reg 1 " enable $end
$var reg 1 # enable1 $end
$var reg 3 $ sel [2:0] $end
$var wire 1 % b_OUT $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - b_OUT~output_o $end
$var wire 1 . sel[1]~input_o $end
$var wire 1 / sel[0]~input_o $end
$var wire 1 0 a_IN[2]~input_o $end
$var wire 1 1 a_IN[0]~input_o $end
$var wire 1 2 Mux0~1_combout $end
$var wire 1 3 a_IN[1]~input_o $end
$var wire 1 4 a_IN[3]~input_o $end
$var wire 1 5 Mux0~2_combout $end
$var wire 1 6 a_IN[4]~input_o $end
$var wire 1 7 a_IN[5]~input_o $end
$var wire 1 8 Mux0~0_combout $end
$var wire 1 9 sel[2]~input_o $end
$var wire 1 : Mux0~3_combout $end
$var wire 1 ; enable1~input_o $end
$var wire 1 < enable~input_o $end
$var wire 1 = b_OUT~0_combout $end
$var wire 1 > b_OUT$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
0"
1#
b100 $
1%
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
16
07
18
19
1:
1;
0<
1=
1>
$end
#1000000
