# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model muli
.inputs clk rst lhs lhs_valid rhs rhs_valid result_ready
.outputs result result_valid lhs_ready rhs_ready
.names $false
.names $true
1
.names $undef
.latch $flatten\buff.$0\regs[2:1][0] buff.regs[1] re clk 0
.latch $flatten\buff.$0\regs[2:1][1] buff.regs[2] re clk 0
.latch $flatten\buff.$0\regs[0:0] buff.regs[0] re clk 0
.names buff.regs[2] buff.regs[1] buff.ready_in $flatten\buff.$procmux$51_Y
1-0 1
-11 1
.names $flatten\buff.$procmux$51_Y $false rst $flatten\buff.$0\regs[2:1][1]
1-0 1
-11 1
.names buff.regs[1] buff.regs[0] buff.ready_in $flatten\buff.$procmux$57_Y
1-0 1
-11 1
.names $flatten\buff.$procmux$57_Y $false rst $flatten\buff.$0\regs[2:1][0]
1-0 1
-11 1
.names buff.regs[0] buff.valid_in buff.ready_in $flatten\buff.$procmux$62_Y
1-0 1
-11 1
.names $flatten\buff.$procmux$62_Y $false rst $flatten\buff.$0\regs[0:0]
1-0 1
-11 1
.names lhs_valid rhs_valid buff.valid_in
11 1
.names rhs_valid buff.ready_in lhs_ready
11 1
.names lhs_valid buff.ready_in rhs_ready
11 1
.latch $flatten\mul_4_stage_inst.$0\a_reg[0:0] mul_4_stage_inst.a_reg re clk 0
.latch $flatten\mul_4_stage_inst.$0\b_reg[0:0] mul_4_stage_inst.b_reg re clk 0
.latch $flatten\mul_4_stage_inst.$0\q0[0:0] mul_4_stage_inst.q0 re clk 0
.latch $flatten\mul_4_stage_inst.$0\q1[0:0] mul_4_stage_inst.q1 re clk 0
.latch $flatten\mul_4_stage_inst.$0\q2[0:0] mul_4_stage_inst.q2 re clk 0
.names mul_4_stage_inst.q1 mul_4_stage_inst.q0 buff.ready_in $flatten\mul_4_stage_inst.$0\q1[0:0]
1-0 1
-11 1
.names mul_4_stage_inst.q0 mul_4_stage_inst.mul buff.ready_in $flatten\mul_4_stage_inst.$0\q0[0:0]
1-0 1
-11 1
.names mul_4_stage_inst.q2 mul_4_stage_inst.q1 buff.ready_in $flatten\mul_4_stage_inst.$0\q2[0:0]
1-0 1
-11 1
.names mul_4_stage_inst.b_reg rhs buff.ready_in $flatten\mul_4_stage_inst.$0\b_reg[0:0]
1-0 1
-11 1
.names mul_4_stage_inst.a_reg lhs buff.ready_in $flatten\mul_4_stage_inst.$0\a_reg[0:0]
1-0 1
-11 1
.names mul_4_stage_inst.a_reg mul_4_stage_inst.b_reg mul_4_stage_inst.mul
11 1
.latch $flatten\oehb_inst.$0\outputValid[0:0] oehb_inst.outputValid re clk 0
.names $flatten\oehb_inst.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y $false rst $flatten\oehb_inst.$0\outputValid[0:0]
1-0 1
-11 1
.names result_ready $flatten\oehb_inst.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$7_Y
0 1
.names oehb_inst.outputValid $flatten\oehb_inst.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$10_Y
0 1
.names $flatten\oehb_inst.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$7_Y oehb_inst.outputValid $flatten\oehb_inst.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y
11 1
.names buff.regs[2] $flatten\oehb_inst.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y $flatten\oehb_inst.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y
1- 1
-1 1
.names $flatten\oehb_inst.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$10_Y result_ready buff.ready_in
1- 1
-1 1
.names clk buff.clk
1 1
.names rhs_valid join_inputs.singleValid[0]
1 1
.names lhs_valid join_inputs.singleValid[1]
1 1
.names buff.valid_in join_inputs.outs_valid
1 1
.names buff.ready_in join_inputs.outs_ready
1 1
.names $false join_inputs.j[0]
1 1
.names $true join_inputs.j[1]
1 1
.names $false join_inputs.j[2]
1 1
.names $false join_inputs.j[3]
1 1
.names $false join_inputs.j[4]
1 1
.names $false join_inputs.j[5]
1 1
.names $false join_inputs.j[6]
1 1
.names $false join_inputs.j[7]
1 1
.names $false join_inputs.j[8]
1 1
.names $false join_inputs.j[9]
1 1
.names $false join_inputs.j[10]
1 1
.names $false join_inputs.j[11]
1 1
.names $false join_inputs.j[12]
1 1
.names $false join_inputs.j[13]
1 1
.names $false join_inputs.j[14]
1 1
.names $false join_inputs.j[15]
1 1
.names $false join_inputs.j[16]
1 1
.names $false join_inputs.j[17]
1 1
.names $false join_inputs.j[18]
1 1
.names $false join_inputs.j[19]
1 1
.names $false join_inputs.j[20]
1 1
.names $false join_inputs.j[21]
1 1
.names $false join_inputs.j[22]
1 1
.names $false join_inputs.j[23]
1 1
.names $false join_inputs.j[24]
1 1
.names $false join_inputs.j[25]
1 1
.names $false join_inputs.j[26]
1 1
.names $false join_inputs.j[27]
1 1
.names $false join_inputs.j[28]
1 1
.names $false join_inputs.j[29]
1 1
.names $false join_inputs.j[30]
1 1
.names $false join_inputs.j[31]
1 1
.names lhs_valid join_inputs.ins_valid[0]
1 1
.names rhs_valid join_inputs.ins_valid[1]
1 1
.names lhs_ready join_inputs.ins_ready[0]
1 1
.names rhs_ready join_inputs.ins_ready[1]
1 1
.names $false join_inputs.i[0]
1 1
.names $true join_inputs.i[1]
1 1
.names $false join_inputs.i[2]
1 1
.names $false join_inputs.i[3]
1 1
.names $false join_inputs.i[4]
1 1
.names $false join_inputs.i[5]
1 1
.names $false join_inputs.i[6]
1 1
.names $false join_inputs.i[7]
1 1
.names $false join_inputs.i[8]
1 1
.names $false join_inputs.i[9]
1 1
.names $false join_inputs.i[10]
1 1
.names $false join_inputs.i[11]
1 1
.names $false join_inputs.i[12]
1 1
.names $false join_inputs.i[13]
1 1
.names $false join_inputs.i[14]
1 1
.names $false join_inputs.i[15]
1 1
.names $false join_inputs.i[16]
1 1
.names $false join_inputs.i[17]
1 1
.names $false join_inputs.i[18]
1 1
.names $false join_inputs.i[19]
1 1
.names $false join_inputs.i[20]
1 1
.names $false join_inputs.i[21]
1 1
.names $false join_inputs.i[22]
1 1
.names $false join_inputs.i[23]
1 1
.names $false join_inputs.i[24]
1 1
.names $false join_inputs.i[25]
1 1
.names $false join_inputs.i[26]
1 1
.names $false join_inputs.i[27]
1 1
.names $false join_inputs.i[28]
1 1
.names $false join_inputs.i[29]
1 1
.names $false join_inputs.i[30]
1 1
.names $false join_inputs.i[31]
1 1
.names mul_4_stage_inst.q2 mul_4_stage_inst.p
1 1
.names clk mul_4_stage_inst.clk
1 1
.names buff.ready_in mul_4_stage_inst.ce
1 1
.names rhs mul_4_stage_inst.b
1 1
.names lhs mul_4_stage_inst.a
1 1
.names rst buff.rst
1 1
.names buff.regs[2] buff.valid_out
1 1
.names rst oehb_inst.rst
1 1
.names oehb_inst.outputValid oehb_inst.outs_valid
1 1
.names result_ready oehb_inst.outs_ready
1 1
.names buff.regs[2] oehb_inst.ins_valid
1 1
.names buff.ready_in oehb_inst.ins_ready
1 1
.names clk oehb_inst.clk
1 1
.names buff.regs[2] buff_valid
1 1
.names buff.valid_in join_valid
1 1
.names buff.ready_in oehb_ready
1 1
.names mul_4_stage_inst.q2 result
1 1
.names oehb_inst.outputValid result_valid
1 1
.end
