{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621472616401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621472616401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:03:36 2021 " "Processing started: Wed May 19 22:03:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621472616401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472616401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoDigitais -c projetoDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoDigitais -c projetoDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472616401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621472616859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621472616859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitparsftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitparsftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitParSftReg-comportamento " "Found design unit 1: FourBitParSftReg-comportamento" {  } { { "FourBitParSftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/FourBitParSftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628099 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitParSftReg " "Found entity 1: FourBitParSftReg" {  } { { "FourBitParSftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/FourBitParSftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitshiftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitshiftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitShiftReg-comportamento " "Found design unit 1: FourBitShiftReg-comportamento" {  } { { "FourBitShiftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/FourBitShiftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628101 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitShiftReg " "Found entity 1: FourBitShiftReg" {  } { { "FourBitShiftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/FourBitShiftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetodigitais.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetodigitais.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoDigitais " "Found entity 1: projetoDigitais" {  } { { "projetoDigitais.bdf" "" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/projetoDigitais.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcdencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDEncoder-comportamento " "Found design unit 1: BCDEncoder-comportamento" {  } { { "BCDEncoder.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/BCDEncoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628105 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDEncoder " "Found entity 1: BCDEncoder" {  } { { "BCDEncoder.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/BCDEncoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneShot-comportamento " "Found design unit 1: OneShot-comportamento" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628107 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitShiftReg-comportamento " "Found design unit 1: EightBitShiftReg-comportamento" {  } { { "EightBitShiftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/EightBitShiftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628109 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitShiftReg " "Found entity 1: EightBitShiftReg" {  } { { "EightBitShiftReg.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/EightBitShiftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeselection.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file codeselection.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodeSelection-comportamento " "Found design unit 1: CodeSelection-comportamento" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodeSelection " "Found entity 1: CodeSelection" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.bdf" "" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Entrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.bdf" "" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Saida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.bdf" "" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Sistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-comportamento " "Found design unit 1: OrGate-comportamento" {  } { { "ORgate.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/ORgate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628117 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "ORgate.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/ORgate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorfourbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comparatorfourbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparatorFourBit-comportamento " "Found design unit 1: ComparatorFourBit-comportamento" {  } { { "ComparatorFourBit.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/ComparatorFourBit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparatorFourBit " "Found entity 1: ComparatorFourBit" {  } { { "ComparatorFourBit.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/ComparatorFourBit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cons.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cons.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cons-comportamento " "Found design unit 1: cons-comportamento" {  } { { "cons.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/cons.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628121 ""} { "Info" "ISGN_ENTITY_NAME" "1 cons " "Found entity 1: cons" {  } { { "cons.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/cons.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621472628121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472628121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoDigitais " "Elaborating entity \"projetoDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621472628173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst5 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst5\"" {  } { { "projetoDigitais.bdf" "inst5" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/projetoDigitais.bdf" { { 160 656 768 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitShiftReg Saida:inst5\|EightBitShiftReg:inst " "Elaborating entity \"EightBitShiftReg\" for hierarchy \"Saida:inst5\|EightBitShiftReg:inst\"" {  } { { "Saida.bdf" "inst" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Saida.bdf" { { 112 368 504 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cons Saida:inst5\|cons:inst2 " "Elaborating entity \"cons\" for hierarchy \"Saida:inst5\|cons:inst2\"" {  } { { "Saida.bdf" "inst2" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Saida.bdf" { { 192 200 344 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst2 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst2\"" {  } { { "projetoDigitais.bdf" "inst2" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/projetoDigitais.bdf" { { 160 456 616 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorFourBit Sistema:inst2\|ComparatorFourBit:inst2 " "Elaborating entity \"ComparatorFourBit\" for hierarchy \"Sistema:inst2\|ComparatorFourBit:inst2\"" {  } { { "Sistema.bdf" "inst2" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Sistema.bdf" { { 312 840 984 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitParSftReg Sistema:inst2\|FourBitParSftReg:inst " "Elaborating entity \"FourBitParSftReg\" for hierarchy \"Sistema:inst2\|FourBitParSftReg:inst\"" {  } { { "Sistema.bdf" "inst" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Sistema.bdf" { { 128 616 776 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShot Sistema:inst2\|OneShot:inst5 " "Elaborating entity \"OneShot\" for hierarchy \"Sistema:inst2\|OneShot:inst5\"" {  } { { "Sistema.bdf" "inst5" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Sistema.bdf" { { 464 312 464 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeSelection Sistema:inst2\|CodeSelection:inst3 " "Elaborating entity \"CodeSelection\" for hierarchy \"Sistema:inst2\|CodeSelection:inst3\"" {  } { { "Sistema.bdf" "inst3" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Sistema.bdf" { { 304 296 456 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShiftIn CodeSelection.vhdl(28) " "VHDL Process Statement warning at CodeSelection.vhdl(28): signal \"ShiftIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621472628199 "|projetoDigitais|Sistema:inst2|CodeSelection:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShiftIn CodeSelection.vhdl(33) " "VHDL Process Statement warning at CodeSelection.vhdl(33): signal \"ShiftIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621472628199 "|projetoDigitais|Sistema:inst2|CodeSelection:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShiftIn CodeSelection.vhdl(38) " "VHDL Process Statement warning at CodeSelection.vhdl(38): signal \"ShiftIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621472628199 "|projetoDigitais|Sistema:inst2|CodeSelection:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShiftIn CodeSelection.vhdl(43) " "VHDL Process Statement warning at CodeSelection.vhdl(43): signal \"ShiftIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621472628199 "|projetoDigitais|Sistema:inst2|CodeSelection:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShiftIn CodeSelection.vhdl(48) " "VHDL Process Statement warning at CodeSelection.vhdl(48): signal \"ShiftIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/CodeSelection.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621472628199 "|projetoDigitais|Sistema:inst2|CodeSelection:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst\"" {  } { { "projetoDigitais.bdf" "inst" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/projetoDigitais.bdf" { { 160 208 392 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate Entrada:inst\|OrGate:inst1 " "Elaborating entity \"OrGate\" for hierarchy \"Entrada:inst\|OrGate:inst1\"" {  } { { "Entrada.bdf" "inst1" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Entrada.bdf" { { 240 360 544 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDEncoder Entrada:inst\|BCDEncoder:inst " "Elaborating entity \"BCDEncoder\" for hierarchy \"Entrada:inst\|BCDEncoder:inst\"" {  } { { "Entrada.bdf" "inst" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/Entrada.bdf" { { 128 344 504 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472628204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621472628991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621472629563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621472629563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621472629610 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621472629610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621472629610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621472629610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621472629626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:03:49 2021 " "Processing ended: Wed May 19 22:03:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621472629626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621472629626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621472629626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621472629626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621472631004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621472631004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:03:50 2021 " "Processing started: Wed May 19 22:03:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621472631004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621472631004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoDigitais -c projetoDigitais " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoDigitais -c projetoDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621472631004 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621472631129 ""}
{ "Info" "0" "" "Project  = projetoDigitais" {  } {  } 0 0 "Project  = projetoDigitais" 0 0 "Fitter" 0 0 1621472631129 ""}
{ "Info" "0" "" "Revision = projetoDigitais" {  } {  } 0 0 "Revision = projetoDigitais" 0 0 "Fitter" 0 0 1621472631129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621472631207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621472631207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoDigitais EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projetoDigitais\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621472631223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621472631286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621472631286 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621472631666 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621472631666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621472631822 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621472631822 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621472631822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621472631822 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621472631822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621472631822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621472632651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoDigitais.sdc " "Synopsys Design Constraints File file not found: 'projetoDigitais.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621472632854 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621472632854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621472632854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621472632854 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621472632854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkSystem~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node ClkSystem~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621472632885 ""}  } { { "projetoDigitais.bdf" "" { Schematic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/projetoDigitais.bdf" { { 240 -64 112 256 "ClkSystem" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621472632885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst2\|OneShot:inst5\|QOut  " "Automatically promoted node Sistema:inst2\|OneShot:inst5\|QOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst6\|LessThan0~0 " "Destination node Sistema:inst2\|OneShot:inst6\|LessThan0~0" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst6\|process_0~0 " "Destination node Sistema:inst2\|OneShot:inst6\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst5\|QOut~2 " "Destination node Sistema:inst2\|OneShot:inst5\|QOut~2" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst6\|Flag~0 " "Destination node Sistema:inst2\|OneShot:inst6\|Flag~0" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621472632885 ""}  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621472632885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst\|OrGate:inst1\|ORgateOut  " "Automatically promoted node Entrada:inst\|OrGate:inst1\|ORgateOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst5\|process_0~0 " "Destination node Sistema:inst2\|OneShot:inst5\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst5\|Flag~0 " "Destination node Sistema:inst2\|OneShot:inst5\|Flag~0" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst5\|LessThan0~0 " "Destination node Sistema:inst2\|OneShot:inst5\|LessThan0~0" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621472632885 ""}  } { { "ORgate.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/ORgate.vhdl" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621472632885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst2\|OneShot:inst6\|QOut  " "Automatically promoted node Sistema:inst2\|OneShot:inst6\|QOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621472632885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst2\|OneShot:inst6\|QOut~2 " "Destination node Sistema:inst2\|OneShot:inst6\|QOut~2" {  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621472632885 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621472632885 ""}  } { { "OneShot.vhdl" "" { Text "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/OneShot.vhdl" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621472632885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621472633104 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621472633120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621472633136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621472633136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621472633136 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 11 1 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 11 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1621472633136 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1621472633136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1621472633136 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621472633136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1621472633136 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1621472633136 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472633167 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621472633182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621472636613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472636769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621472636816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621472645058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472645058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621472645277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y0 X57_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11" {  } { { "loc" "" { Generic "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11"} { { 12 { 0 ""} 46 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621472648792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621472648792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621472649997 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621472649997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472650006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621472650141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621472650146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621472650380 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621472650380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621472650587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472651177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/output_files/projetoDigitais.fit.smsg " "Generated suppressed messages file C:/Users/Marcelo/Documents/digitaisSimili/projetoDigitais/projetoDigitais/output_files/projetoDigitais.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621472651602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5690 " "Peak virtual memory: 5690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621472651941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:04:11 2021 " "Processing ended: Wed May 19 22:04:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621472651941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621472651941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621472651941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621472651941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621472653047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621472653047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:04:12 2021 " "Processing started: Wed May 19 22:04:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621472653047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621472653047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoDigitais -c projetoDigitais " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoDigitais -c projetoDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621472653047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621472653411 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621472656263 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621472656372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621472656683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:04:16 2021 " "Processing ended: Wed May 19 22:04:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621472656683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621472656683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621472656683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621472656683 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621472657321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621472658039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621472658040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:04:17 2021 " "Processing started: Wed May 19 22:04:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621472658040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621472658040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoDigitais -c projetoDigitais " "Command: quartus_sta projetoDigitais -c projetoDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621472658040 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621472658180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621472658372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621472658372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472658477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472658477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoDigitais.sdc " "Synopsys Design Constraints File file not found: 'projetoDigitais.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621472658977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472658977 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkSystem ClkSystem " "create_clock -period 1.000 -name ClkSystem ClkSystem" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621472658977 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst2\|OneShot:inst6\|QOut Sistema:inst2\|OneShot:inst6\|QOut " "create_clock -period 1.000 -name Sistema:inst2\|OneShot:inst6\|QOut Sistema:inst2\|OneShot:inst6\|QOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621472658977 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst2\|OneShot:inst5\|QOut Sistema:inst2\|OneShot:inst5\|QOut " "create_clock -period 1.000 -name Sistema:inst2\|OneShot:inst5\|QOut Sistema:inst2\|OneShot:inst5\|QOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621472658977 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D\[0\] D\[0\] " "create_clock -period 1.000 -name D\[0\] D\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621472658977 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621472658977 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621472658977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621472658982 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621472658982 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621472658992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621472659022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621472659022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.122 " "Worst-case setup slack is -6.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.122             -86.481 ClkSystem  " "   -6.122             -86.481 ClkSystem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994              -9.494 Sistema:inst2\|OneShot:inst5\|QOut  " "   -1.994              -9.494 Sistema:inst2\|OneShot:inst5\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800              -7.241 D\[0\]  " "   -1.800              -7.241 D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521              -6.947 Sistema:inst2\|OneShot:inst6\|QOut  " "   -1.521              -6.947 Sistema:inst2\|OneShot:inst6\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472659027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 D\[0\]  " "    0.347               0.000 D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 Sistema:inst2\|OneShot:inst6\|QOut  " "    0.429               0.000 Sistema:inst2\|OneShot:inst6\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.231               0.000 ClkSystem  " "    1.231               0.000 ClkSystem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.818               0.000 Sistema:inst2\|OneShot:inst5\|QOut  " "    1.818               0.000 Sistema:inst2\|OneShot:inst5\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472659037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621472659045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621472659053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 ClkSystem  " "   -3.000             -28.700 ClkSystem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 D\[0\]  " "   -3.000             -10.710 D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 Sistema:inst2\|OneShot:inst5\|QOut  " "   -1.285              -8.995 Sistema:inst2\|OneShot:inst5\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Sistema:inst2\|OneShot:inst6\|QOut  " "   -1.285              -6.425 Sistema:inst2\|OneShot:inst6\|QOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621472659056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621472659056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621472659150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621472659177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621472659460 ""}
