
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2024.2-SP1.2 <build 187561>)
| Date         : Wed Feb 11 17:38:20 2026
| Design       : Tieta_Feiteng_1001_top
| Device       : PGC7KD
| Speed Grade  : -6
| Package      : MBG400
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                 
************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                     
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                            
------------------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_PAL_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_PAL_IN_25M}                 
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_PAL_IN_25M)    1838           0  {pll_inst/u_pll_e2/goppll/CLKOUT0} 
   clk_25m                40.0000      {0.0000 20.0000}    Generated (i_CLK_PAL_IN_25M)       2           0  {pll_inst/u_pll_e2/goppll/CLKOUT1} 
================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz     97.8953 MHz        20.0000        10.2150          9.785
 clk_25m                    25.0000 MHz    692.5208 MHz        40.0000         1.4440         38.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      9.785       0.000              0           5924
 clk_25m                clk_25m                     38.556       0.000              0              1
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.395       0.000              0           5924
 clk_25m                clk_25m                      0.875       0.000              0              1
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     13.638       0.000              0           1790
 clk_50m                clk_25m                     15.234       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.850       0.000              0           1790
 clk_50m                clk_25m                      2.052       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           1838
 clk_25m                                            19.380       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     13.698       0.000              0           5924
 clk_25m                clk_25m                     39.054       0.000              0              1
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.256       0.000              0           5924
 clk_25m                clk_25m                      0.520       0.000              0              1
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.018       0.000              0           1790
 clk_50m                clk_25m                     17.044       0.000              0              2
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.569       0.000              0           1790
 clk_50m                clk_25m                      1.361       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.530       0.000              0           1838
 clk_25m                                            19.530       0.000              0              2
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.338
  Launch Clock Delay      :  8.130
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.402       8.130         ntclkbufg_0      
 CLMS_105_109/CLK                                                          r       pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_105_109/Q3                   tco                   0.373       8.503 f       pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.378       9.881         pwrseq_master_inst/st_steady_pwrok
 CLMA_87_102/Y0                    td                    0.362      10.243 f       it_44_3/gateop_perm/Z
                                   net (fanout=1)        0.412      10.655         _N11944          
 CLMS_87_97/Y3                     td                    0.594      11.249 r       it_44_5/gateop_perm/Z
                                   net (fanout=2)        0.543      11.792         _N11946          
 CLMA_93_96/Y0                     td                    0.362      12.154 f       pwrseq_master_inst/power_seq_sm_last[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.714      12.868         mcpld_to_scpld_p2s_data[6]
 CLMA_69_102/Y2                    td                    0.571      13.439 f       bmc_cpld_i2c_ram_u0/N459_98[2]/gateop_perm/Z
                                   net (fanout=1)        0.656      14.095         bmc_cpld_i2c_ram_u0/_N2921
 CLMS_63_115/Y1                    td                    0.295      14.390 f       bmc_cpld_i2c_ram_u0/N459_99[2]/gateop/F
                                   net (fanout=1)        0.883      15.273         bmc_cpld_i2c_ram_u0/_N2929
 CLMA_57_102/Y2                    td                    0.358      15.631 f       bmc_cpld_i2c_ram_u0/N459_122[2]/gateop/F
                                   net (fanout=1)        0.891      16.522         bmc_cpld_i2c_ram_u0/_N3113
 CLMS_39_103/Y6AB                  td                    0.362      16.884 f       bmc_cpld_i2c_ram_u0/N459_124[2]_muxf6/F
                                   net (fanout=1)        0.959      17.843         bmc_cpld_i2c_ram_u0/_N3129
 CLMS_45_61/A0                                                             f       bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  17.843         Logic Levels: 7  
                                                                                   Logic: 3.277ns(33.738%), Route: 6.436ns(66.262%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.327      26.338         ntclkbufg_0      
 CLMS_45_61/CLK                                                            r       bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.717      28.055                          
 clock uncertainty                                      -0.150      27.905                          

 Setup time                                             -0.277      27.628                          

 Data required time                                                 27.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.628                          
 Data arrival time                                                  17.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.785                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[29]/opit_0_inv_AQ/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.337
  Launch Clock Delay      :  8.127
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.399       8.127         ntclkbufg_0      
 CLMA_111_120/CLK                                                          r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_111_120/Q3                   tco                   0.373       8.500 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.778       9.278         countp[0]        
 CLMS_105_120/Y1                   td                    0.299       9.577 f       N799_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.418       9.995         _N11691          
 CLMS_105_126/Y3                   td                    0.325      10.320 f       N799_mux8/gateop_perm/Z
                                   net (fanout=1)        0.349      10.669         _N616            
 CLMS_105_126/Y0                   td                    0.257      10.926 f       N799_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.453      11.379         _N624            
 CLMA_111_138/Y0                   td                    0.355      11.734 f       N799_mux16/gateop_perm/Z
                                   net (fanout=1)        0.824      12.558         _N632            
 CLMA_111_144/Y3                   td                    0.364      12.922 f       N799_mux19/gateop_perm/Z
                                   net (fanout=1)        0.410      13.332         _N638            
 CLMA_111_150/Y1                   td                    0.241      13.573 f       N799_mux24/gateop_perm/Z
                                   net (fanout=1)        0.412      13.985         _N648            
 CLMS_105_150/Y1                   td                    0.241      14.226 f       N799_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.595      14.821         _N656            
 CLMS_105_138/Y2                   td                    0.251      15.072 f       N1567[4]_0/gateop/F
                                   net (fanout=29)       0.850      15.922         _N10077          
                                   td                    0.615      16.537 f       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.537         _N1726           
 CLMS_105_121/COUT                 td                    0.087      16.624 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.624         _N1728           
                                   td                    0.087      16.711 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.711         _N1730           
 CLMS_105_127/COUT                 td                    0.087      16.798 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.798         _N1732           
                                   td                    0.087      16.885 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.885         _N1734           
 CLMS_105_139/COUT                 td                    0.087      16.972 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.972         _N1736           
                                   td                    0.087      17.059 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.059         _N1738           
 CLMS_105_145/COUT                 td                    0.087      17.146 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.146         _N1740           
                                   td                    0.087      17.233 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.233         _N1742           
 CLMS_105_151/COUT                 td                    0.087      17.320 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.320         _N1744           
                                   td                    0.087      17.407 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.407         _N1746           
 CLMS_105_157/COUT                 td                    0.087      17.494 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.494         _N1748           
                                   td                    0.087      17.581 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.581         _N1750           
 CLMS_105_163/COUT                 td                    0.087      17.668 r       countp[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.668         _N1752           
 CLMS_105_169/CIN                                                          r       countp[29]/opit_0_inv_AQ/Cin

 Data arrival time                                                  17.668         Logic Levels: 15 
                                                                                   Logic: 4.452ns(46.662%), Route: 5.089ns(53.338%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.326      26.337         ntclkbufg_0      
 CLMS_105_169/CLK                                                          r       countp[29]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.717      28.054                          
 clock uncertainty                                      -0.150      27.904                          

 Setup time                                             -0.285      27.619                          

 Data required time                                                 27.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.619                          
 Data arrival time                                                  17.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.951                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.336
  Launch Clock Delay      :  8.127
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.399       8.127         ntclkbufg_0      
 CLMA_111_120/CLK                                                          r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_111_120/Q3                   tco                   0.373       8.500 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.778       9.278         countp[0]        
 CLMS_105_120/Y1                   td                    0.299       9.577 f       N799_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.418       9.995         _N11691          
 CLMS_105_126/Y3                   td                    0.325      10.320 f       N799_mux8/gateop_perm/Z
                                   net (fanout=1)        0.349      10.669         _N616            
 CLMS_105_126/Y0                   td                    0.257      10.926 f       N799_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.453      11.379         _N624            
 CLMA_111_138/Y0                   td                    0.355      11.734 f       N799_mux16/gateop_perm/Z
                                   net (fanout=1)        0.824      12.558         _N632            
 CLMA_111_144/Y3                   td                    0.364      12.922 f       N799_mux19/gateop_perm/Z
                                   net (fanout=1)        0.410      13.332         _N638            
 CLMA_111_150/Y1                   td                    0.241      13.573 f       N799_mux24/gateop_perm/Z
                                   net (fanout=1)        0.412      13.985         _N648            
 CLMS_105_150/Y1                   td                    0.241      14.226 f       N799_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.595      14.821         _N656            
 CLMS_105_138/Y2                   td                    0.251      15.072 f       N1567[4]_0/gateop/F
                                   net (fanout=29)       0.850      15.922         _N10077          
                                   td                    0.615      16.537 f       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.537         _N1726           
 CLMS_105_121/COUT                 td                    0.087      16.624 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.624         _N1728           
                                   td                    0.087      16.711 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.711         _N1730           
 CLMS_105_127/COUT                 td                    0.087      16.798 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.798         _N1732           
                                   td                    0.087      16.885 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.885         _N1734           
 CLMS_105_139/COUT                 td                    0.087      16.972 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.972         _N1736           
                                   td                    0.087      17.059 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.059         _N1738           
 CLMS_105_145/COUT                 td                    0.087      17.146 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.146         _N1740           
                                   td                    0.087      17.233 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.233         _N1742           
 CLMS_105_151/COUT                 td                    0.087      17.320 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.320         _N1744           
                                   td                    0.087      17.407 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.407         _N1746           
 CLMS_105_157/COUT                 td                    0.087      17.494 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.494         _N1748           
                                   td                    0.087      17.581 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.581         _N1750           
                                                                           r       countp[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.581         Logic Levels: 14 
                                                                                   Logic: 4.365ns(46.171%), Route: 5.089ns(53.829%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.325      26.336         ntclkbufg_0      
 CLMS_105_163/CLK                                                          r       countp[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.717      28.053                          
 clock uncertainty                                      -0.150      27.903                          

 Setup time                                             -0.285      27.618                          

 Data required time                                                 27.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.618                          
 Data arrival time                                                  17.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.037                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[52]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.133
  Launch Clock Delay      :  6.336
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.325       6.336         ntclkbufg_0      
 CLMA_63_162/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/CLK

 CLMA_63_162/Q2                    tco                   0.338       6.674 f       inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.835         scpld_to_mcpld_s2p_data[56]
 CLMS_63_163/M1                                                            f       scpld_to_mcpld_data_filter[52]/opit_0_inv/D

 Data arrival time                                                   6.835         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.405       8.133         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       scpld_to_mcpld_data_filter[52]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.380                          
 clock uncertainty                                       0.000       6.380                          

 Hold time                                               0.060       6.440                          

 Data required time                                                  6.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.440                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[110]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.130
  Launch Clock Delay      :  6.333
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.322       6.333         ntclkbufg_0      
 CLMA_63_144/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/CLK

 CLMA_63_144/Q2                    tco                   0.338       6.671 f       inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.832         scpld_to_mcpld_s2p_data[114]
 CLMS_63_145/M2                                                            f       scpld_to_mcpld_data_filter[110]/opit_0_inv/D

 Data arrival time                                                   6.832         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.402       8.130         ntclkbufg_0      
 CLMS_63_145/CLK                                                           r       scpld_to_mcpld_data_filter[110]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.377                          
 clock uncertainty                                       0.000       6.377                          

 Hold time                                               0.060       6.437                          

 Data required time                                                  6.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.437                          
 Data arrival time                                                   6.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.139
  Launch Clock Delay      :  6.342
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.331       6.342         ntclkbufg_0      
 CLMA_15_72/CLK                                                            r       db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_15_72/Q2                     tco                   0.338       6.680 f       db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.167       6.847         db_i_pal_bmcuid_button_r
 CLMS_15_73/M1                                                             f       UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/D

 Data arrival time                                                   6.847         Logic Levels: 0  
                                                                                   Logic: 0.338ns(66.931%), Route: 0.167ns(33.069%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.411       8.139         ntclkbufg_0      
 CLMS_15_73/CLK                                                            r       UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.386                          
 clock uncertainty                                       0.000       6.386                          

 Hold time                                               0.060       6.446                          

 Data required time                                                  6.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.446                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.348
  Launch Clock Delay      :  8.146
  Clock Pessimism Removal :  1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.374         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.728 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.418       8.146         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_39_13/Q0                     tco                   0.372       8.518 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.865       9.383         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_39_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   9.383         Logic Levels: 0  
                                                                                   Logic: 0.372ns(30.073%), Route: 0.865ns(69.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      44.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.111 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.745         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.011 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.337      46.348         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.797      48.145                          
 clock uncertainty                                      -0.150      47.995                          

 Setup time                                             -0.056      47.939                          

 Data required time                                                 47.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.939                          
 Data arrival time                                                   9.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.556                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.146
  Launch Clock Delay      :  6.348
  Clock Pessimism Removal :  -1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634       5.745         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266       6.011 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.337       6.348         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_39_13/Q0                     tco                   0.336       6.684 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.541       7.225         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_39_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   7.225         Logic Levels: 0  
                                                                                   Logic: 0.336ns(38.312%), Route: 0.541ns(61.688%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.374         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.728 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.418       8.146         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.797       6.349                          
 clock uncertainty                                       0.000       6.349                          

 Hold time                                               0.001       6.350                          

 Data required time                                                  6.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.350                          
 Data arrival time                                                   7.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.875                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.344
  Launch Clock Delay      :  8.132
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.373       8.505 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      3.085      11.590         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.350      11.940 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.710      13.650         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.650         Logic Levels: 1  
                                                                                   Logic: 0.723ns(13.103%), Route: 4.795ns(86.897%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.333      26.344         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.061                          
 clock uncertainty                                      -0.150      27.911                          

 Recovery time                                          -0.623      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                  13.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.638                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.344
  Launch Clock Delay      :  8.132
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.373       8.505 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      3.085      11.590         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.350      11.940 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.710      13.650         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.650         Logic Levels: 1  
                                                                                   Logic: 0.723ns(13.103%), Route: 4.795ns(86.897%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.333      26.344         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.061                          
 clock uncertainty                                      -0.150      27.911                          

 Recovery time                                          -0.623      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                  13.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.638                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.344
  Launch Clock Delay      :  8.132
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.373       8.505 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      3.085      11.590         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.350      11.940 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.710      13.650         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.650         Logic Levels: 1  
                                                                                   Logic: 0.723ns(13.103%), Route: 4.795ns(86.897%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      24.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.333      26.344         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.061                          
 clock uncertainty                                      -0.150      27.911                          

 Recovery time                                          -0.623      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                  13.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.638                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/pon_reset_db_n/opit_0_inv/CLK
Endpoint    : pme_filter_inst/all_pme_delayed[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.131
  Launch Clock Delay      :  6.332
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.321       6.332         ntclkbufg_0      
 CLMS_105_138/CLK                                                          r       pon_reset_inst/pon_reset_db_n/opit_0_inv/CLK

 CLMS_105_138/Q3                   tco                   0.336       6.668 r       pon_reset_inst/pon_reset_db_n/opit_0_inv/Q
                                   net (fanout=13)       0.372       7.040         pon_reset_db_n   
 CLMA_93_138/RS                                                            r       pme_filter_inst/all_pme_delayed[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.040         Logic Levels: 0  
                                                                                   Logic: 0.336ns(47.458%), Route: 0.372ns(52.542%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.403       8.131         ntclkbufg_0      
 CLMA_93_138/CLK                                                           r       pme_filter_inst/all_pme_delayed[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.414                          
 clock uncertainty                                       0.000       6.414                          

 Removal time                                           -0.224       6.190                          

 Data required time                                                  6.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.190                          
 Data arrival time                                                   7.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.850                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/pon_reset_db_n/opit_0_inv/CLK
Endpoint    : pme_filter_inst/all_pme_delayed[1]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.131
  Launch Clock Delay      :  6.332
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.321       6.332         ntclkbufg_0      
 CLMS_105_138/CLK                                                          r       pon_reset_inst/pon_reset_db_n/opit_0_inv/CLK

 CLMS_105_138/Q3                   tco                   0.336       6.668 r       pon_reset_inst/pon_reset_db_n/opit_0_inv/Q
                                   net (fanout=13)       0.372       7.040         pon_reset_db_n   
 CLMA_93_138/RS                                                            r       pme_filter_inst/all_pme_delayed[1]/opit_0_inv/RS

 Data arrival time                                                   7.040         Logic Levels: 0  
                                                                                   Logic: 0.336ns(47.458%), Route: 0.372ns(52.542%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.403       8.131         ntclkbufg_0      
 CLMA_93_138/CLK                                                           r       pme_filter_inst/all_pme_delayed[1]/opit_0_inv/CLK
 clock pessimism                                        -1.717       6.414                          
 clock uncertainty                                       0.000       6.414                          

 Removal time                                           -0.224       6.190                          

 Data required time                                                  6.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.190                          
 Data arrival time                                                   7.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.850                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : power_button_inst/force_off_count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.130
  Launch Clock Delay      :  6.335
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299       4.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.324       6.335         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.336       6.671 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      0.404       7.075         pon_reset_n      
 CLMA_99_138/RS                                                            r       power_button_inst/force_off_count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.075         Logic Levels: 0  
                                                                                   Logic: 0.336ns(45.405%), Route: 0.404ns(54.595%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.402       8.130         ntclkbufg_0      
 CLMA_99_138/CLK                                                           r       power_button_inst/force_off_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.413                          
 clock uncertainty                                       0.000       6.413                          

 Removal time                                           -0.224       6.189                          

 Data required time                                                  6.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.189                          
 Data arrival time                                                   7.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.886                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.348
  Launch Clock Delay      :  8.132
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306      26.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404      28.132         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.373      28.505 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      3.172      31.677         pon_reset_n      
 CLMS_39_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  31.677         Logic Levels: 0  
                                                                                   Logic: 0.373ns(10.522%), Route: 3.172ns(89.478%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      44.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.111 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.745         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.011 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.337      46.348         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.684                          
 clock uncertainty                                      -0.150      47.534                          

 Recovery time                                          -0.623      46.911                          

 Data required time                                                 46.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.911                          
 Data arrival time                                                  31.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.234                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.348
  Launch Clock Delay      :  8.132
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306      26.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404      28.132         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.373      28.505 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      3.172      31.677         pon_reset_n      
 CLMS_39_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  31.677         Logic Levels: 0  
                                                                                   Logic: 0.373ns(10.522%), Route: 3.172ns(89.478%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      44.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.111 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.745         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.011 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.337      46.348         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.684                          
 clock uncertainty                                      -0.150      47.534                          

 Recovery time                                          -0.623      46.911                          

 Data required time                                                 46.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.911                          
 Data arrival time                                                  31.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.234                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.146
  Launch Clock Delay      :  6.335
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      44.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.324      46.335         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.336      46.671 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      2.117      48.788         pon_reset_n      
 CLMS_39_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.788         Logic Levels: 0  
                                                                                   Logic: 0.336ns(13.698%), Route: 2.117ns(86.302%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306      46.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.564 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.374         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.728 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.418      48.146         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.810                          
 clock uncertainty                                       0.150      46.960                          

 Removal time                                           -0.224      46.736                          

 Data required time                                                 46.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.736                          
 Data arrival time                                                  48.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.052                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.146
  Launch Clock Delay      :  6.335
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.299      44.712         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.767 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.767         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.111 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.745         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.011 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.324      46.335         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.336      46.671 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      2.117      48.788         pon_reset_n      
 CLMS_39_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.788         Logic Levels: 0  
                                                                                   Logic: 0.336ns(13.698%), Route: 2.117ns(86.302%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306      46.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.564 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.374         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.728 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.418      48.146         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.810                          
 clock uncertainty                                       0.150      46.960                          

 Removal time                                           -0.224      46.736                          

 Data required time                                                 46.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.736                          
 Data arrival time                                                  48.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.052                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_PLL_P1V8_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMA_87_114/CLK                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_87_114/Q0                    tco                   0.372       8.504 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       3.028      11.532         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMS_27_211/Y3                    td                    0.538      12.070 f       pwrseq_slave_inst/N194/gateop_perm/Z
                                   net (fanout=2)        0.874      12.944         nt_o_PAL_CPU0_PLL_P1V8_EN_R
 IOL_10_224/DQ                     td                    0.451      13.395 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.395         o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO
 IOBS_0_223/PAD                    td                    4.117      17.512 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.078      17.590         o_PAL_CPU0_PLL_P1V8_EN_R
 A20                                                                       f       o_PAL_CPU0_PLL_P1V8_EN_R (port)

 Data arrival time                                                  17.590         Logic Levels: 3  
                                                                                   Logic: 5.478ns(57.919%), Route: 3.980ns(42.081%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_CPU0_I2C_TRAN_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMA_87_114/CLK                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_87_114/Q0                    tco                   0.372       8.504 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.792      10.296         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_69_198/Y1                    td                    0.241      10.537 f       pwrseq_slave_inst/N202/gateop_perm/Z
                                   net (fanout=3)        3.920      14.457         nt_o_CPU0_I2C_TRAN_EN_R
 IOL_154_26/DQ                     td                    0.451      14.908 f       o_CPU0_I2C_TRAN_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.908         o_CPU0_I2C_TRAN_EN_R_obuf/ntO
 IOBS_156_25/PAD                   td                    2.518      17.426 f       o_CPU0_I2C_TRAN_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.077      17.503         o_CPU0_I2C_TRAN_EN_R
 Y1                                                                        f       o_CPU0_I2C_TRAN_EN_R (port)

 Data arrival time                                                  17.503         Logic Levels: 3  
                                                                                   Logic: 3.582ns(38.224%), Route: 5.789ns(61.776%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/ocp_main_en/opit_0_inv/CLK
Endpoint    : o_PAL_P12V_RISER2_VIN_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.306       6.030         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.103 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.103         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.564 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.374         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.404       8.132         ntclkbufg_0      
 CLMS_105_97/CLK                                                           r       pwrseq_slave_inst/ocp_main_en/opit_0_inv/CLK

 CLMS_105_97/Q1                    tco                   0.374       8.506 f       pwrseq_slave_inst/ocp_main_en/opit_0_inv/Q
                                   net (fanout=19)       3.979      12.485         mcpld_to_scpld_p2s_data[15]
 IOL_10_145/DQ                     td                    0.451      12.936 f       o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.936         o_PAL_P12V_RISER2_VIN_EN_R_obuf/ntO
 IOBD_0_144/PAD                    td                    4.117      17.053 f       o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.062      17.115         o_PAL_P12V_RISER2_VIN_EN_R
 A13                                                                       f       o_PAL_P12V_RISER2_VIN_EN_R (port)

 Data arrival time                                                  17.115         Logic Levels: 2  
                                                                                   Logic: 4.942ns(55.015%), Route: 4.041ns(44.985%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_PLL_P1V8_PG (port)
Endpoint    : db_inst_cpu_rail/mInst[17].nxt_s1[17]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R2                                                      0.000       0.000 r       i_PAL_CPU1_PLL_P1V8_PG (port)
                                   net (fanout=1)        0.064       0.064         i_PAL_CPU1_PLL_P1V8_PG
 IOBS_111_0/DIN                    td                    0.937       1.001 r       i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         i_PAL_CPU1_PLL_P1V8_PG_ibuf/ntD
 IOLDLYS_111_7/Z                   td                    0.110       1.111 r       gopIOLDLYS_122/IDLY_OUT
                                   net (fanout=1)        0.000       1.111         ntioldly_120     
 IOL_112_7/Y                       td                    0.324       1.435 r       i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.526       1.961         nt_i_PAL_CPU1_PLL_P1V8_PG
 CLMS_111_13/M0                                                            r       db_inst_cpu_rail/mInst[17].nxt_s1[17]/opit_0_inv/D

 Data arrival time                                                   1.961         Logic Levels: 3  
                                                                                   Logic: 1.371ns(69.913%), Route: 0.590ns(30.087%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_VDDQ_P1V1_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[19][0]/opit_0_inv_L5Q_perm/L2
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V3                                                      0.000       0.000 r       i_PAL_CPU1_VDDQ_P1V1_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_VDDQ_P1V1_PG
 IOBS_138_0/DIN                    td                    0.937       0.996 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.996         i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/ntD
 IOLDLYS_141_10/Z                  td                    0.110       1.106 r       gopIOLDLYS_124/IDLY_OUT
                                   net (fanout=1)        0.000       1.106         ntioldly_122     
 IOL_142_10/Y                      td                    0.324       1.430 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.542       1.972         nt_i_PAL_CPU1_VDDQ_P1V1_PG
 CLMA_129_12/A2                                                            r       db_inst_cpu_rail/cnt[19][0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.972         Logic Levels: 3  
                                                                                   Logic: 1.371ns(69.523%), Route: 0.601ns(30.477%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_VDDQ_P1V1_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[19][1]/opit_0_inv_L5Q_perm/L1
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V3                                                      0.000       0.000 r       i_PAL_CPU1_VDDQ_P1V1_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_VDDQ_P1V1_PG
 IOBS_138_0/DIN                    td                    0.937       0.996 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.996         i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/ntD
 IOLDLYS_141_10/Z                  td                    0.110       1.106 r       gopIOLDLYS_124/IDLY_OUT
                                   net (fanout=1)        0.000       1.106         ntioldly_122     
 IOL_142_10/Y                      td                    0.324       1.430 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.542       1.972         nt_i_PAL_CPU1_VDDQ_P1V1_PG
 CLMA_129_12/B1                                                            r       db_inst_cpu_rail/cnt[19][1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.972         Logic Levels: 3  
                                                                                   Logic: 1.371ns(69.523%), Route: 0.601ns(30.477%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMA_129_96/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMA_129_96/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMA_129_96/CLK         Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width  CLMS_39_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_39_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_39_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  4.701
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.229       4.701         ntclkbufg_0      
 CLMS_105_109/CLK                                                          r       pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_105_109/Q3                   tco                   0.221       4.922 f       pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.865       5.787         pwrseq_master_inst/st_steady_pwrok
 CLMA_87_102/Y0                    td                    0.214       6.001 f       it_44_3/gateop_perm/Z
                                   net (fanout=1)        0.258       6.259         _N11944          
 CLMS_87_97/Y3                     td                    0.322       6.581 f       it_44_5/gateop_perm/Z
                                   net (fanout=2)        0.367       6.948         _N11946          
 CLMA_93_96/Y0                     td                    0.214       7.162 f       pwrseq_master_inst/power_seq_sm_last[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.446       7.608         mcpld_to_scpld_p2s_data[6]
 CLMA_69_102/Y2                    td                    0.338       7.946 f       bmc_cpld_i2c_ram_u0/N459_98[2]/gateop_perm/Z
                                   net (fanout=1)        0.412       8.358         bmc_cpld_i2c_ram_u0/_N2921
 CLMS_63_115/Y1                    td                    0.174       8.532 f       bmc_cpld_i2c_ram_u0/N459_99[2]/gateop/F
                                   net (fanout=1)        0.552       9.084         bmc_cpld_i2c_ram_u0/_N2929
 CLMA_57_102/Y2                    td                    0.212       9.296 f       bmc_cpld_i2c_ram_u0/N459_122[2]/gateop/F
                                   net (fanout=1)        0.558       9.854         bmc_cpld_i2c_ram_u0/_N3113
 CLMS_39_103/Y6AB                  td                    0.214      10.068 f       bmc_cpld_i2c_ram_u0/N459_124[2]_muxf6/F
                                   net (fanout=1)        0.600      10.668         bmc_cpld_i2c_ram_u0/_N3129
 CLMS_45_61/A0                                                             f       bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.668         Logic Levels: 7  
                                                                                   Logic: 1.909ns(31.993%), Route: 4.058ns(68.007%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.207      24.046         ntclkbufg_0      
 CLMS_45_61/CLK                                                            r       bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.633      24.679                          
 clock uncertainty                                      -0.150      24.529                          

 Setup time                                             -0.163      24.366                          

 Data required time                                                 24.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.366                          
 Data arrival time                                                  10.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.698                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[29]/opit_0_inv_AQ/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.045
  Launch Clock Delay      :  4.698
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.226       4.698         ntclkbufg_0      
 CLMA_111_120/CLK                                                          r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_111_120/Q3                   tco                   0.221       4.919 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.486       5.405         countp[0]        
 CLMS_105_120/Y1                   td                    0.176       5.581 f       N799_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.261       5.842         _N11691          
 CLMS_105_126/Y3                   td                    0.192       6.034 f       N799_mux8/gateop_perm/Z
                                   net (fanout=1)        0.218       6.252         _N616            
 CLMS_105_126/Y0                   td                    0.152       6.404 f       N799_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.282       6.686         _N624            
 CLMA_111_138/Y0                   td                    0.209       6.895 f       N799_mux16/gateop_perm/Z
                                   net (fanout=1)        0.513       7.408         _N632            
 CLMA_111_144/Y3                   td                    0.216       7.624 f       N799_mux19/gateop_perm/Z
                                   net (fanout=1)        0.257       7.881         _N638            
 CLMA_111_150/Y1                   td                    0.143       8.024 f       N799_mux24/gateop_perm/Z
                                   net (fanout=1)        0.258       8.282         _N648            
 CLMS_105_150/Y1                   td                    0.143       8.425 f       N799_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.372       8.797         _N656            
 CLMS_105_138/Y2                   td                    0.148       8.945 f       N1567[4]_0/gateop/F
                                   net (fanout=29)       0.530       9.475         _N10077          
                                   td                    0.364       9.839 f       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.839         _N1726           
 CLMS_105_121/COUT                 td                    0.051       9.890 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.890         _N1728           
                                   td                    0.051       9.941 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.941         _N1730           
 CLMS_105_127/COUT                 td                    0.051       9.992 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.992         _N1732           
                                   td                    0.051      10.043 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         _N1734           
 CLMS_105_139/COUT                 td                    0.051      10.094 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.094         _N1736           
                                   td                    0.051      10.145 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.145         _N1738           
 CLMS_105_145/COUT                 td                    0.051      10.196 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.196         _N1740           
                                   td                    0.051      10.247 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.247         _N1742           
 CLMS_105_151/COUT                 td                    0.051      10.298 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.298         _N1744           
                                   td                    0.051      10.349 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.349         _N1746           
 CLMS_105_157/COUT                 td                    0.051      10.400 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.400         _N1748           
                                   td                    0.051      10.451 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.451         _N1750           
 CLMS_105_163/COUT                 td                    0.051      10.502 r       countp[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.502         _N1752           
 CLMS_105_169/CIN                                                          r       countp[29]/opit_0_inv_AQ/Cin

 Data arrival time                                                  10.502         Logic Levels: 15 
                                                                                   Logic: 2.627ns(45.262%), Route: 3.177ns(54.738%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.206      24.045         ntclkbufg_0      
 CLMS_105_169/CLK                                                          r       countp[29]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.633      24.678                          
 clock uncertainty                                      -0.150      24.528                          

 Setup time                                             -0.169      24.359                          

 Data required time                                                 24.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.359                          
 Data arrival time                                                  10.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.857                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.044
  Launch Clock Delay      :  4.698
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.226       4.698         ntclkbufg_0      
 CLMA_111_120/CLK                                                          r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_111_120/Q3                   tco                   0.221       4.919 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.486       5.405         countp[0]        
 CLMS_105_120/Y1                   td                    0.176       5.581 f       N799_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.261       5.842         _N11691          
 CLMS_105_126/Y3                   td                    0.192       6.034 f       N799_mux8/gateop_perm/Z
                                   net (fanout=1)        0.218       6.252         _N616            
 CLMS_105_126/Y0                   td                    0.152       6.404 f       N799_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.282       6.686         _N624            
 CLMA_111_138/Y0                   td                    0.209       6.895 f       N799_mux16/gateop_perm/Z
                                   net (fanout=1)        0.513       7.408         _N632            
 CLMA_111_144/Y3                   td                    0.216       7.624 f       N799_mux19/gateop_perm/Z
                                   net (fanout=1)        0.257       7.881         _N638            
 CLMA_111_150/Y1                   td                    0.143       8.024 f       N799_mux24/gateop_perm/Z
                                   net (fanout=1)        0.258       8.282         _N648            
 CLMS_105_150/Y1                   td                    0.143       8.425 f       N799_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.372       8.797         _N656            
 CLMS_105_138/Y2                   td                    0.148       8.945 f       N1567[4]_0/gateop/F
                                   net (fanout=29)       0.530       9.475         _N10077          
                                   td                    0.364       9.839 f       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.839         _N1726           
 CLMS_105_121/COUT                 td                    0.051       9.890 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.890         _N1728           
                                   td                    0.051       9.941 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.941         _N1730           
 CLMS_105_127/COUT                 td                    0.051       9.992 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.992         _N1732           
                                   td                    0.051      10.043 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         _N1734           
 CLMS_105_139/COUT                 td                    0.051      10.094 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.094         _N1736           
                                   td                    0.051      10.145 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.145         _N1738           
 CLMS_105_145/COUT                 td                    0.051      10.196 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.196         _N1740           
                                   td                    0.051      10.247 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.247         _N1742           
 CLMS_105_151/COUT                 td                    0.051      10.298 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.298         _N1744           
                                   td                    0.051      10.349 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.349         _N1746           
 CLMS_105_157/COUT                 td                    0.051      10.400 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.400         _N1748           
                                   td                    0.051      10.451 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.451         _N1750           
                                                                           r       countp[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.451         Logic Levels: 14 
                                                                                   Logic: 2.576ns(44.777%), Route: 3.177ns(55.223%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.205      24.044         ntclkbufg_0      
 CLMS_105_163/CLK                                                          r       countp[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.633      24.677                          
 clock uncertainty                                      -0.150      24.527                          

 Setup time                                             -0.169      24.358                          

 Data required time                                                 24.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.358                          
 Data arrival time                                                  10.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.907                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[52]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  -0.649

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.205       4.044         ntclkbufg_0      
 CLMA_63_162/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/CLK

 CLMA_63_162/Q2                    tco                   0.202       4.246 r       inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.315         scpld_to_mcpld_s2p_data[56]
 CLMS_63_163/M1                                                            r       scpld_to_mcpld_data_filter[52]/opit_0_inv/D

 Data arrival time                                                   4.315         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.232       4.704         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       scpld_to_mcpld_data_filter[52]/opit_0_inv/CLK
 clock pessimism                                        -0.649       4.055                          
 clock uncertainty                                       0.000       4.055                          

 Hold time                                               0.004       4.059                          

 Data required time                                                  4.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.059                          
 Data arrival time                                                   4.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[110]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.701
  Launch Clock Delay      :  4.041
  Clock Pessimism Removal :  -0.649

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.202       4.041         ntclkbufg_0      
 CLMA_63_144/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/CLK

 CLMA_63_144/Q2                    tco                   0.202       4.243 r       inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.312         scpld_to_mcpld_s2p_data[114]
 CLMS_63_145/M2                                                            r       scpld_to_mcpld_data_filter[110]/opit_0_inv/D

 Data arrival time                                                   4.312         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.229       4.701         ntclkbufg_0      
 CLMS_63_145/CLK                                                           r       scpld_to_mcpld_data_filter[110]/opit_0_inv/CLK
 clock pessimism                                        -0.649       4.052                          
 clock uncertainty                                       0.000       4.052                          

 Hold time                                               0.003       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.048
  Clock Pessimism Removal :  -0.649

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.209       4.048         ntclkbufg_0      
 CLMA_15_72/CLK                                                            r       db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_15_72/Q2                     tco                   0.202       4.250 r       db_inst_button/mInst[8].out_i[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.072       4.322         db_i_pal_bmcuid_button_r
 CLMS_15_73/M1                                                             r       UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/D

 Data arrival time                                                   4.322         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.723%), Route: 0.072ns(26.277%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.236       4.708         ntclkbufg_0      
 CLMS_15_73/CLK                                                            r       UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv/CLK
 clock pessimism                                        -0.649       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                               0.004       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                   4.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  4.714
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.251         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.472 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.242       4.714         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_39_13/Q0                     tco                   0.220       4.934 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.543       5.477         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_39_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   5.477         Logic Levels: 0  
                                                                                   Logic: 0.220ns(28.834%), Route: 0.543ns(71.166%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      42.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.226 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.658         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.839 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.215      44.054         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.660      44.714                          
 clock uncertainty                                      -0.150      44.564                          

 Setup time                                             -0.033      44.531                          

 Data required time                                                 44.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.531                          
 Data arrival time                                                   5.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.054                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.714
  Launch Clock Delay      :  4.054
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432       3.658         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181       3.839 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.215       4.054         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_39_13/Q0                     tco                   0.200       4.254 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.323       4.577         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_39_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   4.577         Logic Levels: 0  
                                                                                   Logic: 0.200ns(38.241%), Route: 0.323ns(61.759%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.251         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.472 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.242       4.714         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.660       4.054                          
 clock uncertainty                                       0.000       4.054                          

 Hold time                                               0.003       4.057                          

 Data required time                                                  4.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.057                          
 Data arrival time                                                   4.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.520                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.050
  Launch Clock Delay      :  4.703
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.221       4.924 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      1.946       6.870         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.207       7.077 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.069       8.146         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.146         Logic Levels: 1  
                                                                                   Logic: 0.428ns(12.431%), Route: 3.015ns(87.569%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.211      24.050         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.683                          
 clock uncertainty                                      -0.150      24.533                          

 Recovery time                                          -0.369      24.164                          

 Data required time                                                 24.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.164                          
 Data arrival time                                                   8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.018                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.050
  Launch Clock Delay      :  4.703
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.221       4.924 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      1.946       6.870         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.207       7.077 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.069       8.146         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.146         Logic Levels: 1  
                                                                                   Logic: 0.428ns(12.431%), Route: 3.015ns(87.569%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.211      24.050         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.683                          
 clock uncertainty                                      -0.150      24.533                          

 Recovery time                                          -0.369      24.164                          

 Data required time                                                 24.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.164                          
 Data arrival time                                                   8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.018                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.050
  Launch Clock Delay      :  4.703
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.221       4.924 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      1.946       6.870         pon_reset_n      
 CLMS_15_55/Y2                     td                    0.207       7.077 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=57)       1.069       8.146         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMA_45_30/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.146         Logic Levels: 1  
                                                                                   Logic: 0.428ns(12.431%), Route: 3.015ns(87.569%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      22.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.211      24.050         ntclkbufg_0      
 CLMA_45_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.683                          
 clock uncertainty                                      -0.150      24.533                          

 Recovery time                                          -0.369      24.164                          

 Data required time                                                 24.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.164                          
 Data arrival time                                                   8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.018                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/fan_wdt_en/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.701
  Launch Clock Delay      :  4.043
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.204       4.043         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.200       4.243 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      0.301       4.544         pon_reset_n      
 CLMS_93_115/RSCO                  td                    0.093       4.637 f       sync_data_low/dout[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.637         ntR29            
 CLMS_93_121/RSCI                                                          f       bmc_cpld_i2c_ram_u0/fan_wdt_en/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.637         Logic Levels: 1  
                                                                                   Logic: 0.293ns(49.327%), Route: 0.301ns(50.673%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.229       4.701         ntclkbufg_0      
 CLMS_93_121/CLK                                                           r       bmc_cpld_i2c_ram_u0/fan_wdt_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.068                          
 clock uncertainty                                       0.000       4.068                          

 Removal time                                            0.000       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   4.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : power_button_inst/pch_pwrbtn/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.701
  Launch Clock Delay      :  4.043
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.204       4.043         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.200       4.243 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      0.301       4.544         pon_reset_n      
 CLMS_93_115/RSCO                  td                    0.093       4.637 f       sync_data_low/dout[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.637         ntR29            
 CLMS_93_121/RSCI                                                          f       power_button_inst/pch_pwrbtn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.637         Logic Levels: 1  
                                                                                   Logic: 0.293ns(49.327%), Route: 0.301ns(50.673%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.229       4.701         ntclkbufg_0      
 CLMS_93_121/CLK                                                           r       power_button_inst/pch_pwrbtn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.068                          
 clock uncertainty                                       0.000       4.068                          

 Removal time                                            0.000       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   4.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : power_button_inst/pch_thrmtrip/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.701
  Launch Clock Delay      :  4.043
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978       2.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.204       4.043         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.200       4.243 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      0.301       4.544         pon_reset_n      
 CLMS_93_115/RSCO                  td                    0.093       4.637 f       sync_data_low/dout[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.637         ntR29            
 CLMS_93_121/RSCI                                                          f       power_button_inst/pch_thrmtrip/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.637         Logic Levels: 1  
                                                                                   Logic: 0.293ns(49.327%), Route: 0.301ns(50.673%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.229       4.701         ntclkbufg_0      
 CLMS_93_121/CLK                                                           r       power_button_inst/pch_thrmtrip/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.068                          
 clock uncertainty                                       0.000       4.068                          

 Removal time                                            0.000       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   4.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  4.703
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316      23.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231      24.703         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.221      24.924 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      2.031      26.955         pon_reset_n      
 CLMS_39_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.955         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.813%), Route: 2.031ns(90.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      42.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.226 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.658         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.839 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.215      44.054         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.464      44.518                          
 clock uncertainty                                      -0.150      44.368                          

 Recovery time                                          -0.369      43.999                          

 Data required time                                                 43.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.999                          
 Data arrival time                                                  26.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.044                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  4.703
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316      23.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231      24.703         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.221      24.924 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      2.031      26.955         pon_reset_n      
 CLMS_39_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.955         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.813%), Route: 2.031ns(90.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      42.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.226 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.658         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.839 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.215      44.054         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.464      44.518                          
 clock uncertainty                                      -0.150      44.368                          

 Recovery time                                          -0.369      43.999                          

 Data required time                                                 43.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.999                          
 Data arrival time                                                  26.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.044                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.714
  Launch Clock Delay      :  4.043
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      42.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.204      44.043         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.200      44.243 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      1.302      45.545         pon_reset_n      
 CLMS_39_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.545         Logic Levels: 0  
                                                                                   Logic: 0.200ns(13.316%), Route: 1.302ns(86.684%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316      43.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.744 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.251         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.472 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.242      44.714         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.464      44.250                          
 clock uncertainty                                       0.150      44.400                          

 Removal time                                           -0.216      44.184                          

 Data required time                                                 44.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.184                          
 Data arrival time                                                  45.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.361                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.714
  Launch Clock Delay      :  4.043
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.978      42.955         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.992 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.992         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.226 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.658         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.204      44.043         ntclkbufg_0      
 CLMA_93_144/CLK                                                           r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_93_144/Q3                    tco                   0.200      44.243 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=744)      1.302      45.545         pon_reset_n      
 CLMS_39_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.545         Logic Levels: 0  
                                                                                   Logic: 0.200ns(13.316%), Route: 1.302ns(86.684%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316      43.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.744 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.251         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.472 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.242      44.714         ntclkbufg_1      
 CLMS_39_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.464      44.250                          
 clock uncertainty                                       0.150      44.400                          

 Removal time                                           -0.216      44.184                          

 Data required time                                                 44.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.184                          
 Data arrival time                                                  45.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.361                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_CPU0_I2C_TRAN_EN_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMA_87_114/CLK                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_87_114/Q0                    tco                   0.220       4.923 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.164       6.087         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_69_198/Y1                    td                    0.143       6.230 f       pwrseq_slave_inst/N202/gateop_perm/Z
                                   net (fanout=3)        2.532       8.762         nt_o_CPU0_I2C_TRAN_EN_R
 IOL_154_26/DQ                     td                    0.282       9.044 f       o_CPU0_I2C_TRAN_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.044         o_CPU0_I2C_TRAN_EN_R_obuf/ntO
 IOBS_156_25/PAD                   td                    1.576      10.620 f       o_CPU0_I2C_TRAN_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.077      10.697         o_CPU0_I2C_TRAN_EN_R
 Y1                                                                        f       o_CPU0_I2C_TRAN_EN_R (port)

 Data arrival time                                                  10.697         Logic Levels: 3  
                                                                                   Logic: 2.221ns(37.054%), Route: 3.773ns(62.946%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_PLL_P1V8_EN_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMA_87_114/CLK                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_87_114/Q0                    tco                   0.220       4.923 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.937       6.860         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMS_27_211/Y3                    td                    0.318       7.178 f       pwrseq_slave_inst/N194/gateop_perm/Z
                                   net (fanout=2)        0.547       7.725         nt_o_PAL_CPU0_PLL_P1V8_EN_R
 IOL_10_224/DQ                     td                    0.282       8.007 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.007         o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO
 IOBS_0_223/PAD                    td                    2.577      10.584 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.078      10.662         o_PAL_CPU0_PLL_P1V8_EN_R
 A20                                                                       f       o_PAL_CPU0_PLL_P1V8_EN_R (port)

 Data arrival time                                                  10.662         Logic Levels: 3  
                                                                                   Logic: 3.397ns(57.006%), Route: 2.562ns(42.994%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/ocp_main_en/opit_0_inv/CLK
Endpoint    : o_PAL_P12V_RISER2_VIN_EN_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.316       3.411         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.456 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.456         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.744 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.251         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.472 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1838)     0.231       4.703         ntclkbufg_0      
 CLMS_105_97/CLK                                                           r       pwrseq_slave_inst/ocp_main_en/opit_0_inv/CLK

 CLMS_105_97/Q1                    tco                   0.221       4.924 f       pwrseq_slave_inst/ocp_main_en/opit_0_inv/Q
                                   net (fanout=19)       2.541       7.465         mcpld_to_scpld_p2s_data[15]
 IOL_10_145/DQ                     td                    0.282       7.747 f       o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.747         o_PAL_P12V_RISER2_VIN_EN_R_obuf/ntO
 IOBD_0_144/PAD                    td                    2.577      10.324 f       o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.062      10.386         o_PAL_P12V_RISER2_VIN_EN_R
 A13                                                                       f       o_PAL_P12V_RISER2_VIN_EN_R (port)

 Data arrival time                                                  10.386         Logic Levels: 2  
                                                                                   Logic: 3.080ns(54.197%), Route: 2.603ns(45.803%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_PLL_P1V8_PG (port)
Endpoint    : db_inst_cpu_rail/mInst[17].nxt_s1[17]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R2                                                      0.000       0.000 r       i_PAL_CPU1_PLL_P1V8_PG (port)
                                   net (fanout=1)        0.064       0.064         i_PAL_CPU1_PLL_P1V8_PG
 IOBS_111_0/DIN                    td                    0.639       0.703 r       i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.703         i_PAL_CPU1_PLL_P1V8_PG_ibuf/ntD
 IOLDLYS_111_7/Z                   td                    0.075       0.778 r       gopIOLDLYS_122/IDLY_OUT
                                   net (fanout=1)        0.000       0.778         ntioldly_120     
 IOL_112_7/Y                       td                    0.221       0.999 r       i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.322       1.321         nt_i_PAL_CPU1_PLL_P1V8_PG
 CLMS_111_13/M0                                                            r       db_inst_cpu_rail/mInst[17].nxt_s1[17]/opit_0_inv/D

 Data arrival time                                                   1.321         Logic Levels: 3  
                                                                                   Logic: 0.935ns(70.780%), Route: 0.386ns(29.220%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_VDDQ_P1V1_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[19][0]/opit_0_inv_L5Q_perm/L2
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V3                                                      0.000       0.000 r       i_PAL_CPU1_VDDQ_P1V1_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_VDDQ_P1V1_PG
 IOBS_138_0/DIN                    td                    0.639       0.698 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.698         i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/ntD
 IOLDLYS_141_10/Z                  td                    0.075       0.773 r       gopIOLDLYS_124/IDLY_OUT
                                   net (fanout=1)        0.000       0.773         ntioldly_122     
 IOL_142_10/Y                      td                    0.221       0.994 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.332       1.326         nt_i_PAL_CPU1_VDDQ_P1V1_PG
 CLMA_129_12/A2                                                            r       db_inst_cpu_rail/cnt[19][0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.326         Logic Levels: 3  
                                                                                   Logic: 0.935ns(70.513%), Route: 0.391ns(29.487%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_VDDQ_P1V1_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[19][1]/opit_0_inv_L5Q_perm/L1
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V3                                                      0.000       0.000 r       i_PAL_CPU1_VDDQ_P1V1_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_VDDQ_P1V1_PG
 IOBS_138_0/DIN                    td                    0.639       0.698 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.698         i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/ntD
 IOLDLYS_141_10/Z                  td                    0.075       0.773 r       gopIOLDLYS_124/IDLY_OUT
                                   net (fanout=1)        0.000       0.773         ntioldly_122     
 IOL_142_10/Y                      td                    0.221       0.994 r       i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.332       1.326         nt_i_PAL_CPU1_VDDQ_P1V1_PG
 CLMA_129_12/B1                                                            r       db_inst_cpu_rail/cnt[19][1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.326         Logic Levels: 3  
                                                                                   Logic: 0.935ns(70.513%), Route: 0.391ns(29.487%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMA_129_96/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMA_129_96/CLK         Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_21_79/CLK          UID_Function_u0/Edge_Detect_U0/r_signal_a/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.530      20.000          0.470           High Pulse Width  CLMS_39_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.530      20.000          0.470           High Pulse Width  CLMS_39_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 19.531      20.000          0.469           Low Pulse Width   CLMS_39_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_pnr.adf             
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_rtp.adf           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_exception.rtr     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top.rtr               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/rtr.db                                   
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 350 MB
Total CPU time to report_timing completion : 0h:0m:3s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:4s
