

================================================================
== Vivado HLS Report for 'sha512_update_128'
================================================================
* Date:           Sat Jun  3 22:30:09 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	19  / (tmp)
	2  / (!tmp)
2 --> 
	3  / (!tmp_s)
	19  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	17  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	9  / (exitcond3)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	16  / (!tmp_17)
	11  / (tmp_17)
11 --> 
	12  / (!exitcond2)
	13  / (exitcond2)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	16  / (exitcond)
15 --> 
	14  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: md_curlen_read_2 (7)  [1/1] 0.00ns
:0  %md_curlen_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_curlen_read)

ST_1: md_length_read_2 (8)  [1/1] 0.00ns
:1  %md_length_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_length_read)

ST_1: temp_buf (9)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:255
:2  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_23 (10)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:242
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str8, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_24 (11)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:243
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str210, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_25 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:244
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str311, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_26 (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:245
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str412, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_27 (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:246
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str513, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_28 (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:247
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_29 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:248
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str715, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_30 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:249
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [20 x i8]* @p_str816, [1 x i8]* @p_str19) nounwind

ST_1: tmp (18)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:258
:11  %tmp = icmp ugt i64 %md_curlen_read_2, 128

ST_1: StgValue_32 (19)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:258
:12  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: p_01_idx (21)  [1/1] 0.00ns
.backedge.preheader:0  %p_01_idx = alloca i64

ST_1: inlen (22)  [1/1] 0.00ns
.backedge.preheader:1  %inlen = alloca i64

ST_1: md_length (23)  [1/1] 0.00ns
.backedge.preheader:2  %md_length = alloca i64

ST_1: md_curlen (24)  [1/1] 0.00ns
.backedge.preheader:3  %md_curlen = alloca i64

ST_1: StgValue_37 (25)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:240
.backedge.preheader:4  store i64 %md_curlen_read_2, i64* %md_curlen

ST_1: StgValue_38 (26)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:240
.backedge.preheader:5  store i64 %md_length_read_2, i64* %md_length

ST_1: StgValue_39 (27)  [1/1] 0.67ns
.backedge.preheader:6  store i64 128, i64* %inlen

ST_1: StgValue_40 (28)  [1/1] 0.67ns
.backedge.preheader:7  store i64 0, i64* %p_01_idx

ST_1: StgValue_41 (29)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge.preheader:8  br label %.backedge


 <State 2>: 0.66ns
ST_2: inlen_load (31)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:268
.backedge:0  %inlen_load = load i64* %inlen

ST_2: md_length_load (32)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.backedge:1  %md_length_load = load i64* %md_length

ST_2: md_curlen_load (33)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge:2  %md_curlen_load = load i64* %md_curlen

ST_2: tmp_s (34)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:261
.backedge:3  %tmp_s = icmp eq i64 %inlen_load, 0

ST_2: StgValue_46 (35)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge:4  br i1 %tmp_s, label %.loopexit.loopexit, label %1

ST_2: StgValue_47 (130)  [1/1] 0.66ns
.loopexit.loopexit:0  br label %.loopexit


 <State 3>: 0.64ns
ST_3: tmp_12 (37)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:262
:0  %tmp_12 = icmp eq i64 %md_curlen_load, 0


 <State 4>: 2.09ns
ST_4: tmp_23 (38)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:262
:1  %tmp_23 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (39)  [1/1] 0.80ns  loc: ed25519_ref/src/sha512.c:262
:2  %icmp = icmp ne i57 %tmp_23, 0

ST_4: or_cond (40)  [1/1] 0.05ns  loc: ed25519_ref/src/sha512.c:262
:3  %or_cond = and i1 %tmp_12, %icmp

ST_4: StgValue_52 (41)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:262
:4  br i1 %or_cond, label %2, label %._crit_edge

ST_4: tmp_13 (119)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:266
:2  %tmp_13 = add i64 %md_length_load, 1024

ST_4: StgValue_54 (122)  [1/1] 0.67ns
:5  store i64 0, i64* %md_curlen

ST_4: StgValue_55 (123)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:266
:6  store i64 %tmp_13, i64* %md_length


 <State 5>: 2.14ns
ST_5: tmp_14 (43)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:0  %tmp_14 = sub i64 128, %md_curlen_load

ST_5: tmp_15 (44)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:1  %tmp_15 = icmp ult i64 %inlen_load, %tmp_14

ST_5: n (45)  [1/1] 0.08ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:2  %n = select i1 %tmp_15, i64 %inlen_load, i64 %tmp_14

ST_5: StgValue_59 (46)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:272
._crit_edge:3  br label %3


 <State 6>: 1.41ns
ST_6: i (48)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_2, %4 ]

ST_6: tmp_24 (49)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:1  %tmp_24 = trunc i64 %i to i9

ST_6: exitcond3 (50)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:272
:2  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_2 (51)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:272
:3  %i_2 = add i64 1, %i

ST_6: StgValue_64 (52)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:4  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.68ns
ST_7: p_01_idx_load_6 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:0  %p_01_idx_load_6 = load i64* %p_01_idx

ST_7: tmp_25 (55)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:1  %tmp_25 = trunc i64 %p_01_idx_load_6 to i9

ST_7: sum2 (56)  [1/1] 1.10ns  loc: ed25519_ref/src/sha512.c:272
:2  %sum2 = add i9 %tmp_24, %tmp_25

ST_7: sum2_cast (57)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:3  %sum2_cast = zext i9 %sum2 to i64

ST_7: in_addr (58)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:4  %in_addr = getelementptr [128 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_7: in_load (59)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:5  %in_load = load i8* %in_addr, align 1

ST_7: tmp_26 (60)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:6  %tmp_26 = trunc i64 %md_curlen_load to i9


 <State 8>: 1.68ns
ST_8: in_load (59)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:5  %in_load = load i8* %in_addr, align 1

ST_8: tmp_18 (61)  [1/1] 1.10ns  loc: ed25519_ref/src/sha512.c:273
:7  %tmp_18 = add i9 %tmp_24, %tmp_26

ST_8: tmp_19_cast (62)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:8  %tmp_19_cast = zext i9 %tmp_18 to i64

ST_8: md_buf_addr (63)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:9  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19_cast

ST_8: StgValue_76 (64)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:10  store i8 %in_load, i8* %md_buf_addr, align 1

ST_8: StgValue_77 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:11  br label %3


 <State 9>: 1.41ns
ST_9: tmp_16 (68)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:277
:1  %tmp_16 = add i64 %n, %md_curlen_load


 <State 10>: 2.09ns
ST_10: p_01_idx_load_5 (67)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:278
:0  %p_01_idx_load_5 = load i64* %p_01_idx

ST_10: p_01_idx9 (69)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:278
:2  %p_01_idx9 = add i64 %n, %p_01_idx_load_5

ST_10: inlen_4 (70)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:279
:3  %inlen_4 = sub i64 %inlen_load, %n

ST_10: tmp_17 (71)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:280
:4  %tmp_17 = icmp eq i64 %tmp_16, 128

ST_10: StgValue_83 (72)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:280
:5  br i1 %tmp_17, label %.preheader5.preheader, label %.backedge.backedge.pre

ST_10: StgValue_84 (74)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:277
.backedge.backedge.pre:0  store i64 %tmp_16, i64* %md_curlen

ST_10: StgValue_85 (75)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:279
.backedge.backedge.pre:1  store i64 %inlen_4, i64* %inlen

ST_10: StgValue_86 (76)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:278
.backedge.backedge.pre:2  store i64 %p_01_idx9, i64* %p_01_idx

ST_10: StgValue_87 (77)  [1/1] 0.00ns
.backedge.backedge.pre:3  br label %.backedge.backedge

ST_10: StgValue_88 (79)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:281
.preheader5.preheader:0  br label %.preheader5


 <State 11>: 1.09ns
ST_11: temp_index (81)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_4, %6 ], [ 0, %.preheader5.preheader ]

ST_11: exitcond2 (82)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_11: empty (83)  [1/1] 0.00ns
.preheader5:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_11: temp_index_4 (84)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:3  %temp_index_4 = add i8 %temp_index, 1

ST_11: StgValue_93 (85)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_11: tmp_19 (87)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:0  %tmp_19 = zext i8 %temp_index to i64

ST_11: md_buf_addr_3 (88)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:1  %md_buf_addr_3 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19

ST_11: md_buf_load (89)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_11: StgValue_97 (94)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:284
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)


 <State 12>: 1.14ns
ST_12: md_buf_load (89)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_12: temp_buf_addr (90)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_19

ST_12: StgValue_100 (91)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_12: StgValue_101 (92)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:281
:5  br label %.preheader5


 <State 13>: 0.66ns
ST_13: StgValue_102 (94)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:284
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)

ST_13: StgValue_103 (95)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:284
:1  br label %.preheader


 <State 14>: 1.09ns
ST_14: temp_index_1 (97)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_5, %8 ], [ 0, %7 ]

ST_14: exitcond (98)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:287
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_14: empty_23 (99)  [1/1] 0.00ns
.preheader:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_14: temp_index_5 (100)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:287
.preheader:3  %temp_index_5 = add i8 %temp_index_1, 1

ST_14: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:287
.preheader:4  br i1 %exitcond, label %9, label %8

ST_14: tmp_21 (103)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:0  %tmp_21 = zext i8 %temp_index_1 to i64

ST_14: temp_buf_addr_2 (104)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:1  %temp_buf_addr_2 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_21

ST_14: temp_buf_load (105)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1

ST_14: StgValue_112 (111)  [1/1] 0.67ns
:1  store i64 0, i64* %md_curlen

ST_14: StgValue_113 (113)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:279
:3  store i64 %inlen_4, i64* %inlen

ST_14: StgValue_114 (114)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:278
:4  store i64 %p_01_idx9, i64* %p_01_idx


 <State 15>: 1.14ns
ST_15: temp_buf_load (105)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1

ST_15: md_buf_addr_4 (106)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:3  %md_buf_addr_4 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_21

ST_15: StgValue_117 (107)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:4  store i8 %temp_buf_load, i8* %md_buf_addr_4, align 1

ST_15: StgValue_118 (108)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:287
:5  br label %.preheader


 <State 16>: 2.09ns
ST_16: tmp_20 (110)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:290
:0  %tmp_20 = add i64 %md_length_load, 1024

ST_16: StgValue_120 (112)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:290
:2  store i64 %tmp_20, i64* %md_length

ST_16: StgValue_121 (115)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:292
:5  br label %.backedge.backedge

ST_16: StgValue_122 (128)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge


 <State 17>: 2.09ns
ST_17: p_01_idx_load (117)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:267
:0  %p_01_idx_load = load i64* %p_01_idx

ST_17: StgValue_124 (118)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:263
:1  call fastcc void @sha512_compress_128.1([8 x i64]* %md_state, [128 x i8]* %in_r, i64 %p_01_idx_load)

ST_17: p_01_idx8 (120)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:267
:3  %p_01_idx8 = add i64 %p_01_idx_load, 128

ST_17: StgValue_126 (125)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:267
:8  store i64 %p_01_idx8, i64* %p_01_idx


 <State 18>: 2.09ns
ST_18: StgValue_127 (118)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:263
:1  call fastcc void @sha512_compress_128.1([8 x i64]* %md_state, [128 x i8]* %in_r, i64 %p_01_idx_load)

ST_18: inlen_3 (121)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:268
:4  %inlen_3 = add i64 %inlen_load, -128

ST_18: StgValue_129 (124)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:268
:7  store i64 %inlen_3, i64* %inlen

ST_18: StgValue_130 (126)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:269
:9  br label %.backedge.backedge


 <State 19>: 0.00ns
ST_19: md_length_2 (132)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:0  %md_length_2 = phi i64 [ %md_length_read_2, %0 ], [ %md_length_load, %.loopexit.loopexit ]

ST_19: md_curlen_2 (133)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.loopexit:1  %md_curlen_2 = phi i64 [ %md_curlen_read_2, %0 ], [ %md_curlen_load, %.loopexit.loopexit ]

ST_19: mrv (134)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:2  %mrv = insertvalue { i64, i64 } undef, i64 %md_length_2, 0

ST_19: mrv_1 (135)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:3  %mrv_1 = insertvalue { i64, i64 } %mrv, i64 %md_curlen_2, 1

ST_19: StgValue_135 (136)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:4  ret { i64, i64 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	wire read on port 'md_curlen_read' [7]  (0 ns)
	'icmp' operation ('tmp', ed25519_ref/src/sha512.c:258) [18]  (0.642 ns)
	multiplexor before 'phi' operation ('md_length_2', ed25519_ref/src/sha512.c:266) with incoming values : ('md.length') ('md_length_load', ed25519_ref/src/sha512.c:266) [132]  (0.656 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'load' operation ('md_length_load', ed25519_ref/src/sha512.c:266) on local variable 'md.length' [32]  (0 ns)
	multiplexor before 'phi' operation ('md_length_2', ed25519_ref/src/sha512.c:266) with incoming values : ('md.length') ('md_length_load', ed25519_ref/src/sha512.c:266) [132]  (0.656 ns)

 <State 3>: 0.642ns
The critical path consists of the following:
	'icmp' operation ('tmp_12', ed25519_ref/src/sha512.c:262) [37]  (0.642 ns)

 <State 4>: 2.09ns
The critical path consists of the following:
	'add' operation ('tmp_13', ed25519_ref/src/sha512.c:266) [119]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:266) of variable 'tmp_13', ed25519_ref/src/sha512.c:266 on local variable 'md.length' [123]  (0.675 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'sub' operation ('tmp_14', ed25519_ref/src/sha512.c:270) [43]  (1.41 ns)
	'icmp' operation ('tmp_15', ed25519_ref/src/sha512.c:270) [44]  (0.642 ns)
	'select' operation ('n', ed25519_ref/src/sha512.c:270) [45]  (0.081 ns)

 <State 6>: 1.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sha512.c:272) [48]  (0 ns)
	'add' operation ('i', ed25519_ref/src/sha512.c:272) [51]  (1.41 ns)

 <State 7>: 1.68ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load_6', ed25519_ref/src/sha512.c:261) on local variable 'p_01_idx' [54]  (0 ns)
	'add' operation ('sum2', ed25519_ref/src/sha512.c:272) [56]  (1.1 ns)
	'getelementptr' operation ('in_addr', ed25519_ref/src/sha512.c:273) [58]  (0 ns)
	'load' operation ('in_load', ed25519_ref/src/sha512.c:273) on array 'in_r' [59]  (0.571 ns)

 <State 8>: 1.68ns
The critical path consists of the following:
	'add' operation ('tmp_18', ed25519_ref/src/sha512.c:273) [61]  (1.1 ns)
	'getelementptr' operation ('md_buf_addr', ed25519_ref/src/sha512.c:273) [63]  (0 ns)
	'store' operation (ed25519_ref/src/sha512.c:273) of variable 'in_load', ed25519_ref/src/sha512.c:273 on array 'md_buf' [64]  (0.571 ns)

 <State 9>: 1.41ns
The critical path consists of the following:
	'add' operation ('tmp_16', ed25519_ref/src/sha512.c:277) [68]  (1.41 ns)

 <State 10>: 2.09ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load_5', ed25519_ref/src/sha512.c:278) on local variable 'p_01_idx' [67]  (0 ns)
	'add' operation ('p_01_idx9', ed25519_ref/src/sha512.c:278) [69]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:278) of variable 'p_01_idx9', ed25519_ref/src/sha512.c:278 on local variable 'p_01_idx' [76]  (0.675 ns)

 <State 11>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:281) [81]  (0 ns)
	'add' operation ('temp_index', ed25519_ref/src/sha512.c:281) [84]  (1.09 ns)

 <State 12>: 1.14ns
The critical path consists of the following:
	'load' operation ('md_buf_load', ed25519_ref/src/sha512.c:282) on array 'md_buf' [89]  (0.571 ns)
	'store' operation (ed25519_ref/src/sha512.c:282) of variable 'md_buf_load', ed25519_ref/src/sha512.c:282 on array 'temp_buf', ed25519_ref/src/sha512.c:255 [91]  (0.571 ns)

 <State 13>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:287) [97]  (0.656 ns)

 <State 14>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:287) [97]  (0 ns)
	'add' operation ('temp_index', ed25519_ref/src/sha512.c:287) [100]  (1.09 ns)

 <State 15>: 1.14ns
The critical path consists of the following:
	'load' operation ('temp_buf_load', ed25519_ref/src/sha512.c:288) on array 'temp_buf', ed25519_ref/src/sha512.c:255 [105]  (0.571 ns)
	'store' operation (ed25519_ref/src/sha512.c:288) of variable 'temp_buf_load', ed25519_ref/src/sha512.c:288 on array 'md_buf' [107]  (0.571 ns)

 <State 16>: 2.09ns
The critical path consists of the following:
	'add' operation ('tmp_20', ed25519_ref/src/sha512.c:290) [110]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:290) of variable 'tmp_20', ed25519_ref/src/sha512.c:290 on local variable 'md.length' [112]  (0.675 ns)

 <State 17>: 2.09ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load', ed25519_ref/src/sha512.c:267) on local variable 'p_01_idx' [117]  (0 ns)
	'add' operation ('p_01_idx8', ed25519_ref/src/sha512.c:267) [120]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:267) of variable 'p_01_idx8', ed25519_ref/src/sha512.c:267 on local variable 'p_01_idx' [125]  (0.675 ns)

 <State 18>: 2.09ns
The critical path consists of the following:
	'add' operation ('inlen', ed25519_ref/src/sha512.c:268) [121]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:268) of variable 'inlen', ed25519_ref/src/sha512.c:268 on local variable 'inlen' [124]  (0.675 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
