<p><a href="https://www.google.ee/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAHegQIAxAB&usg=AOvVaw1HFXl-lZpRz8UYioh2Rt-8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ee/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAHegQIAxAB&usg=AOvVaw1HFXl-lZpRz8UYioh2Rt-8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ee/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAHegQIAxAB&usg=AOvVaw1HFXl-lZpRz8UYioh2Rt-8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ee/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAJegQIABAB&usg=AOvVaw2XNrYmFH7BtgmBClqa6ruo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ee/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAJegQIABAB&usg=AOvVaw2XNrYmFH7BtgmBClqa6ruo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ee/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjD67O3sfvnAhWHJTQIHYfEDgwQFjAJegQIABAB&usg=AOvVaw2XNrYmFH7BtgmBClqa6ruo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ci/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwjkmtmnlfznAhXTqp4KHTCFDS0QFjAHegQIAxAB&usg=AOvVaw306v17yVcY4p7FPJBx4RqD">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ci/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwjkmtmnlfznAhXTqp4KHTCFDS0QFjAHegQIAxAB&usg=AOvVaw306v17yVcY4p7FPJBx4RqD">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ci/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjkmtmnlfznAhXTqp4KHTCFDS0QFjAJegQIBhAB&usg=AOvVaw2XmZoctwZ87X1thzR-wxpP">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ci/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjkmtmnlfznAhXTqp4KHTCFDS0QFjAJegQIBhAB&usg=AOvVaw2XmZoctwZ87X1thzR-wxpP">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.ci/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjkmtmnlfznAhXTqp4KHTCFDS0QFjAJegQIBhAB&usg=AOvVaw2XmZoctwZ87X1thzR-wxpP">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAHegQIABAB&usg=AOvVaw3M8A-Sc_MdlJ8QkJ43113R">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAHegQIABAB&usg=AOvVaw3M8A-Sc_MdlJ8QkJ43113R">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAHegQIABAB&usg=AOvVaw3M8A-Sc_MdlJ8QkJ43113R">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAJegQIARAB&usg=AOvVaw2-7K4O0eqdBDfd6ggQABw3">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAJegQIARAB&usg=AOvVaw2-7K4O0eqdBDfd6ggQABw3">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
<p><a href="https://www.google.co.tz/url?q=https://sbisc.blogspot.com/2015/01/&sa=U&ved=2ahUKEwjJj-eQ5YHoAhUGpJ4KHVagDhsQFjAJegQIARAB&usg=AOvVaw2-7K4O0eqdBDfd6ggQABw3">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman zad tootaghaj</a></p>
