<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="/home/hildeb47/proj/ECE1373_ghostSynth/vivado/embedded_design/embedded_design.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="22f6b1b8e72640a7aec71b44cf99ff3a"/>
    <Option Name="Part" Val="xc7z100ffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPCachePermission" Val="disable"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="1"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/zynq_design_1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/zynq_design_1.bd"/>
          <Attr Name="ImportTime" Val="1437069245"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/zynq_design_1_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1373984721"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_mig_7series_1_0/mig_a.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_mig_7series_1_0/mig_a.prj"/>
          <Attr Name="ImportTime" Val="1437069170"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="ScopedToCell" Val="zynq_design_1_mig_7series_1_0"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_axi_periph_0/zynq_design_1_processing_system7_1_axi_periph_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_axi_periph_0/zynq_design_1_processing_system7_1_axi_periph_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069145"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069144"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069109"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069108"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069129"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_mig_7series_1_0/zynq_design_1_mig_7series_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_mig_7series_1_0/zynq_design_1_mig_7series_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069128"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_mem_intercon_1/zynq_design_1_axi_mem_intercon_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_mem_intercon_1/zynq_design_1_axi_mem_intercon_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069109"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069108"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/zynq_design_1_xlconstant_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/zynq_design_1_xlconstant_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418574284"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0_0/zynq_design_1_proc_sys_reset_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/zynq_mini_itx_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0_0/zynq_design_1_proc_sys_reset_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437069129"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Zynq_Mini_ITX/system.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_Mini_ITX/7z100_embedded/system.xdc"/>
          <Attr Name="ImportTime" Val="1373984622"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z100ffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2013"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z100ffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2013"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
