<!DOCTYPE HTML>
<!--
	Miniport by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Miniport by HTML5 UP</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
	</head>
	<body class="is-preload">

		<!-- Nav -->
			<nav id="nav">
				<ul class="container">
					<li><a href="index.html#projects">Back Home</a></li>
				</ul>
				</ul>
			</nav>

		<!-- Work -->
			<article id="work" class="wrapper style2">
				<div class="container">
					<header>
						<h2>Hardware designs for machine learning acceleration</h2>
						<p>FADES (Fused architecture for DEnse and Sparse matrices) hardware architecture is optimized for sparse and dense matrix processing in TensorFlow Lite and compatible with embedded-heterogeneous devices that integrate CPU and FPGA resources. It offers multiple configuration options that trade-off parallelism and complexity and uses a dataflow model to create four stages that read, compute, scale and write results. All stages are designed to support TensorFlow Lite operations including asymmetric quantized activations, column-major matrix write, per-filter/per-axis bias values and current scaling specifications. </p>
					</header>
					<div class="row aln-center">
						<div class="col-4 col-6-medium col-12-small">
							<section class="box style1">
								<span class="icon featured fa-comments"></span>
								<h3>Learn about accelerating Tensorflow Lite inference engine in heterogeneous devices</h3>
								<hr>J. Nunez-Yanez,, '<a href=https://ieeexplore.ieee.org/document/9851516>Fused Architecture for Dense and Sparse Matrix Processing in TensorFlow Lite,</a>',in IEEE Micro, 2022, doi: 10.1109/MM.2022.3196705.
								<hr>Mohammad Hosseinabady,Jose Nunez-Yanez,<a href=https://ieeexplore.ieee.org/document/8695747>A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis</a>', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 6, pp. 1272-1285, June 2020, doi: 10.1109/TCAD.2019.2912923.
								<hr>Jose Nunez-Yanez, Mohammad Hosseinabady,<a href=https://www.sciencedirect.com/science/article/pii/S259000562100045X>Sparse and dense matrix multiplication hardware for heterogeneous multi-precision neural networks</a>', Array,Volume 12,2021, doi: 10.1016/j.array.2021.100101.
								<hr><a href=https://github.com/eejlny/gemm_spmm>Check out the github site</a>
							</section> 
						</div>
					</div>
					<footer>
						<p>Want to know more? Contact us ...</p>
						<a href=https://liu.se/en/employee/josnu02>Contact</a>
					</footer>
				</div>
			</article>
		

	
		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>