[{"DBLP title": "Low-Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers.", "DBLP authors": ["Mustansir Yunus Mukadam", "Oscar da Costa Gouveia-Filho", "Nicholas Kramer", "Xuan Zhang", "Alyssa B. Apsel"], "year": 2014, "MAG papers": [{"PaperId": 2059842869, "PaperTitle": "low power minimally invasive process compensation technique for sub micron cmos amplifiers", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["cornell university", "cornell university", null, "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches.", "DBLP authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Yiorgos Tsiatouhas"], "year": 2014, "MAG papers": [{"PaperId": 2065771407, "PaperTitle": "static power reduction using variation tolerant and reconfigurable multi mode power switches", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["duke university", "huawei", "duke university", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression.", "DBLP authors": ["Henry Park", "Chih-Kong Ken Yang"], "year": 2014, "MAG papers": [{"PaperId": 2071418701, "PaperTitle": "stability estimation of a 6t sram cell using a nonlinear regression", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2014, "MAG papers": [{"PaperId": 2000956074, "PaperTitle": "efficient vlsi implementation of neural networks with hyperbolic tangent activation function", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture.", "DBLP authors": ["Jen-Wei Lee", "Szu-Chi Chung", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2014, "MAG papers": [{"PaperId": 2073835664, "PaperTitle": "efficient power analysis resistant dual field elliptic curve cryptographic processor using heterogeneous dual processing element architecture", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 52, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Way Stealing: A Unified Data Cache and Architecturally Visible Storage for Instruction Set Extensions.", "DBLP authors": ["Theo Kluter", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2014, "MAG papers": [{"PaperId": 1981831755, "PaperTitle": "way stealing a unified data cache and architecturally visible storage for instruction set extensions", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california riverside", "university of bern", "delft university of technology", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications.", "DBLP authors": ["Gang He", "Dajiang Zhou", "Wei Fei", "Zhixiang Chen", "Jinjia Zhou", "Satoshi Goto"], "year": 2014, "MAG papers": [{"PaperId": 2000654147, "PaperTitle": "high performance h 264 avc intra prediction architecture for ultra high definition video applications", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["waseda university", "waseda university", "waseda university", "waseda university", "waseda university", "waseda university"]}], "source": "ES"}, {"DBLP title": "Nano Magnetic STT-Logic Partitioning for Optimum Performance.", "DBLP authors": ["Jayita Das", "Syed M. Alam", "Sanjukta Bhanja"], "year": 2014, "MAG papers": [{"PaperId": 2053583751, "PaperTitle": "nano magnetic stt logic partitioning for optimum performance", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of south florida", null, "university of south florida"]}], "source": "ES"}, {"DBLP title": "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits.", "DBLP authors": ["Farhad Alibeygi Parsan", "Waleed K. Al-Assadi", "Scott C. Smith"], "year": 2014, "MAG papers": [{"PaperId": 2039987950, "PaperTitle": "gate mapping automation for asynchronous null convention logic circuits", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of arkansas", "university of arkansas", "university of south alabama"]}], "source": "ES"}, {"DBLP title": "ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 1979673131, "PaperTitle": "zonedefense a fault tolerant routing for 2 d meshes without virtual channels", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code.", "DBLP authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"], "year": 2014, "MAG papers": [{"PaperId": 2011824410, "PaperTitle": "enhanced memory reliability against multiple cell upsets using decimal matrix code", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["harbin institute of technology", "harbin institute of technology", "harbin institute of technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2014, "MAG papers": [{"PaperId": 2037498199, "PaperTitle": "power planning aware soft error hardening via selective voltage assignment", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Extraction of VLSI Multiconductor Transmission Line Parameters by Complementarity.", "DBLP authors": ["Ruben Specogna"], "year": 2014, "MAG papers": [{"PaperId": 2022246530, "PaperTitle": "extraction of vlsi multiconductor transmission line parameters by complementarity", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Exploring High-Throughput Computing Paradigm for Global Routing.", "DBLP authors": ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2014, "MAG papers": [{"PaperId": 1985622999, "PaperTitle": "exploring high throughput computing paradigm for global routing", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture.", "DBLP authors": ["Yazhi Huang", "Liang Shi", "Jianhua Li", "Qing'an Li", "Chun Jason Xue"], "year": 2014, "MAG papers": [{"PaperId": 2049342712, "PaperTitle": "wcet aware re scheduling register allocation for real time embedded systems with clustered vliw architecture", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["city university of hong kong", "city university of hong kong", "city university of hong kong", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through.", "DBLP authors": ["Jin-Fa Lin"], "year": 2014, "MAG papers": [{"PaperId": 2031970782, "PaperTitle": "low power pulse triggered flip flop design based on a signal feed through", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["chaoyang university of technology"]}], "source": "ES"}, {"DBLP title": "Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches.", "DBLP authors": ["Alessandro Bardine", "Manuel Comparetti", "Pierfrancesco Foglia", "Cosimo Antonio Prete"], "year": 2014, "MAG papers": [{"PaperId": 2008764781, "PaperTitle": "evaluation of leakage reduction alternatives for deep submicron dynamic nonuniform cache architecture caches", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Resistive Threshold Logic.", "DBLP authors": ["Alex Pappachen James", "Linu Rose V. J. Francis", "Dinesh Sasi Kumar"], "year": 2014, "MAG papers": [{"PaperId": 2126480274, "PaperTitle": "resistive threshold logic", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["indian institutes of information technology", "indian institutes of information technology", "indian institutes of information technology"]}], "source": "ES"}, {"DBLP title": "Delay Test for Diagnosis of Power Switches.", "DBLP authors": ["S. Saqib Khursheed", "Kan Shi", "Bashir M. Al-Hashimi", "Peter R. Wilson", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 1979733337, "PaperTitle": "delay test for diagnosis of power switches", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["imperial college london", "university of southampton", "university of southampton", "university of southampton", "duke university"]}], "source": "ES"}, {"DBLP title": "Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults.", "DBLP authors": ["Yen-Lin Peng", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2014, "MAG papers": [{"PaperId": 2015275644, "PaperTitle": "application independent testing of 3 d field programmable gate array interconnect faults", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national tsing hua university", null, null, "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Multivoltage Aware Resistive Open Fault Model.", "DBLP authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"], "year": 2014, "MAG papers": [{"PaperId": 2044106865, "PaperTitle": "multivoltage aware resistive open fault model", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southampton", "petronas", "petronas", "petronas"]}], "source": "ES"}, {"DBLP title": "Radiation-Hard Field-Programmable Gate Arrays Configuration Technique Using Silicon on Sapphire.", "DBLP authors": ["Kashfia Haque", "Paul Beckett"], "year": 2014, "MAG papers": [{"PaperId": 1989317337, "PaperTitle": "radiation hard field programmable gate arrays configuration technique using silicon on sapphire", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["melbourne institute of technology", "melbourne institute of technology"]}], "source": "ES"}, {"DBLP title": "Smart Reliable Network-on-Chip.", "DBLP authors": ["Cedric Killian", "Camel Tanougast", "Fabrice Monteiro", "Abbas Dandache"], "year": 2014, "MAG papers": [{"PaperId": 1969677236, "PaperTitle": "smart reliable network on chip", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["metz", "metz", "metz", "metz"]}], "source": "ES"}, {"DBLP title": "Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2018453359, "PaperTitle": "reliability oriented placement and routing algorithm for sram based fpgas", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Statistical Framework for Designing On-Chip Thermal Sensing Infrastructure in Nanoscale Systems.", "DBLP authors": ["Yufu Zhang", "Bing Shi", "Ankur Srivastava"], "year": 2014, "MAG papers": [{"PaperId": 2086846249, "PaperTitle": "statistical framework for designing on chip thermal sensing infrastructure in nanoscale systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits.", "DBLP authors": ["Vinicius V. A. Camargo", "Ben Kaczer", "Gilson I. Wirth", "Tibor Grasser", "Guido Groeseneken"], "year": 2014, "MAG papers": [{"PaperId": 2037225622, "PaperTitle": "use of ssta tools for evaluating bti impact on combinational circuits", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, "katholieke universiteit leuven", "katholieke universiteit leuven", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Ultra-High Throughput Low-Power Packet Classification.", "DBLP authors": ["Alan Kennedy", "Xiaojun Wang"], "year": 2014, "MAG papers": [{"PaperId": 2116071667, "PaperTitle": "ultra high throughput low power packet classification", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["dublin city university", "dundalk institute of technology"]}], "source": "ES"}, {"DBLP title": "Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization.", "DBLP authors": ["Pradip Kumar Sahu", "Tapan Shah", "Kanchan Manna", "Santanu Chattopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 1966317591, "PaperTitle": "application mapping onto mesh based network on chip using discrete particle swarm optimization", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 76, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes.", "DBLP authors": ["Cedric Walravens", "Wim Dehaene"], "year": 2014, "MAG papers": [{"PaperId": 1667131148, "PaperTitle": "low power digital signal processor architecture for wireless sensor nodes", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2160138842, "PaperTitle": "low power digital signal processor architecture for wireless sensor nodes", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Equalization-Based Digital Background Calibration Technique for Pipelined ADCs.", "DBLP authors": ["Behzad Zeinali", "Tohid Moosazadeh", "Mohammad Yavari", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"], "year": 2014, "MAG papers": [{"PaperId": 2012711438, "PaperTitle": "equalization based digital background calibration technique for pipelined adcs", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["amirkabir university of technology", "amirkabir university of technology", null, "amirkabir university of technology"]}], "source": "ES"}, {"DBLP title": "Time-Based All-Digital Technique for Analog Built-in Self-Test.", "DBLP authors": ["Rajath Vasudevamurthy", "Pratap Kumar Das", "Bharadwaj Amrutur"], "year": 2014, "MAG papers": [{"PaperId": 2053966204, "PaperTitle": "time based all digital technique for analog built in self test", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["indian institute of science", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator.", "DBLP authors": ["Samaneh Babayan Mashhadi", "Reza Lotfi"], "year": 2014, "MAG papers": [{"PaperId": 1968632892, "PaperTitle": "analysis and design of a low voltage low power double tail comparator", "Year": 2014, "CitationCount": 102, "EstimatedCitation": 209, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Vector-Matrix Multiply and Winner-Take-All as an Analog Classifier.", "DBLP authors": ["Shubha Ramakrishnan", "Jennifer Hasler"], "year": 2014, "MAG papers": [{"PaperId": 2061180981, "PaperTitle": "vector matrix multiply and winner take all as an analog classifier", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay.", "DBLP authors": ["Pramod Kumar Meher", "Sang Yoon Park"], "year": 2014, "MAG papers": [{"PaperId": 2045965295, "PaperTitle": "area delay power efficient fixed point lms adaptive filter with low adaptation delay", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Split-SAR ADCs: Improved Linearity With Power and Speed Optimization.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "U. Fat Chio", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo Martins", "Franco Maloberti"], "year": 2014, "MAG papers": [{"PaperId": 1990158658, "PaperTitle": "split sar adcs improved linearity with power and speed optimization", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of macau", "university of macau", "university of macau", "university of macau", "university of macau", "university of pavia", "university of macau"]}], "source": "ES"}, {"DBLP title": "Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells.", "DBLP authors": ["Xuanyao Fong", "Yusung Kim", "Sri Harsha Choday", "Kaushik Roy"], "year": 2014, "MAG papers": [{"PaperId": 1967547265, "PaperTitle": "failure mitigation techniques for 1t 1mtj spin transfer torque mram bit cells", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 55, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors.", "DBLP authors": ["Jianwei Dai", "Menglong Guan", "Lei Wang"], "year": 2014, "MAG papers": [{"PaperId": 1964837280, "PaperTitle": "exploiting early tag access for reducing l1 data cache energy in embedded processors", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["intel", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Eliminating Synchronization Latency Using Sequenced Latching.", "DBLP authors": ["Ghaith Tarawneh", "Alex Yakovlev", "Terrence S. T. Mak"], "year": 2014, "MAG papers": [{"PaperId": 1992277774, "PaperTitle": "eliminating synchronization latency using sequenced latching", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["newcastle university", "the chinese university of hong kong", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Monolithic Low-EMI CMOS DC-DC Boost Converter for Portable Applications.", "DBLP authors": ["Wan-Rone Liou", "Mei-Ling Yeh", "Ping-Shin Chen", "Chun-Chang Tseng", "Tang-Yu Huang", "Shu-Chia Lin", "Cheng-Yu Lin", "Chih-Hsiang Sun"], "year": 2014, "MAG papers": [{"PaperId": 1970137484, "PaperTitle": "monolithic low emi cmos dc dc boost converter for portable applications", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan ocean university", "national taipei university", null, null, null, "national taipei university", "national taipei university", "national taiwan ocean university"]}], "source": "ES"}, {"DBLP title": "Comparative Study of Various Latch-Type Sense Amplifiers.", "DBLP authors": ["Taehui Na", "Seung-Han Woo", "Jisu Kim", "Hanwool Jeong", "Seong-Ook Jung"], "year": 2014, "MAG papers": [{"PaperId": 2074628056, "PaperTitle": "comparative study of various latch type sense amplifiers", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Speech Processing on a Reconfigurable Analog Platform.", "DBLP authors": ["Shubha Ramakrishnan", "Arindam Basu", "Leung Kin Chiu", "Jennifer Hasler", "David V. Anderson", "Stephen Brink"], "year": 2014, "MAG papers": [{"PaperId": 2124244654, "PaperTitle": "speech processing on a reconfigurable analog platform", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "2.4-GHz High-Efficiency Adaptive Power.", "DBLP authors": ["Cheng-Jyun Li", "Tai-Cheng Lee"], "year": 2014, "MAG papers": [{"PaperId": 2042130201, "PaperTitle": "2 4 ghz high efficiency adaptive power", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems.", "DBLP authors": ["Ahmad Atghiaee", "Nasser Masoumi", "Payman Zarkesh-Ha", "Milad Mehri"], "year": 2014, "MAG papers": [{"PaperId": 2048092590, "PaperTitle": "predictive application of pidf and ppc for interconnects crosstalk tsv and ler issues in udsm ics and nano systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tehran", "university of tehran", "university of new mexico", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing.", "DBLP authors": ["Cosmin Popa"], "year": 2014, "MAG papers": [{"PaperId": 1999533217, "PaperTitle": "improved accuracy current mode multiplier circuits with applications in analog signal processing", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["politehnica university of bucharest"]}], "source": "ES"}, {"DBLP title": "Computation on Stochastic Bit Streams Digital Image Processing Case Studies.", "DBLP authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "year": 2014, "MAG papers": [{"PaperId": 2010588734, "PaperTitle": "computation on stochastic bit streams digital image processing case studies", "Year": 2014, "CitationCount": 67, "EstimatedCitation": 104, "Affiliations": ["university of minnesota", "shanghai jiao tong university", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "High-Throughput Multistandard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic.", "DBLP authors": ["Yuan-Ho Chen", "Jyun-Neng Chen", "Tsin-Yuan Chang", "Chih-Wen Lu"], "year": 2014, "MAG papers": [{"PaperId": 2114165826, "PaperTitle": "high throughput multistandard transform core supporting mpeg h 264 vc 1 using common sharing distributed arithmetic", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network.", "DBLP authors": ["Min-Sheng Kao", "Fanta Chen", "Yu-Hao Hsu", "Jen-Ming Wu"], "year": 2014, "MAG papers": [{"PaperId": 1973212497, "PaperTitle": "20 gb s cmos ea mz modulator driver with intrinsic parasitic feedback network", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions.", "DBLP authors": ["Chin-Yao Chang", "Kuen-Jong Lee"], "year": 2014, "MAG papers": [{"PaperId": 1988975553, "PaperTitle": "on deadlock problem of on chip buses supporting out of order transactions", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Accurate and Efficient On-Chip Spectral Analysis for Built-In Testing and Calibration Approaches.", "DBLP authors": ["Hari Chauhan", "Yongsuk Choi", "Marvin Onabajo", "In-Seok Jung", "Yong-Bin Kim"], "year": 2014, "MAG papers": [{"PaperId": 1985594279, "PaperTitle": "accurate and efficient on chip spectral analysis for built in testing and calibration approaches", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Fault-Duration And-Location Aware CED Technique With Runtime Adaptability.", "DBLP authors": ["Yu Liu", "Kaijie Wu"], "year": 2014, "MAG papers": [{"PaperId": 1972994536, "PaperTitle": "fault duration and location aware ced technique with runtime adaptability", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of illinois at chicago", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2014, "MAG papers": [{"PaperId": 2074295325, "PaperTitle": "design for testability support for launch and capture power reduction in launch off shift and launch off capture testing", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["new york university abu dhabi", "new york university"]}], "source": "ES"}, {"DBLP title": "Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices.", "DBLP authors": ["Server Kasap", "Soydan Redif"], "year": 2014, "MAG papers": [{"PaperId": 2032562132, "PaperTitle": "novel field programmable gate array architecture for computing the eigenvalue decomposition of para hermitian polynomial matrices", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition Video.", "DBLP authors": ["Mariangela Genovese", "Ettore Napoli"], "year": 2014, "MAG papers": [{"PaperId": 2104298702, "PaperTitle": "asic and fpga implementation of the gaussian mixture model algorithm for real time segmentation of high definition video", "Year": 2014, "CitationCount": 50, "EstimatedCitation": 74, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs.", "DBLP authors": ["Ajay N. Bhoj", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2070862897, "PaperTitle": "parasitics aware design of symmetric and asymmetric gate workfunction finfet srams", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Large-Scale Memristive Associative Memories.", "DBLP authors": ["Eero Lehtonen", "Jussi H. Poikonen", "Mika Laiho", "Pentti Kanerva"], "year": 2014, "MAG papers": [{"PaperId": 1997538750, "PaperTitle": "large scale memristive associative memories", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["aalto university", "university of california berkeley", "university of turku", "university of turku"]}], "source": "ES"}, {"DBLP title": "28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique.", "DBLP authors": ["Yukiko Umemoto", "Koji Nii", "Jiro Ishikawa", "Makoto Yabuuchi", "Kazuyoshi Okamoto", "Yasumasa Tsukamoto", "Shinji Tanaka", "Koji Tanaka", "Tetsuya Matsumura", "Kazutaka Mori", "Kazumasa Yanagisawa"], "year": 2014, "MAG papers": [{"PaperId": 2070538604, "PaperTitle": "28 nm 50 power reducing contacted mask read only memory macro with 0 72 ns read access time using 2t pair bitcell and dynamic column source bias control technique", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, "mitsubishi", null, null, null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS.", "DBLP authors": ["Jong-Kwan Woo", "Hyunjoong Lee", "Hwi-Cheol Kim", "Deog-Kyoon Jeong", "Suhwan Kim"], "year": 2014, "MAG papers": [{"PaperId": 2157029929, "PaperTitle": "1 2 v 10 bit 75 ms s pipelined adc with phase dependent gain transition cds", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "seoul national university", null, "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Segmented Architecture for Successive Approximation Analog-to-Digital Converters.", "DBLP authors": ["Mehdi Saberi", "Reza Lotfi"], "year": 2014, "MAG papers": [{"PaperId": 2168543911, "PaperTitle": "segmented architecture for successive approximation analog to digital converters", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning.", "DBLP authors": ["Xiang Hu", "Peng Du", "Shih-Hung Weng", "Chung-Kuan Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2083183587, "PaperTitle": "worst case noise prediction with nonzero current transition times for power grid planning", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "broadcom", "university of california san diego", "google"]}], "source": "ES"}, {"DBLP title": "Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang", "Pei-Ying Chao"], "year": 2014, "MAG papers": [{"PaperId": 2078267331, "PaperTitle": "parameterized all digital pll architecture and its compiler to support easy process migration", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Mapping Loop Structures Onto Parametrized Hardware Pipelines.", "DBLP authors": ["Adrien Le Masle", "Wayne Luk"], "year": 2014, "MAG papers": [{"PaperId": 2009148949, "PaperTitle": "mapping loop structures onto parametrized hardware pipelines", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains.", "DBLP authors": ["Jean-Michel Chabloz", "Ahmed Hemani"], "year": 2014, "MAG papers": [{"PaperId": 2163953032, "PaperTitle": "low latency maximal throughput communication interfaces for rationally related clock domains", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Integrated Algorithm for 3-D IC Through-Silicon Via Assignment.", "DBLP authors": ["Xiaodong Liu", "Gary K. Yeap", "Jun Tao", "Xuan Zeng"], "year": 2014, "MAG papers": [{"PaperId": 1971507799, "PaperTitle": "integrated algorithm for 3 d ic through silicon via assignment", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["fudan university", "fudan university", "fudan university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits.", "DBLP authors": ["Chun-Yi Kuo", "Chi-Jih Shih", "Yi-Chang Lu", "James Chien-Mo Li", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 2016089829, "PaperTitle": "testing of tsv induced small delay faults for 3 d integrated circuits", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national taiwan university", "national taiwan university", "duke university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip.", "DBLP authors": ["Nima Jafarzadeh", "Maurizio Palesi", "Ahmad Khademzadeh", "Ali Afzali-Kusha"], "year": 2014, "MAG papers": [{"PaperId": 2071147846, "PaperTitle": "data encoding techniques for reducing energy consumption in network on chip", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of tehran", null, "kore university of enna", "islamic azad university"]}], "source": "ES"}, {"DBLP title": "Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage.", "DBLP authors": ["Shunji Nakata", "Hiroki Hanazono", "Hiroshi Makino", "Hiroki Morimura", "Masayuki Miyama", "Yoshio Matsuda"], "year": 2014, "MAG papers": [{"PaperId": 2024716026, "PaperTitle": "increase in read noise margin of single bit line sram using adiabatic change of word line voltage", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, "kanazawa university", null, "kanazawa university", "osaka institute of technology", "kanazawa university"]}], "source": "ES"}, {"DBLP title": "Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs.", "DBLP authors": ["Palkesh Jain", "Frank Cano", "Bapana Pudi", "N. V. Arvind"], "year": 2014, "MAG papers": [{"PaperId": 2117778642, "PaperTitle": "asymmetric aging introduction and solution for power managed mixed signal socs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas instruments", "texas instruments", null, "texas instruments"]}], "source": "ES"}, {"DBLP title": "Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization.", "DBLP authors": ["Subhadip Kundu", "Aniket Jha", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2014, "MAG papers": [{"PaperId": 2020755701, "PaperTitle": "framework for multiple fault diagnosis based on multiple fault simulation using particle swarm optimization", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "synopsys"]}], "source": "ES"}, {"DBLP title": "Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces.", "DBLP authors": ["Hyun-Woo Lee", "Chulwoo Kim"], "year": 2014, "MAG papers": [{"PaperId": 2008288558, "PaperTitle": "survey and analysis of delay locked loops used in dram interfaces", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture.", "DBLP authors": ["Kon-Woo Kwon", "Sri Harsha Choday", "Yusung Kim", "Kaushik Roy"], "year": 2014, "MAG papers": [{"PaperId": 2067005125, "PaperTitle": "aware asymmetric write architecture with redundant blocks a high write speed stt mram cache architecture", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Pulsed-Latch Utilization for Clock-Tree Power Optimization.", "DBLP authors": ["Hong-Ting Lin", "Yi-Lin Chuang", "Zong-Han Yang", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 2009087921, "PaperTitle": "pulsed latch utilization for clock tree power optimization", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university", "tsmc"]}], "source": "ES"}, {"DBLP title": "Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2014, "MAG papers": [{"PaperId": 2029997441, "PaperTitle": "examining timing path robustness under wide bandwidth power supply noise through multi functional cycle delay test", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "broadcom"]}], "source": "ES"}, {"DBLP title": "Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors.", "DBLP authors": ["Abhishek A. Sinkar", "Hamid Reza Ghasemi", "Michael J. Schulte", "Ulya R. Karpuzcu", "Nam Sung Kim"], "year": 2014, "MAG papers": [{"PaperId": 2065479216, "PaperTitle": "low cost per core voltage domain support for power constrained high performance processors", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of minnesota", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "32 Bit \u00d732 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler.", "DBLP authors": ["Xiaoxiao Zhang", "Farid Boussa\u00efd", "Amine Bermak"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2014, "MAG papers": [{"PaperId": 1982784844, "PaperTitle": "design flow for flip flop grouping in data driven clock gating", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["technion israel institute of technology", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2114433681, "PaperTitle": "restoration based procedures with set covering heuristics for static test compaction of functional test sequences", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2129495861, "PaperTitle": "test compaction by sharing of transparent scan sequences among logic blocks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress.", "DBLP authors": ["Hyoyoung Shin", "Youngkyu Park", "Gihwa Lee", "Jungsik Park", "Sungho Kang"], "year": 2014, "MAG papers": [{"PaperId": 2114773166, "PaperTitle": "interleaving test algorithm for subthreshold leakage current defects in dram considering the equal bit line stress", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["yonsei university", "sk hynix", "yonsei university", "sk hynix", "yonsei university"]}], "source": "ES"}, {"DBLP title": "On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors.", "DBLP authors": ["Davide Sabena", "Matteo Sonza Reorda", "Luca Sterpone"], "year": 2014, "MAG papers": [{"PaperId": 2130789838, "PaperTitle": "on the automatic generation of optimized software based self test programs for vliw processors", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Diagnose Failures Caused by Multiple Locations at a Time.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li", "Wu-Tung Cheng", "Yu Huang", "Huaxing Tang"], "year": 2014, "MAG papers": [{"PaperId": 1974422688, "PaperTitle": "diagnose failures caused by multiple locations at a time", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "mentor graphics", null, "mentor graphics", "chinese academy of sciences", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template.", "DBLP authors": ["Pankaj Golani", "Peter A. Beerel"], "year": 2014, "MAG papers": [{"PaperId": 2007407780, "PaperTitle": "area efficient asynchronous multilevel single track pipeline template", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Incremental Trace-Buffer Insertion for FPGA Debug.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2014, "MAG papers": [{"PaperId": 2073321629, "PaperTitle": "incremental trace buffer insertion for fpga debug", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2014, "MAG papers": [{"PaperId": 2086709250, "PaperTitle": "fpga rpi a novel fpga architecture with rram based programmable interconnects", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 59, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Temperature Sensing RRAM Architecture for 3-D ICs.", "DBLP authors": ["Cory E. Merkel", "Dhireesha Kudithipudi"], "year": 2014, "MAG papers": [{"PaperId": 2170551143, "PaperTitle": "temperature sensing rram architecture for 3 d ics", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["rochester institute of technology", "rochester institute of technology"]}], "source": "ES"}, {"DBLP title": "1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS.", "DBLP authors": ["Syed Ahmed Aamir", "Pavel Angelov", "J. Jacob Wikner"], "year": 2014, "MAG papers": [{"PaperId": 2006912674, "PaperTitle": "1 2 v analog interface for a 300 msps hd video digitizer in core 65 nm cmos", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["bielefeld university", null, "linkoping university"]}], "source": "ES"}, {"DBLP title": "Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "year": 2014, "MAG papers": [{"PaperId": 2093622398, "PaperTitle": "friendly fast poisson solver preconditioning technique for power grid analysis", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding.", "DBLP authors": ["Guoyu Wang", "Hongsheng Zhang", "Mingying Lu", "Chao Zhang", "Tao Jiang", "Guangyu Guo"], "year": 2014, "MAG papers": [{"PaperId": 2091412234, "PaperTitle": "low cost low power asic solution for both dab and dab audio decoding", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["chongqing university", "chongqing university", "chongqing university", "chongqing university", "chongqing university", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Single-Bit Pseudoparallel Processing Low-Oversampling Delta-Sigma Modulator Suitable for SDR Wireless Transmitters.", "DBLP authors": ["Safar Hatami", "Mohamed Helaoui", "Fadhel M. Ghannouchi", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2130722233, "PaperTitle": "single bit pseudoparallel processing low oversampling delta sigma modulator suitable for sdr wireless transmitters", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of calgary", "university of southern california", "university of calgary", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study.", "DBLP authors": ["Oghenekarho Okobiah", "Saraju P. Mohanty", "Elias Kougianos"], "year": 2014, "MAG papers": [{"PaperId": 2117261126, "PaperTitle": "fast design optimization through simple kriging metamodeling a sense amplifier case study", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of north texas", "university of north texas", "university of north texas"]}], "source": "ES"}, {"DBLP title": "Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects.", "DBLP authors": ["Shih-Hung Weng", "Yulei Zhang", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2127067143, "PaperTitle": "energy efficiency optimization through codesign of the transmitter and receiver in high speed on chip interconnects", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate.", "DBLP authors": ["Jes\u00fas Aguado Ruiz", "Antonio J. L\u00f3pez-Mart\u00edn", "Javier L\u00f3pez-Lemus", "Jaime Ram\u00edrez-Angulo"], "year": 2014, "MAG papers": [{"PaperId": 2143032053, "PaperTitle": "power efficient class ab op amps with high and symmetrical slew rate", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of navarra", "new mexico state university", "university of navarra", "new mexico state university"]}], "source": "ES"}, {"DBLP title": "Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison.", "DBLP authors": ["Jean DaRolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "MAG papers": [{"PaperId": 1987339131, "PaperTitle": "thwarting scan based attacks on secure ics with on chip comparison", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator.", "DBLP authors": ["Kaiming Nie", "Suying Yao", "Jiangtao Xu", "Jing Gao"], "year": 2014, "MAG papers": [{"PaperId": 2069370524, "PaperTitle": "thirty two stage cmos tdi image sensor with on chip analog accumulator", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["tianjin university", "tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention.", "DBLP authors": ["Yuhao Wang", "Hao Yu", "Wei Zhang"], "year": 2014, "MAG papers": [{"PaperId": 1967645702, "PaperTitle": "nonvolatile cbram crossbar based 3 d integrated hybrid memory for data retention", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline.", "DBLP authors": ["Mahmood Khayatzadeh", "Yong Lian"], "year": 2014, "MAG papers": [{"PaperId": 2075848529, "PaperTitle": "average 8t differential sensing subthreshold sram with bit interleaving and 1k bits per bitline", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time.", "DBLP authors": ["Yansheng Wang", "Leibo Liu", "Shouyi Yin", "Min Zhu", "Peng Cao", "Jun Yang", "Shaojun Wei"], "year": 2014, "MAG papers": [{"PaperId": 2082609830, "PaperTitle": "on chip memory hierarchy in one coarse grained reconfigurable architecture to compress memory space and to reduce reconfiguration time and data reference time", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "southeast university", "southeast university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over GF(2m).", "DBLP authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Chiou-Yng Lee", "Siavash Bayat Sarmadi"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory.", "DBLP authors": ["Jonghong Kim", "Wonyong Sung"], "year": 2014, "MAG papers": [{"PaperId": 2048185145, "PaperTitle": "rate 0 96 ldpc decoding vlsi for soft decision error correction of nand flash memory", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs.", "DBLP authors": ["Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2007280892, "PaperTitle": "design of on chip lightweight sensors for effective detection of recycled ics", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits.", "DBLP authors": ["Shuo Wang", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2127421953, "PaperTitle": "light weight on chip structure for measuring timing uncertainty induced by noise in integrated circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Logical Effort for CMOS-Based Dual Mode Logic Gates.", "DBLP authors": ["Itamar Levi", "Alexander Belenky", "Alexander Fish"], "year": 2014, "MAG papers": [{"PaperId": 2167065655, "PaperTitle": "logical effort for cmos based dual mode logic gates", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["bar ilan university", "ben gurion university of the negev", "ben gurion university of the negev"]}], "source": "ES"}, {"DBLP title": "Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method.", "DBLP authors": ["Yuan Li", "Paul Chow", "Jiang Jiang", "Minxuan Zhang", "Shaojun Wei"], "year": 2014, "MAG papers": [{"PaperId": 2154745816, "PaperTitle": "software hardware parallel long period random number generation framework based on the well method", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of defense technology", "tsinghua university", "national university of defense technology", "university of toronto", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority.", "DBLP authors": ["Min-Woo Lee", "Ji-Hwan Yoon", "Jongsun Park"], "year": 2014, "MAG papers": [{"PaperId": 2009436692, "PaperTitle": "reconfigurable cordic based low power dct architecture based on data priority", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Practical Routability-Driven Design Flow for Multilayer Power Networks Using Aluminum-Pad Layer.", "DBLP authors": ["Wen-Hsiang Chang", "Mango Chia-Tso Chao", "Shi-Hao Chen"], "year": 2014, "MAG papers": [{"PaperId": 2053008534, "PaperTitle": "practical routability driven design flow for multilayer power networks using aluminum pad layer", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["global unichip corporation", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors.", "DBLP authors": ["Xiaowen Wu", "Yaoyao Ye", "Jiang Xu", "Wei Zhang", "Weichen Liu", "Mahdi Nikdast", "Xuan Wang"], "year": 2014, "MAG papers": [{"PaperId": 1994968689, "PaperTitle": "union a unified inter intrachip optical network for chip multiprocessors", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "nanyang technological university", "university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Sung-En Shen"], "year": 2014, "MAG papers": [{"PaperId": 2144441564, "PaperTitle": "high resolution all digital duty cycle corrector in 65 nm cmos technology", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["fu jen catholic university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Variation-Aware Variable Latency Design.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 1965738274, "PaperTitle": "variation aware variable latency design", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of minnesota", "broadcom"]}], "source": "ES"}, {"DBLP title": "1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application.", "DBLP authors": ["Takashi Kawamoto", "Masato Suzuki", "Takayuki Noto"], "year": 2014, "MAG papers": [{"PaperId": 2071221592, "PaperTitle": "1 9 ps jitter 10 0 dbm emi reduction spread spectrum clock generator with autocalibration vco technique for serial ata application", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, "hitachi"]}], "source": "ES"}, {"DBLP title": "A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals.", "DBLP authors": ["Behzad Dehlaghi", "Sebastian Magierowski", "Leonid Belostotski"], "year": 2014, "MAG papers": [{"PaperId": 1995429929, "PaperTitle": "a 12 5 gb s on chip oscilloscope to measure eye diagrams and jitter histograms of high speed signals", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of calgary", "university of calgary", "university of calgary"]}], "source": "ES"}, {"DBLP title": "Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization.", "DBLP authors": ["Tseng-Chin Luo", "Mango Chia-Tso Chao", "Huan-Chi Tseng", "Masaharu Goto", "Philip A. Fisher", "Yuan-Yao Chang", "Chi-Min Chang", "Takayuki Takao", "Katsuhito Iwasaki", "Cheng Mao Lee"], "year": 2014, "MAG papers": [{"PaperId": 1997407109, "PaperTitle": "fast transistor threshold voltage measurement method for high speed high accuracy advanced process characterization", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "agilent technologies", "national chiao tung university", "agilent technologies", "agilent technologies", null, null, "agilent technologies", null, null]}], "source": "ES"}, {"DBLP title": "FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2073368686, "PaperTitle": "fincanon a pvt aware integrated delay and power modeling framework for finfet based caches and on chip networks", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "1-V 365-\u00b5W 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS.", "DBLP authors": ["Tien-Yu Lo", "Chi-Hsiang Lo"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning.", "DBLP authors": ["Minoo Mirsaeedi", "Andres J. Torres", "Mohab H. Anis"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Area-Delay Efficient Binary Adders in QCA.", "DBLP authors": ["Stefania Perri", "Pasquale Corsonello", "Giuseppe Cocorullo"], "year": 2014, "MAG papers": [{"PaperId": 2336368438, "PaperTitle": "area delay efficient binary adders in qca", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2170700352, "PaperTitle": "area delay efficient binary adders in qca", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of calabria", "university of calabria", "university of calabria"]}], "source": "ES"}, {"DBLP title": "Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM.", "DBLP authors": ["Kejie Huang", "Ning Ning", "Yong Lian"], "year": 2014, "MAG papers": [{"PaperId": 2054420235, "PaperTitle": "optimization scheme to minimize reference resistance distribution of spin transfer torque mram", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["agency for science technology and research", "agency for science technology and research", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "High-Throughput and Low-Complexity BCH Decoding Architecture for Solid-State Drives.", "DBLP authors": ["Youngjoo Lee", "Hoyoung Yoo", "Injae Yoo", "In-Cheol Park"], "year": 2014, "MAG papers": [{"PaperId": 2044293244, "PaperTitle": "high throughput and low complexity bch decoding architecture for solid state drives", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Built-In Binary Code Inversion Technique for On-Chip Flash Memory Sense Amplifier With Reduced Read Current Consumption.", "DBLP authors": ["Daejin Park", "Tag Gon Kim"], "year": 2014, "MAG papers": [{"PaperId": 2035055087, "PaperTitle": "built in binary code inversion technique for on chip flash memory sense amplifier with reduced read current consumption", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight.", "DBLP authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2014, "MAG papers": [{"PaperId": 2069982657, "PaperTitle": "dark silicon aware multicore systems employing design automation with architectural insight", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology.", "DBLP authors": ["Junwhan Ahn", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 2119631768, "PaperTitle": "lasic loop aware sleepy instruction caches based on stt ram technology", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers.", "DBLP authors": ["Sumit Jagdish Darak", "Smitha Kavallur Pisharath Gopi", "Achutavarrier Prasad Vinod", "Edmund Ming-Kit Lai"], "year": 2014, "MAG papers": [{"PaperId": 2080525217, "PaperTitle": "low complexity reconfigurable fast filter bank for multi standard wireless receivers", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "massey university"]}], "source": "ES"}, {"DBLP title": "New 2-D Eye-Opening Monitor for Gb/s Serial Links.", "DBLP authors": ["Alaa R. Al-Taee", "Fei Yuan", "Andy Gean Ye", "Saman Sadr"], "year": 2014, "MAG papers": [{"PaperId": 1969676445, "PaperTitle": "new 2 d eye opening monitor for gb s serial links", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ryerson university", "semtech", "ryerson university", "ryerson university"]}], "source": "ES"}, {"DBLP title": "0.6-2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique.", "DBLP authors": ["Jinho Han", "Hyosup Won", "Hyeon-Min Bae"], "year": 2014, "MAG papers": [{"PaperId": 1974528047, "PaperTitle": "0 6 2 7 gb s referenceless parallel cdr with a stochastic dispersion tolerant frequency acquisition technique", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit.", "DBLP authors": ["Byoung-Joo Yoo", "Woo-Rham Bae", "Jiho Han", "Jaeha Kim", "Deog-Kyoon Jeong"], "year": 2014, "MAG papers": [{"PaperId": 2022538796, "PaperTitle": "linearization technique for binary phase detectors in a collaborative timing recovery circuit", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "14 GSps Four-Bit Noninterleaved Data Converter Pair in 90 nm CMOS With Built-In Eye Diagram Testability.", "DBLP authors": ["Hao-Chiao Hong", "Yung-Shun Chen", "Wei-Chieh Fang"], "year": 2014, "MAG papers": [{"PaperId": 2036753474, "PaperTitle": "14 gsps four bit noninterleaved data converter pair in 90 nm cmos with built in eye diagram testability", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Elena Perez Ramo", "Javier Resano", "Daniel Mozos", "Francky Catthoor"], "year": 2014, "MAG papers": [{"PaperId": 2064137575, "PaperTitle": "configuration mapping algorithms to reduce energy and time reconfiguration overheads in reconfigurable systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["complutense university of madrid", "university of zaragoza", "complutense university of madrid", "katholieke universiteit leuven", "telefonica"]}], "source": "ES"}, {"DBLP title": "One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM.", "DBLP authors": ["Hanwool Jeong", "Younghwi Yang", "Junha Lee", "Jisu Kim", "Seong-Ook Jung"], "year": 2014, "MAG papers": [{"PaperId": 2061251299, "PaperTitle": "one sided static noise margin and gaussian tail fitting method for sram", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance.", "DBLP authors": ["Guiqiang Dong", "Yangyang Pan", "Tong Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2019365293, "PaperTitle": "using lifetime aware progressive programming to improve slc nand flash memory write endurance", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "STT-RAM Cache Hierarchy With Multiretention MTJ Designs.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li", "Weng-Fai Wong", "Xiaochun Zhu"], "year": 2014, "MAG papers": [{"PaperId": 1985841039, "PaperTitle": "stt ram cache hierarchy with multiretention mtj designs", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "national university of singapore", "university of pittsburgh", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Mango Chia-Tso Chao", "Chih-Chieh Hsu"], "year": 2014, "MAG papers": [{"PaperId": 1987849856, "PaperTitle": "novel circuit level model for gate oxide short and its testing method in srams", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chiao tung university", "national chiao tung university", "national yunlin university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design of a Low-Voltage Low-Dropout Regulator.", "DBLP authors": ["Chung-Hsun Huang", "Ying-Ting Ma", "Wei-Chen Liao"], "year": 2014, "MAG papers": [{"PaperId": 2144744828, "PaperTitle": "design of a low voltage low dropout regulator", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks.", "DBLP authors": ["Anandaroop Ghosh", "Somnath Paul", "Jongsun Park", "Swarup Bhunia"], "year": 2014, "MAG papers": [{"PaperId": 2059314331, "PaperTitle": "improving energy efficiency in fpga through judicious mapping of computation to embedded memory blocks", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["case western reserve university", "intel", "case western reserve university", "korea university"]}], "source": "ES"}, {"DBLP title": "Reducing Energy at the Minimum Energy Operating Point Via Statistical Error Compensation.", "DBLP authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"], "year": 2014, "MAG papers": [{"PaperId": 2083514276, "PaperTitle": "reducing energy at the minimum energy operating point via statistical error compensation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of illinois at urbana champaign", "intel"]}], "source": "ES"}, {"DBLP title": "Simplifying Clock Gating Logic by Matching Factored Forms.", "DBLP authors": ["Inhak Han", "Youngsoo Shin"], "year": 2014, "MAG papers": [{"PaperId": 2064465644, "PaperTitle": "simplifying clock gating logic by matching factored forms", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "FTQLS: Fault-Tolerant Quantum Logic Synthesis.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2062468089, "PaperTitle": "ftqls fault tolerant quantum logic synthesis", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures.", "DBLP authors": ["Zhen Zhang", "Dimitri Refauvelet", "Alain Greiner", "Mounir Benabdenbi", "Fran\u00e7ois P\u00eacheux"], "year": 2014, "MAG papers": [{"PaperId": 2099541169, "PaperTitle": "on the field test and configuration infrastructure for 2 d mesh nocs in shared memory many core architectures", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["french institute for research in computer science and automation", null, "pierre and marie curie university", "pierre and marie curie university", "pierre and marie curie university"]}], "source": "ES"}, {"DBLP title": "Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks.", "DBLP authors": ["Zhibin Xiao", "Bevan M. Baas"], "year": 2014, "MAG papers": [{"PaperId": 2077015174, "PaperTitle": "processor tile shapes and interconnect topologies for dense on chip networks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california davis", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Achieving High-Performance On-Chip Networks With Shared-Buffer Routers.", "DBLP authors": ["Anh Thien Tran", "Bevan M. Baas"], "year": 2014, "MAG papers": [{"PaperId": 2145786033, "PaperTitle": "achieving high performance on chip networks with shared buffer routers", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Fast Thermal Aware Placement With Accurate Thermal Analysis Based on Green Function.", "DBLP authors": ["Shih-Ying Sean Liu", "Ren-Guo Luo", "Suradeth Aroonsantidecha", "Ching-Yu Chin", "Hung-Ming Chen"], "year": 2014, "MAG papers": [{"PaperId": 2026734753, "PaperTitle": "fast thermal aware placement with accurate thermal analysis based on green function", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university", null, "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling.", "DBLP authors": ["Shan Cao", "Zhaolin Li", "Fang Wang", "Shaojun Wei"], "year": 2014, "MAG papers": [{"PaperId": 1999278993, "PaperTitle": "compiler assisted leakage and temperature aware instruction level vliw scheduling", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs.", "DBLP authors": ["Mauro Olivieri", "Antonio Mastrandrea"], "year": 2014, "MAG papers": [{"PaperId": 2080586212, "PaperTitle": "logic drivers a propagation delay modeling paradigm for statistical simulation of standard cell designs", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["sapienza university of rome", "sapienza university of rome"]}], "source": "ES"}, {"DBLP title": "CMOS Charge Pump With No Reversion Loss and Enhanced Drivability.", "DBLP authors": ["Joung-Yeal Kim", "Su-Jin Park", "Kee-Won Kwon", "Bai-Sun Kong", "Joo-Sun Choi", "Young-Hyun Jun"], "year": 2014, "MAG papers": [{"PaperId": 2160059834, "PaperTitle": "cmos charge pump with no reversion loss and enhanced drivability", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["sungkyunkwan university", "samsung", "samsung", "sungkyunkwan university", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Layout-Based Refined NPSF Model for DRAM Characterization and Testing.", "DBLP authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas", "Said Hamdioui"], "year": 2014, "MAG papers": [{"PaperId": 2074919416, "PaperTitle": "layout based refined npsf model for dram characterization and testing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of ioannina", "university of ioannina", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Lifetime Enhancement Techniques for PCM-Based Image Buffer in Multimedia Applications.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2139716052, "PaperTitle": "lifetime enhancement techniques for pcm based image buffer in multimedia applications", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm.", "DBLP authors": ["Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2014, "MAG papers": [{"PaperId": 1983835601, "PaperTitle": "nonbinary ldpc decoder based on simplified enhanced generalized bit flipping algorithm", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory.", "DBLP authors": ["Yoshiro Riho", "Kazuo Nakazato"], "year": 2014, "MAG papers": [{"PaperId": 1992543720, "PaperTitle": "partial access mode new method for reducing power consumption of dynamic random access memory", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["nagoya university", "nagoya university"]}], "source": "ES"}, {"DBLP title": "Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID.", "DBLP authors": ["Ching-Che Chung", "Hao-Hsiang Hsu"], "year": 2014, "MAG papers": [{"PaperId": 2056416836, "PaperTitle": "partial parity cache and data cache management method to improve the performance of an ssd based raid", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Energy Efficient Programmable MIMO Decoder Accelerator Chip in 65-nm CMOS.", "DBLP authors": ["Mohamed I. A. Mohamed", "Karim Mohammed", "Babak Daneshrad"], "year": 2014, "MAG papers": [{"PaperId": 1977342652, "PaperTitle": "energy efficient programmable mimo decoder accelerator chip in 65 nm cmos", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california los angeles", "cairo university", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors.", "DBLP authors": ["Yiqun Wang", "Yongpan Liu", "Shuangchen Li", "Xiao Sheng", "Daming Zhang", "Mei-Fang Chiang", "Baiko Sai", "Xiaobo Sharon Hu", "Huazhong Yang"], "year": 2014, "MAG papers": [{"PaperId": 2113825280, "PaperTitle": "pacc a parallel compare and compress codec for area reduction in nonvolatile processors", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "rohm", "rohm", "tsinghua university", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Efficient Register Renaming and Recovery for High-Performance Processors.", "DBLP authors": ["Salvador Petit", "Rafael Ubal", "Julio Sahuquillo", "Pedro L\u00f3pez"], "year": 2014, "MAG papers": [{"PaperId": 2117707175, "PaperTitle": "efficient register renaming and recovery for high performance processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia", "northeastern university", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding.", "DBLP authors": ["Chao-Tsung Huang", "Mehul Tikekar", "Anantha P. Chandrakasan"], "year": 2014, "MAG papers": [{"PaperId": 2117057378, "PaperTitle": "memory hierarchical and mode adaptive hevc intra prediction architecture for quad full hd video decoding", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["massachusetts institute of technology", "national tsing hua university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation.", "DBLP authors": ["Chao-Lieh Chen", "Chien-Hao Lai"], "year": 2014, "MAG papers": [{"PaperId": 2011442617, "PaperTitle": "iterative linear interpolation based on fuzzy gradient model for low cost vlsi implementation", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national kaohsiung first university of science and technology", "national kaohsiung first university of science and technology"]}], "source": "ES"}, {"DBLP title": "ADC-Based Backplane Receiver Design-Space Exploration.", "DBLP authors": ["Hayun Chung", "Gu-Yeon Wei"], "year": 2014, "MAG papers": [{"PaperId": 1978801846, "PaperTitle": "adc based backplane receiver design space exploration", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["harvard university", "kaist"]}], "source": "ES"}, {"DBLP title": "High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture.", "DBLP authors": ["Kyoung-Rok Cho", "Sang-Jin Lee", "Omid Kavehei", "Kamran Eshraghian"], "year": 2014, "MAG papers": [{"PaperId": 2095866102, "PaperTitle": "high fill factor low voltage cmos image sensor based on time to threshold pwm vlsi architecture", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of melbourne", "chungbuk national university", "chungbuk national university", "chungbuk national university"]}], "source": "ES"}, {"DBLP title": "Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions.", "DBLP authors": ["Salvador Barcelo", "Xavier Gili", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2014, "MAG papers": [{"PaperId": 2155553135, "PaperTitle": "sensitization input vector impact on propagation delay for nanometer cmos ics analysis and solutions", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Low-Power Test Generation by Merging of Functional Broadside Test Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2171655993, "PaperTitle": "low power test generation by merging of functional broadside test cubes", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard"], "year": 2014, "MAG papers": [{"PaperId": 2117954347, "PaperTitle": "fpga based bit error rate performance measurement of wireless systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["pmc sierra", "san diego state university"]}], "source": "ES"}, {"DBLP title": "Novel Class of Energy-Efficient Very High-Speed Conditional Push-Pull Pulsed Latches.", "DBLP authors": ["Elio Consoli", "Gaetano Palumbo", "Jan M. Rabaey", "Massimo Alioto"], "year": 2014, "MAG papers": [{"PaperId": 2158407912, "PaperTitle": "novel class of energy efficient very high speed conditional push pull pulsed latches", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of catania", "maxim integrated", "national university of singapore", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs.", "DBLP authors": ["Sumeet S. Kumar", "Arnica Aggarwal", "Radhika Sanjeev Jagtap", "Amir Zjajo", "Rene van Leuken"], "year": 2014, "MAG papers": [{"PaperId": 2130949272, "PaperTitle": "system level methodology for interconnect aware and temperature constrained power management of 3 d mp socs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["asml holding", "delft university of technology", "delft university of technology", "delft university of technology", null]}], "source": "ES"}, {"DBLP title": "An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jisu Kim", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2014, "MAG papers": [{"PaperId": 2130436742, "PaperTitle": "an offset canceling triple stage sensing circuit for deep submicrometer stt ram", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["yonsei university", "yonsei university", "qualcomm", "qualcomm", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells.", "DBLP authors": ["Ioannis Voyiatzis", "Costas Efstathiou"], "year": 2014, "MAG papers": [{"PaperId": 2123859130, "PaperTitle": "input vector monitoring concurrent bist architecture using sram cells", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["technological educational institute of athens", "technological educational institute of athens"]}], "source": "ES"}, {"DBLP title": "STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies.", "DBLP authors": ["Jisu Kim", "Kyungho Ryu", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2014, "MAG papers": [{"PaperId": 2065991180, "PaperTitle": "stt mram sensing circuit with self body biasing in deep submicron technologies", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["qualcomm", "yonsei university", "yonsei university", "yonsei university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "A Method to Extend Orthogonal Latin Square Codes.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Alfonso S\u00e1nchez-Maci\u00e1n", "Juan Antonio Maestro"], "year": 2014, "MAG papers": [{"PaperId": 2015548239, "PaperTitle": "a method to extend orthogonal latin square codes", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of rome tor vergata", null, null, null]}], "source": "ES"}, {"DBLP title": "Improved Analytical Delay Models for RC-Coupled Interconnects.", "DBLP authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"], "year": 2014, "MAG papers": [{"PaperId": 2211652071, "PaperTitle": "improved analytical delay models for rc coupled interconnects", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["lehigh university", "lehigh university", "lsi corporation"]}], "source": "ES"}, {"DBLP title": "Beware the Dynamic C-Element.", "DBLP authors": ["Matheus Trevisan Moreira", "Fernando Gehm Moraes", "Ney Laert Vilar Calazans"], "year": 2014, "MAG papers": [{"PaperId": 2161767837, "PaperTitle": "beware the dynamic c element", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of rio grande", "university of rio grande", "university of rio grande"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes.", "DBLP authors": ["Byeong Yong Kong", "Jihyuck Jo", "Hyewon Jeong", "Mina Hwang", "Soyoung Cha", "Bongjin Kim", "In-Cheol Park"], "year": 2014, "MAG papers": [{"PaperId": 2149876347, "PaperTitle": "low complexity low latency architecture for matching of data encoded with hard systematic error correcting codes", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration.", "DBLP authors": ["Sparsh Mittal", "Yanan Cao", "Zhao Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2036406195, "PaperTitle": "master a multicore cache energy saving technique using dynamic cache reconfiguration", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["iowa state university", "iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Current-Mode Synthetic Control Technique for High-Efficiency DC-DC Boost Converters Over a Wide Load Range.", "DBLP authors": ["Yi-Ping Su", "Yean-Kuo Luo", "Yi-Chun Chen", "Ke-Horng Chen"], "year": 2014, "MAG papers": [{"PaperId": 1994313682, "PaperTitle": "current mode synthetic control technique for high efficiency dc dc boost converters over a wide load range", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "State-Aware Dynamic Frequency Selection Scheme for Energy-Harvesting Real-Time Systems.", "DBLP authors": ["Jing Chen", "Tongquan Wei", "Jianlin Liang"], "year": 2014, "MAG papers": [{"PaperId": 2083925137, "PaperTitle": "state aware dynamic frequency selection scheme for energy harvesting real time systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["east china normal university", "broadcom", "east china normal university"]}], "source": "ES"}, {"DBLP title": "A Novel Single-Inductor Dual-Input Dual-Output DC-DC Converter With PWM Control for Solar Energy Harvesting System.", "DBLP authors": ["Hui Shao", "Xing Li", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2014, "MAG papers": [{"PaperId": 1992105770, "PaperTitle": "a novel single inductor dual input dual output dc dc converter with pwm control for solar energy harvesting system", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["flextronics", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Energy/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation.", "DBLP authors": ["Haroon Mahmood", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"], "year": 2014, "MAG papers": [{"PaperId": 2064216733, "PaperTitle": "energy lifetime cooptimization by cache partitioning with graceful performance degradation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of turin", "university of udine", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations.", "DBLP authors": ["Sleiman Bou-Sleiman", "Mohammed Ismail"], "year": 2014, "MAG papers": [{"PaperId": 2030204473, "PaperTitle": "dynamic self regulated charge pump with improved immunity to pvt variations", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["khalifa university", "intel"]}], "source": "ES"}, {"DBLP title": "Design and Evaluation of Confidence-Driven Error-Resilient Systems.", "DBLP authors": ["Chia-Hsiang Chen", "David T. Blaauw", "Dennis Sylvester", "Zhengya Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2031547998, "PaperTitle": "design and evaluation of confidence driven error resilient systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Test-Quality Optimization for Variable $n$ -Detections of Transition Faults.", "DBLP authors": ["Dawen Xu", "Huawei Li", "Amirali Ghofrani", "Kwang-Ting Cheng", "Yinhe Han", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 1967098233, "PaperTitle": "test quality optimization for variable n detections of transition faults", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Backend Dielectric Reliability Full Chip Simulator.", "DBLP authors": ["Muhammad Muqarrab Bashir", "Chang-Chih Chen", "Linda Milor", "Dae Hyun Kim", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 1993597348, "PaperTitle": "backend dielectric reliability full chip simulator", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect.", "DBLP authors": ["Moustafa Mohamed", "Zheng Li", "Xi Chen", "Li Shang", "Alan Rolf Mickelson"], "year": 2014, "MAG papers": [{"PaperId": 1992114564, "PaperTitle": "reliability aware design flow for silicon photonics on chip interconnect", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of colorado boulder", "university of colorado boulder", "university of colorado boulder", "university of colorado boulder", "university of colorado boulder"]}], "source": "ES"}, {"DBLP title": "Reasoning and Learning-Based Dynamic Codec Reconfiguration for Varying Processing Requirements in Network-on-Chip.", "DBLP authors": ["Jih-Sheng Shen", "Pao-Ann Hsiung"], "year": 2014, "MAG papers": [{"PaperId": 2088998846, "PaperTitle": "reasoning and learning based dynamic codec reconfiguration for varying processing requirements in network on chip", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator.", "DBLP authors": ["Chih-Hsiang Peng", "Bo-Wei Chen", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Nai-Sheng Shih"], "year": 2014, "MAG papers": [{"PaperId": 2094144369, "PaperTitle": "rec sta reconfigurable and efficient chip design with smo based training accelerator", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national cheng kung university", "national cheng kung university", "tung fang design institute", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Orchestrating Cache Management and Memory Scheduling for GPGPU Applications.", "DBLP authors": ["Shuai Mu", "Yangdong Deng", "Yubei Chen", "Huaiming Li", "Jianming Pan", "Wenjun Zhang", "Zhihua Wang"], "year": 2014, "MAG papers": [{"PaperId": 2162143448, "PaperTitle": "orchestrating cache management and memory scheduling for gpgpu applications", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2014, "MAG papers": [{"PaperId": 2085205847, "PaperTitle": "design and optimization of nonvolatile multibit 1t1r resistive ram", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 59, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems.", "DBLP authors": ["Qing'an Li", "Jianhua Li", "Liang Shi", "Mengying Zhao", "Chun Jason Xue", "Yanxiang He"], "year": 2014, "MAG papers": [{"PaperId": 2068536868, "PaperTitle": "compiler assisted stt ram based hybrid cache for energy efficient embedded systems", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, "chongqing university", "wuhan university", "wuhan university", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Compact NOI Nanodevice Simulation.", "DBLP authors": ["Cristian Ravariu"], "year": 2014, "MAG papers": [{"PaperId": 1975084716, "PaperTitle": "compact noi nanodevice simulation", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["politehnica university of bucharest"]}], "source": "ES"}, {"DBLP title": "Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 1985374655, "PaperTitle": "self consistency and consistency based detection and diagnosis of malicious circuitry", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "The Impact of Aging on a Physical Unclonable Function.", "DBLP authors": ["Abhranil Maiti", "Patrick Schaumont"], "year": 2014, "MAG papers": [{"PaperId": 1974113657, "PaperTitle": "the impact of aging on a physical unclonable function", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "New Implementations of the WG Stream Cipher.", "DBLP authors": ["Hayssam El-Razouk", "Arash Reyhani-Masoleh", "Guang Gong"], "year": 2014, "MAG papers": [{"PaperId": 2071470870, "PaperTitle": "new implementations of the wg stream cipher", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of waterloo", "university of western ontario", "university of western ontario"]}], "source": "ES"}, {"DBLP title": "VLSI Design of a Large-Number Multiplier for Fully Homomorphic Encryption.", "DBLP authors": ["Wei Wang", "Xinming Huang", "Niall Emmart", "Charles C. Weems"], "year": 2014, "MAG papers": [{"PaperId": 2026935019, "PaperTitle": "vlsi design of a large number multiplier for fully homomorphic encryption", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["worcester polytechnic institute", "university of massachusetts amherst", "university of massachusetts amherst", "worcester polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling.", "DBLP authors": ["Li Li", "Yinghai Lu", "Hai Zhou"], "year": 2014, "MAG papers": [{"PaperId": 1976157380, "PaperTitle": "optimal and efficient algorithms for multidomain clock skew scheduling", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northwestern university", "synopsys", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Active Mode Subclock Power Gating.", "DBLP authors": ["Jatin N. Mistry", "James Myers", "Bashir M. Al-Hashimi", "David Flynn", "John Biggs", "Geoff V. Merrett"], "year": 2014, "MAG papers": [{"PaperId": 2005361138, "PaperTitle": "active mode subclock power gating", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, "university of southampton", null, "university of southampton", null, null]}], "source": "ES"}, {"DBLP title": "Control Principles and On-Chip Circuits for Active Cooling Using Integrated Superlattice-Based Thin-Film Thermoelectric Devices.", "DBLP authors": ["Borislav Alexandrov", "Owen Sullivan", "William J. Song", "Sudhakar Yalamanchili", "Satish Kumar", "Saibal Mukhopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 2147185757, "PaperTitle": "control principles and on chip circuits for active cooling using integrated superlattice based thin film thermoelectric devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Dynamic Thermal Estimation Methodology for High-Performance 3-D MPSoC.", "DBLP authors": ["Amir Zjajo", "Nick van der Meijs", "Rene van Leuken"], "year": 2014, "MAG papers": [{"PaperId": 2041138571, "PaperTitle": "dynamic thermal estimation methodology for high performance 3 d mpsoc", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters.", "DBLP authors": ["Jintae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"], "year": 2014, "MAG papers": [{"PaperId": 2018059018, "PaperTitle": "flexible assignment calibration technique for mismatch constrained digital to analog converters", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california los angeles", "konkuk university", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "High-Level Modeling of Analog Computational Elements for Signal Processing Applications.", "DBLP authors": ["Craig R. Schlottmann", "Jennifer Hasler"], "year": 2014, "MAG papers": [{"PaperId": 2061402905, "PaperTitle": "high level modeling of analog computational elements for signal processing applications", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["georgia institute of technology", "georgia tech research institute"]}], "source": "ES"}, {"DBLP title": "Distributed On-Chip Switched-Capacitor DC-DC Converters Supporting DVFS in Multicore Systems.", "DBLP authors": ["Pingqiang Zhou", "Ayan Paul", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 2043174051, "PaperTitle": "distributed on chip switched capacitor dc dc converters supporting dvfs in multicore systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", null]}], "source": "ES"}, {"DBLP title": "Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing.", "DBLP authors": ["Dong Xiang", "Wenjie Sui", "Boxue Yin", "Kwang-Ting Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2007744600, "PaperTitle": "compact test generation with an influence input measure for launch on capture transition fault testing", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["tsinghua university", "university of california santa barbara", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Transient IR-Drop Analysis for At-Speed Testing Using Representative Random Walk.", "DBLP authors": ["Ming-Hong Tsai", "Wei-Sheng Ding", "Hung-Yi Hsieh", "James Chien-Mo Li"], "year": 2014, "MAG papers": [{"PaperId": 2046890434, "PaperTitle": "transient ir drop analysis for at speed testing using representative random walk", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators.", "DBLP authors": ["Davide Rossi", "Claudio Mucci", "Matteo Pizzotti", "Luca Perugini", "Roberto Canegallo", "Roberto Guerrieri"], "year": 2014, "MAG papers": [{"PaperId": 1991856150, "PaperTitle": "multicore signal processing platform with heterogeneous configurable hardware accelerators", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["stmicroelectronics", "university of bologna", "university of bologna", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Scalable Effort Hardware Design.", "DBLP authors": ["Vinay Kumar Chippa", "Debabrata Mohapatra", "Kaushik Roy", "Srimat T. Chakradhar", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2086309060, "PaperTitle": "scalable effort hardware design", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Reducing Cost of Yield Enhancement in 3-D Stacked Memories Via Asymmetric Layer Repair Capability.", "DBLP authors": ["Muhammad Tauseef Rab", "Asad Amin Bawa", "Nur A. Touba"], "year": 2014, "MAG papers": [{"PaperId": 2077784195, "PaperTitle": "reducing cost of yield enhancement in 3 d stacked memories via asymmetric layer repair capability", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Characterization of the Proximity Effect From Tungsten TSVs on 130-nm CMOS Devices in 3-D ICs.", "DBLP authors": ["Sangwook Han", "David D. Wentzloff"], "year": 2014, "MAG papers": [{"PaperId": 1981715824, "PaperTitle": "characterization of the proximity effect from tungsten tsvs on 130 nm cmos devices in 3 d ics", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "samsung"]}], "source": "ES"}, {"DBLP title": "Constructions of Memoryless Crosstalk Avoidance Codes Via ${\\cal C}$ -Transform.", "DBLP authors": ["Cheng-Shang Chang", "Jay Cheng", "Tien-Ke Huang", "Duan-Shin Lee"], "year": 2014, "MAG papers": [{"PaperId": 2071804995, "PaperTitle": "constructions of memoryless crosstalk avoidance codes via cal c transform", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "NBTI and Leakage Reduction Using ILP-Based Approach.", "DBLP authors": ["Ing-Chao Lin", "Kuan-Hui Li", "Chia-Hao Lin", "Kai-Chiang Wu"], "year": 2014, "MAG papers": [{"PaperId": 1993659673, "PaperTitle": "nbti and leakage reduction using ilp based approach", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "national cheng kung university", "national cheng kung university", "intel"]}], "source": "ES"}, {"DBLP title": "A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold.", "DBLP authors": ["Sean Keller", "David Money Harris", "Alain J. Martin"], "year": 2014, "MAG papers": [{"PaperId": 2030257954, "PaperTitle": "a compact transregional model for digital cmos circuits operating near threshold", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["california institute of technology", "california institute of technology", "harvey mudd college"]}], "source": "ES"}, {"DBLP title": "Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies.", "DBLP authors": ["Shahar Kvatinsky", "Guy Satat", "Nimrod Wald", "Eby G. Friedman", "Avinoam Kolodny", "Uri C. Weiser"], "year": 2014, "MAG papers": [{"PaperId": 2066280488, "PaperTitle": "memristor based material implication imply logic design principles and methodologies", "Year": 2014, "CitationCount": 145, "EstimatedCitation": 235, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "university of rochester", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2014, "MAG papers": [{"PaperId": 2001370577, "PaperTitle": "quantifying the gap between fpga and custom cmos to aid microarchitectural design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Power Optimized Transceivers for Future Switched Networks.", "DBLP authors": ["Yury Audzevich", "Philip M. Watts", "Andrew West", "Alan Mujumdar", "Simon W. Moore", "Andrew W. Moore"], "year": 2014, "MAG papers": [{"PaperId": 2181235164, "PaperTitle": "power optimized transceivers for future switched networks", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of cambridge", "university of cambridge", "university of cambridge", "university college london", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS.", "DBLP authors": ["Kyongsu Lee", "Jae-Yoon Sim"], "year": 2014, "MAG papers": [{"PaperId": 2019921636, "PaperTitle": "half rate clock embedded source synchronous transceivers in 130 nm cmos", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["inha university", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "PowerRush: An Efficient Simulator for Static Power Grid Analysis.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2014, "MAG papers": [{"PaperId": 2014505173, "PaperTitle": "powerrush an efficient simulator for static power grid analysis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors.", "DBLP authors": ["Tuck-Boon Chan", "Puneet Gupta", "Andrew B. Kahng", "Liangzhen Lai"], "year": 2014, "MAG papers": [{"PaperId": 1968133083, "PaperTitle": "synthesis and analysis of design dependent ring oscillator ddro performance monitors", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california san diego", "university of california los angeles", "university of california san diego", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Globally Constrained Locally Optimized 3-D Power Delivery Networks.", "DBLP authors": ["Aida Todri-Sanial", "Sandip Kundu", "Patrick Girard", "Alberto Bosio", "Luigi Dilillo", "Arnaud Virazel"], "year": 2014, "MAG papers": [{"PaperId": 2067676571, "PaperTitle": "globally constrained locally optimized 3 d power delivery networks", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, "university of massachusetts amherst", null, null, null]}], "source": "ES"}, {"DBLP title": "Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement.", "DBLP authors": ["Krit Athikulwongse", "Mongkol Ekpanyapong", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 1989163060, "PaperTitle": "exploiting die to die thermal coupling in 3 d ic placement", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["asian institute of technology", "georgia institute of technology", null]}], "source": "ES"}, {"DBLP title": "An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator.", "DBLP authors": ["Kyeong-Min Kim", "Sewook Hwang", "Junyoung Song", "Chulwoo Kim"], "year": 2014, "MAG papers": [{"PaperId": 2017957132, "PaperTitle": "an 11 2 gb s lvds receiver with a wide input range comparator", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["korea university", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-On-Chip.", "DBLP authors": ["Behrooz Javid", "Payam Heydari"], "year": 2014, "MAG papers": [{"PaperId": 1981853362, "PaperTitle": "design and implementation of a cmos 4 bit 12 gs s data acquisition system on chip", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Jitter of Delay-Locked Loops Due to PFD.", "DBLP authors": ["Mohammad Gholami", "Gholamreza Ardeshir"], "year": 2014, "MAG papers": [{"PaperId": 2021301020, "PaperTitle": "jitter of delay locked loops due to pfd", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["babol noshirvani university of technology", "babol noshirvani university of technology"]}], "source": "ES"}, {"DBLP title": "PSR Enhancement Through Super Gain Boosting and Differential Feed-Forward Noise Cancellation in a 65-nm CMOS LDO Regulator.", "DBLP authors": ["Young-sub Yuk", "Seungchul Jung", "Chul Kim", "Hui-Dong Gwon", "Sukhwan Choi", "Gyu-Hyeong Cho"], "year": 2014, "MAG papers": [{"PaperId": 2036013129, "PaperTitle": "psr enhancement through super gain boosting and differential feed forward noise cancellation in a 65 nm cmos ldo regulator", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck Converter.", "DBLP authors": ["Yi-Ping Su", "Wei-Chung Chen", "Yu-Ping Huang", "Yu-Huei Lee", "Ke-Horng Chen", "Hsin-Yu Luo"], "year": 2014, "MAG papers": [{"PaperId": 2046226611, "PaperTitle": "pseudo ramp current balance prcb technique with offset cancellation control occ in dual phase dc dc buck converter", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", null, "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "L1-L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters.", "DBLP authors": ["Alexei Jolondz", "Shlomo Weiss", "Amit Golander"], "year": 2014, "MAG papers": [{"PaperId": 2091238982, "PaperTitle": "l1 l2 interconnect design methodology and arbitration in 3 d ic multicore compute clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "tel aviv university", "tel aviv university"]}], "source": "ES"}, {"DBLP title": "Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "year": 2014, "MAG papers": [{"PaperId": 2069375587, "PaperTitle": "analyzing the efficiency of l1 caches for reliable hybrid voltage operation using edc codes", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "A Fast Locking-in and Low Jitter PLLWith a Process-Immune Locking-in Monitor.", "DBLP authors": ["Chung-Yi Li", "Chung-Len Lee", "Ming-Hong Hu", "Hwai-Pwu Chou"], "year": 2014, "MAG papers": [{"PaperId": 1984169880, "PaperTitle": "a fast locking in and low jitter pllwith a process immune locking in monitor", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["novatek", "national tsing hua university", "chang gung university", "peking university"]}], "source": "ES"}, {"DBLP title": "A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device.", "DBLP authors": ["Howard Tang", "Zhuochao Sun", "Kin Wai Roy Chew", "Liter Siek"], "year": 2014, "MAG papers": [{"PaperId": 2023778232, "PaperTitle": "a 5 8 nw 9 1 enob 1 ks s local asynchronous successive approximation register adc for implantable medical device", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs.", "DBLP authors": ["Zhe Feng", "Naifeng Jing", "Lei He"], "year": 2014, "MAG papers": [{"PaperId": 2070272180, "PaperTitle": "ipf in place x filling algorithm for the reliability of modern fpgas", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["shanghai jiao tong university", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2014, "MAG papers": [{"PaperId": 2076137696, "PaperTitle": "a fair and maximal allocator for single cycle on chip homogeneous resource allocation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style.", "DBLP authors": ["C. K. Midhun", "Jephy Joy", "R. K. Kavitha"], "year": 2014, "MAG papers": [{"PaperId": 2091574143, "PaperTitle": "high speed dynamic asynchronous pipeline self precharging style", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national institute of technology tiruchirappalli", "national institute of technology tiruchirappalli", "national institute of technology tiruchirappalli"]}], "source": "ES"}, {"DBLP title": "Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements.", "DBLP authors": ["Juan N\u00fa\u00f1ez", "Maria J. Avedillo", "Jos\u00e9 M. Quintana"], "year": 2014, "MAG papers": [{"PaperId": 2001769995, "PaperTitle": "experimental validation of a two phase clock scheme for fine grained pipelined circuits based on monostable to bistable logic elements", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["spanish national research council", "spanish national research council", "spanish national research council"]}], "source": "ES"}, {"DBLP title": "An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture.", "DBLP authors": ["Renfeng Dou", "Jun Han", "Yifan Bo", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2014, "MAG papers": [{"PaperId": 1984816098, "PaperTitle": "an efficient implementation of montgomery multiplication on multicore platform with optimized algorithm task partitioning and network architecture", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes.", "DBLP authors": ["Francisco Garcia-Herrero", "Erbao Li", "David Declercq", "Javier Valls"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A High-Throughput and Area-Efficient Video Transform Core With a Time Division Strategy.", "DBLP authors": ["Yuan-Ho Chen", "Ruei-Yuan Jou", "Tsin-Yuan Chang", "Chih-Wen Lu"], "year": 2014, "MAG papers": [{"PaperId": 2051393471, "PaperTitle": "a high throughput and area efficient video transform core with a time division strategy", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "chung yuan christian university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions.", "DBLP authors": ["Mozammel H. A. Khan"], "year": 2014, "MAG papers": [{"PaperId": 2012883479, "PaperTitle": "design of reversible synchronous sequential circuits using pseudo reed muller expressions", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["east west university"]}], "source": "ES"}, {"DBLP title": "Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems.", "DBLP authors": ["Michael Lueders", "Bj\u00f6rn Eversmann", "Johannes Gerber", "Korbinian Huber", "R\u00fcdiger Kuhn", "Michael Zwerg", "Doris Schmitt-Landsiedel", "Ralf Brederlow"], "year": 2014, "MAG papers": [{"PaperId": 2090890076, "PaperTitle": "architectural and circuit design techniques for power management of ultra low power mcu systems", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["texas instruments", "texas instruments", "texas instruments", "texas instruments", "ludwig maximilian university of munich", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push-Pull Composite Power Transistor.", "DBLP authors": ["Sau Siong Chong", "Pak Kwong Chan"], "year": 2014, "MAG papers": [{"PaperId": 2036364656, "PaperTitle": "a sub 1 v transient enhanced output capacitorless ldo regulator with push pull composite power transistor", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA.", "DBLP authors": ["Stephen Brink", "Jennifer Hasler", "Richard B. Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2093478962, "PaperTitle": "adaptive floating gate circuit enabled large scale fpaa", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy.", "DBLP authors": ["Yongsheng Xu", "Leonid Belostotski", "James W. Haslett"], "year": 2014, "MAG papers": [{"PaperId": 2068044764, "PaperTitle": "a 65 nm cmos 10 gs s 4 bit background calibrated noninterleaved flash adc for radio astronomy", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of calgary", "university of calgary", "university of calgary"]}], "source": "ES"}, {"DBLP title": "A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2014, "MAG papers": [{"PaperId": 1995605289, "PaperTitle": "a complete resistive open defect analysis for thermally assisted switching mrams", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "crocus technology", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "crocus technology", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction.", "DBLP authors": ["Wooheon Kang", "Hyungjun Cho", "Joohwan Lee", "Sungho Kang"], "year": 2014, "MAG papers": [{"PaperId": 2034429812, "PaperTitle": "a bira for memories with an optimal repair rate using spare memories for area reduction", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["yonsei university", "samsung", "samsung", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory.", "DBLP authors": ["Kedar Janardan Dhori", "Vinay Kumar", "Harsh Rawat"], "year": 2014, "MAG papers": [{"PaperId": 2009121146, "PaperTitle": "write assist circuit to cater reliability and floating bit line problem of negative bit line assist technique for single or multiport static random access memory", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Fast RC Reduction of Flip-Chip Power Grids Using Geometric Templates.", "DBLP authors": ["Zhuo Feng"], "year": 2014, "MAG papers": [{"PaperId": 2061920877, "PaperTitle": "fast rc reduction of flip chip power grids using geometric templates", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["michigan technological university"]}], "source": "ES"}, {"DBLP title": "Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.", "DBLP authors": ["Amirkoushyar Ziabari", "Je-Hyoung Park", "Ehsan K. Ardestani", "Jose Renau", "Sung-Mo Kang", "Ali Shakouri"], "year": 2014, "MAG papers": [{"PaperId": 2006980464, "PaperTitle": "power blurring fast static and transient thermal analysis method for packaged integrated circuits and power devices", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california santa cruz", "purdue university", "kaist", "purdue university", "samsung", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories.", "DBLP authors": ["Hyungsu Sung", "Keewon Cho", "Kunsang Yoon", "Sungho Kang"], "year": 2014, "MAG papers": [{"PaperId": 2082497518, "PaperTitle": "a delay test architecture for tsv with resistive open defects in 3 d stacked memories", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2014, "MAG papers": [{"PaperId": 2011589279, "PaperTitle": "low cost post bond testing of 3 d ics containing a passive silicon interposer base", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["imec", "tsmc", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory.", "DBLP authors": ["Yi Wang", "Zili Shao", "Henry C. B. Chan", "Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2014, "MAG papers": [{"PaperId": 2144173734, "PaperTitle": "a reliability enhanced address mapping strategy for three dimensional 3 d nand flash memory", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["hong kong polytechnic university", "university of california irvine", "hong kong polytechnic university", "hong kong polytechnic university", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Runtime Self-Calibrated Temperature-Stress Cosensor for 3-D Integrated Circuits.", "DBLP authors": ["Chun Zhang", "Dian Ma", "Changzhi Li", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 2040921593, "PaperTitle": "runtime self calibrated temperature stress cosensor for 3 d integrated circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas tech university", "missouri university of science and technology", "missouri university of science and technology", "missouri university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design and Implementation of Power-Efficient K-Best MIMO Detector for Configurable Antennas.", "DBLP authors": ["Muh-Tian Shiue", "Syu-Siang Long", "Chin-Kuo Jao", "Shih-Kun Lin"], "year": 2014, "MAG papers": [{"PaperId": 2023353559, "PaperTitle": "design and implementation of power efficient k best mimo detector for configurable antennas", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["industrial technology research institute", "national central university", "national central university", null]}], "source": "ES"}, {"DBLP title": "Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT.", "DBLP authors": ["Qing Shang", "Yibo Fan", "Weiwei Shen", "Sha Shen", "Xiaoyang Zeng"], "year": 2014, "MAG papers": [{"PaperId": 2049809143, "PaperTitle": "single port sram based transpose memory with diagonal data mapping for large size 2 d dct idct", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2034337906, "PaperTitle": "low power diagnostic test sets for transition faults based on functional broadside tests", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "An Algorithm-Centric Energy-Aware Design Methodology.", "DBLP authors": ["Hazem M. Hajj", "Wassim El-Hajj", "Mehiar Dabbagh", "Tawfik R. Arabi"], "year": 2014, "MAG papers": [{"PaperId": 2000475055, "PaperTitle": "an algorithm centric energy aware design methodology", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["intel", "american university of beirut", "american university of beirut", "american university of beirut"]}], "source": "ES"}, {"DBLP title": "A Configurable Monitoring Infrastructure for NoC-Based Architectures.", "DBLP authors": ["Leandro Fiorin", "Gianluca Palermo", "Cristina Silvano"], "year": 2014, "MAG papers": [{"PaperId": 2091187076, "PaperTitle": "a configurable monitoring infrastructure for noc based architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of milan", "astron", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "A 6.13 \u00b5W and 96 dB CMOS Exponential Generator.", "DBLP authors": ["Karama Mohammed Al-Tamimi", "Munir A. Al-Absi"], "year": 2014, "MAG papers": [{"PaperId": 2071777638, "PaperTitle": "a 6 13 \u00b5w and 96 db cmos exponential generator", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2014, "MAG papers": [{"PaperId": 2046069693, "PaperTitle": "a variation aware preferential design approach for memory based reconfigurable computing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["case western reserve university", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations.", "DBLP authors": ["Yang Yang", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2056761961, "PaperTitle": "finprin finfet logic circuit analysis and optimization under pvt variations", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications.", "DBLP authors": ["Xing Hu", "Guihai Yan", "Yu Hu", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2064861964, "PaperTitle": "orchestrator guarding against voltage emergencies in multithreaded applications", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I - Device-Circuit Interaction and Evaluation at Device Level.", "DBLP authors": ["David Esseni", "Manuel Guglielmini", "Bernard Kapidani", "Tommaso Rollo", "Massimo Alioto"], "year": 2014, "MAG papers": [{"PaperId": 1997203221, "PaperTitle": "tunnel fets for ultralow voltage digital vlsi circuits part i device circuit interaction and evaluation at device level", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["national university of singapore", "university of udine", "university of udine", "university of udine", "university of udine"]}], "source": "ES"}, {"DBLP title": "Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II-Evaluation at Circuit Level and Design Perspectives.", "DBLP authors": ["Massimo Alioto", "David Esseni"], "year": 2014, "MAG papers": [{"PaperId": 2042035753, "PaperTitle": "tunnel fets for ultra low voltage digital vlsi circuits part ii evaluation at circuit level and design perspectives", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of udine", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Application-Guided Power Gating Reducing Register File Static Power.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2014, "MAG papers": [{"PaperId": 1989320170, "PaperTitle": "application guided power gating reducing register file static power", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Digitally Controlled Pulse Width Modulator for On-Chip Power Management.", "DBLP authors": ["Inna Vaisband", "Mahmood J. Azhar", "Eby G. Friedman", "Sel\u00e7uk K\u00f6se"], "year": 2014, "MAG papers": [{"PaperId": 2011388879, "PaperTitle": "digitally controlled pulse width modulator for on chip power management", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of south florida", "university of rochester", "university of rochester", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs.", "DBLP authors": ["Bishnu Prasad Das", "Hidetoshi Onodera"], "year": 2014, "MAG papers": [{"PaperId": 2086032532, "PaperTitle": "frequency independent warning detection sequential for dynamic voltage and frequency scaling in asics", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kyoto university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs.", "DBLP authors": ["Zia Abbas", "Antonio Mastrandrea", "Mauro Olivieri"], "year": 2014, "MAG papers": [{"PaperId": 1968204888, "PaperTitle": "a voltage based leakage current calculation scheme and its application to nanoscale mosfet and finfet standard cell designs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["sapienza university of rome", "sapienza university of rome", "sapienza university of rome"]}], "source": "ES"}, {"DBLP title": "Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits.", "DBLP authors": ["Fran\u00e7ois Botman", "David Bol", "Jean-Didier Legat", "Kaushik Roy"], "year": 2014, "MAG papers": [{"PaperId": 2090480959, "PaperTitle": "data dependent operation speed up through automatically inserted signal transition detectors for ultralow voltage logic circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain", "purdue university"]}], "source": "ES"}, {"DBLP title": "Error Correction Encoding for Tightly Coupled On-Chip Buses.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2014, "MAG papers": [{"PaperId": 1964833936, "PaperTitle": "error correction encoding for tightly coupled on chip buses", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "A Systematic Design Methodology for Low-Power NoCs.", "DBLP authors": ["Gursharan Reehal", "Mohammed Ismail"], "year": 2014, "MAG papers": [{"PaperId": 1976453058, "PaperTitle": "a systematic design methodology for low power nocs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ohio state university", null]}], "source": "ES"}, {"DBLP title": "Analytical Solutions for Distributed Interconnect Models - Part I: Step Input Response of Finite and Semi-Infinite Lines.", "DBLP authors": ["Amir Reza Baghban Behrouzian", "Nasser Masoumi"], "year": 2014, "MAG papers": [{"PaperId": 1997678842, "PaperTitle": "analytical solutions for distributed interconnect models part i step input response of finite and semi infinite lines", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2014, "MAG papers": [{"PaperId": 2015854972, "PaperTitle": "a fine grain dynamically reconfigurable architecture aimed at reducing the fpga asic gaps", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["hong kong university of science and technology", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator.", "DBLP authors": ["Daniel Neil", "Shih-Chii Liu"], "year": 2014, "MAG papers": [{"PaperId": 2088192327, "PaperTitle": "minitaur an event driven fpga based spiking network accelerator", "Year": 2014, "CitationCount": 56, "EstimatedCitation": 78, "Affiliations": ["university of zurich", "university of zurich"]}], "source": "ES"}, {"DBLP title": "A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA.", "DBLP authors": ["Jianfeng Zhu", "Liyang Pan", "Yaru Yan", "Dong Wu", "Hu He"], "year": 2014, "MAG papers": [{"PaperId": 2058732093, "PaperTitle": "a fast application based supply voltage optimization method for dual voltage fpga", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration.", "DBLP authors": ["Leibo Liu", "Dong Wang", "Shouyi Yin", "Yingjie Victor Chen", "Min Zhu", "Shaojun Wei"], "year": 2014, "MAG papers": [{"PaperId": 2035473608, "PaperTitle": "simrpu a simulation environment for reconfigurable architecture exploration", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["tsinghua university", "tsinghua university", "beijing jiaotong university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2014, "MAG papers": [{"PaperId": 1972376710, "PaperTitle": "an efficient fully parallel decoder architecture for nonbinary ldpc codes", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["lehigh university", "lehigh university"]}], "source": "ES"}, {"DBLP title": "Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2014, "MAG papers": [{"PaperId": 2021211179, "PaperTitle": "fast and flexible hardware support for ecc over multiple standard prime fields", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of victoria", null]}], "source": "ES"}, {"DBLP title": "A 3.1 Gb/s 8 \u00d7 8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition.", "DBLP authors": ["Chun-Fu Liao", "Jhong-Yu Wang", "Yuan-Hao Huang"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A 2-D Interpolation-Based QRD Processor With Partial Layer Mapping for MIMO-OFDM Systems.", "DBLP authors": ["Li-Wei Chai", "Po-Lin Chiu", "Yuan-Hao Huang"], "year": 2014, "MAG papers": [{"PaperId": 2015424387, "PaperTitle": "a 2 d interpolation based qrd processor with partial layer mapping for mimo ofdm systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["industrial technology research institute", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory.", "DBLP authors": ["Ojas A. Bapat", "Paul D. Franzon", "Richard M. Fastow"], "year": 2014, "MAG papers": [{"PaperId": 2018200415, "PaperTitle": "a generic and scalable architecture for a large acoustic model and large vocabulary speech recognition accelerator using logic on memory", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["spansion", "spansion", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Addressing Partitioning Issues in Parallel Circuit Simulation.", "DBLP authors": ["Douglas Paul", "Ramachandra Achar", "Michel S. Nakhla", "Natalie Nakhla"], "year": 2014, "MAG papers": [{"PaperId": 1970179340, "PaperTitle": "addressing partitioning issues in parallel circuit simulation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mentor graphics", "carleton university", "defence research and development canada", "carleton university"]}], "source": "ES"}, {"DBLP title": "A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC.", "DBLP authors": ["Scott Koziol", "Stephen Brink", "Jennifer Hasler"], "year": 2014, "MAG papers": [{"PaperId": 1989991579, "PaperTitle": "a neuromorphic approach to path planning using a reconfigurable neuron array ic", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["baylor university", "georgia institute of technology", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Incorporating Hot-Carrier Injection Effects Into Timing Analysis for Large Circuits.", "DBLP authors": ["Jianxin Fang", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 2072453373, "PaperTitle": "incorporating hot carrier injection effects into timing analysis for large circuits", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Single-Source, Single-Destination Charge Migration in Hybrid Electrical Energy Storage Systems.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Younghyun Kim", "Qing Xie", "Massoud Pedram", "Naehyuck Chang"], "year": 2014, "MAG papers": [{"PaperId": 1990362558, "PaperTitle": "single source single destination charge migration in hybrid electrical energy storage systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southern california", "university of southern california", "seoul national university", "university of southern california", "purdue university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Utilizing Circuit Structure for Scan Chain Diagnosis.", "DBLP authors": ["Wei-Hen Lo", "Ang-Chih Hsieh", "Chien-Ming Lan", "Min-Hsien Lin", "TingTing Hwang"], "year": 2014, "MAG papers": [{"PaperId": 1988479295, "PaperTitle": "utilizing circuit structure for scan chain diagnosis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Unified Write Buffer Cache Management Scheme for Flash Memory.", "DBLP authors": ["Liang Shi", "Jianhua Li", "Qing'an Li", "Chun Jason Xue", "Chengmo Yang", "Xuehai Zhou"], "year": 2014, "MAG papers": [{"PaperId": 2002197388, "PaperTitle": "a unified write buffer cache management scheme for flash memory", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["wuhan university", "university of science and technology of china", "university of delaware", "city university of hong kong", "chongqing university", "hefei university of technology"]}], "source": "ES"}]