// Seed: 937371716
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_3.id_13 = 0;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    output tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    output tri0 id_6,
    input supply0 id_7
    , id_20,
    input supply1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    output tri id_13,
    output wire id_14,
    input tri id_15,
    output supply1 id_16
    , id_21,
    output wand id_17,
    output tri0 id_18
);
  specify
    $width(posedge id_22, 1);
  endspecify
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_22,
      id_21,
      id_21,
      id_22
  );
endmodule
