$date
	Fri Apr 10 02:39:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BcdTo7segmentTB $end
$var wire 7 ! Out [6:0] $end
$var reg 4 " bcd [3:0] $end
$var integer 32 # i [31:0] $end
$scope module DUT $end
$var wire 4 $ bcd [3:0] $end
$var reg 7 % Out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 %
b0 $
b0 #
b0 "
b1111110 !
$end
#5
b110000 %
b110000 !
b1 "
b1 $
b1 #
#10
b1101101 %
b1101101 !
b10 "
b10 $
b10 #
#15
b1111001 %
b1111001 !
b11 "
b11 $
b11 #
#20
b110011 %
b110011 !
b100 "
b100 $
b100 #
#25
b1011011 %
b1011011 !
b101 "
b101 $
b101 #
#30
b1011111 %
b1011111 !
b110 "
b110 $
b110 #
#35
b1110000 %
b1110000 !
b111 "
b111 $
b111 #
#40
b1111111 %
b1111111 !
b1000 "
b1000 $
b1000 #
#45
b1111011 %
b1111011 !
b1001 "
b1001 $
b1001 #
#50
b0 %
b0 !
b1010 "
b1010 $
b1010 #
#55
b1011 "
b1011 $
b1011 #
#60
b1100 "
b1100 $
b1100 #
#65
b1101 "
b1101 $
b1101 #
#70
b1110 "
b1110 $
b1110 #
#75
b1111 "
b1111 $
b1111 #
#80
b10000 #
#85
bz "
bz $
#90
bx "
bx $
