*jfet source follower

    .INCLUDE models/JFET.LIB

    V1 vdd 0 5V
    v2 vss 0 0V
    v3 gen vss sin(0V 1uV 10MEG)
    *v3 gen vss 0V

    *LPF consisted of Rgen and Cin(gat) affects simulation
    *When tank circuit is used as a signal source, Cin(gat) is compensated and Rgen up to 1MOhm is suitable
    Rgen gen in 100

    J1 dra gat sou J310
    R1 gat vss 1MEG
    R0 in gat 0

    R2 sou vss 1k

    R3 dra vdd 0
    *L4 vdd dra 1u
    *C4 dra vss 10n
    
    C6 sou out 100n
    
    Rload out vss 150

    .control
    tran 0.1n 10500n 10000n
    plot gen out
    plot gen in
    plot in out
    .endc

    .end
