{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654869884608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869884615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 23:04:44 2022 " "Processing started: Fri Jun 10 23:04:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869884615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869884615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869884615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654869885743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_85c_slow.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_85c_slow.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869890046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_0c_slow.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_0c_slow.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869895576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_min_1200mv_0c_fast.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_min_1200mv_0c_fast.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869901226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock.vo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock.vo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869906937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_85c_v_slow.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_85c_v_slow.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869910234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_8_1200mv_0c_v_slow.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_8_1200mv_0c_v_slow.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869913403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_min_1200mv_0c_v_fast.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_min_1200mv_0c_v_fast.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869916598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_clock_v.sdo E:/Teamproject/simulation/modelsim/ simulation " "Generated file Digital_clock_v.sdo in folder \"E:/Teamproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654869919949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869920445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 23:05:20 2022 " "Processing ended: Fri Jun 10 23:05:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869920445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869920445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869920445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654869920445 ""}
