// Seed: 1793776932
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  logic id_3;
  assign id_2 = 1'h0;
endmodule
