 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Sun Apr 11 10:20:21 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[36] (input port clocked by clk)
  Endpoint: output_mux_4__inner_first_stage_data_reg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  i_cmd[36] (in)                                          0.00       0.05 f
  U30347/ZN (NR2D3BWP30P140)                              0.01       0.07 r
  U16699/ZN (CKND2D4BWP30P140)                            0.01       0.08 f
  U23055/ZN (INR2D2BWP30P140)                             0.01       0.10 r
  U21721/ZN (CKND2D4BWP30P140)                            0.01       0.11 f
  U22966/Z (BUFFD4BWP30P140)                              0.02       0.13 f
  U31020/ZN (OAI22D1BWP30P140)                            0.02       0.14 r
  U16175/ZN (NR2OPTPAD1BWP30P140)                         0.01       0.15 f
  U22071/ZN (ND3D1BWP30P140)                              0.01       0.16 r
  output_mux_4__inner_first_stage_data_reg_reg_15_/D (EDFQD1BWP30P140)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  clock uncertainty                                      -0.15       0.10
  output_mux_4__inner_first_stage_data_reg_reg_15_/CP (EDFQD1BWP30P140)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
