// Seed: 47353962
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2
    , id_15,
    input uwire id_3,
    output tri1 id_4,
    output tri id_5,
    output supply0 id_6#(
        .id_16(1'd0),
        .id_17(1)
    ),
    input wire id_7,
    input tri id_8,
    output uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    output wand id_13
);
  wire id_18;
  parameter id_19 = 1;
  wire id_20 = id_7, id_21, id_22;
  wire id_23;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output uwire id_2,
    input  tri0  id_3
);
  assign id_2 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
