==39352== Cachegrind, a cache and branch-prediction profiler
==39352== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39352== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39352== Command: ./sift .
==39352== 
--39352-- warning: L3 cache found, using its data for the LL simulation.
--39352-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39352-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39352== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39352== (see section Limitations in user manual)
==39352== NOTE: further instances of this message will not be shown
==39352== 
==39352== I   refs:      3,167,698,658
==39352== I1  misses:            1,845
==39352== LLi misses:            1,826
==39352== I1  miss rate:          0.00%
==39352== LLi miss rate:          0.00%
==39352== 
==39352== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39352== D1  misses:        6,185,572  (  3,870,694 rd   +   2,314,878 wr)
==39352== LLd misses:        4,212,163  (  2,237,270 rd   +   1,974,893 wr)
==39352== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39352== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39352== 
==39352== LL refs:           6,187,417  (  3,872,539 rd   +   2,314,878 wr)
==39352== LL misses:         4,213,989  (  2,239,096 rd   +   1,974,893 wr)
==39352== LL miss rate:            0.1% (        0.1%     +         0.7%  )
