// Seed: 138402307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri id_5,
    output wand id_6,
    input wor id_7,
    input wor id_8,
    output supply0 id_9,
    input tri1 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  module_0(
      id_14, id_12, id_12, id_14, id_13, id_12
  );
  always_latch id_3 = #id_16 1;
endmodule
