INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'inst_memory' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'inst_memory'...
WARNING:sim - A core named 'inst_memory' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'inst_memory'...
Delivering associated files for 'inst_memory'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'inst_memory'...
Generating implementation netlist for 'inst_memory'...
INFO:sim - Pre-processing HDL files for 'inst_memory'...
Running synthesis for 'inst_memory'
Running ngcbuild...
Writing VEO instantiation template for 'inst_memory'...
Writing Verilog behavioral simulation model for 'inst_memory'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'inst_memory'...
Generating metadata file...
Generating ISE project...
XCO file found: inst_memory.xco
XMDF file found: inst_memory_xmdf.tcl
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt
-view all -origin_type imported
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.asy -view all
-origin_type imported
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.ngc -view all
-origin_type created
Checking file "E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.ngc" for
project device match ...
File "E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.ngc" device
information matches project device.
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.sym -view all
-origin_type imported
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/codjstu_design/lab5/ipcore_dir/tmp/_cg/inst_memory.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/inst_memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'inst_memory'.
