Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep 16 17:56:41 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder_timing_summary_routed.rpt -pb encoder_timing_summary_routed.pb -rpx encoder_timing_summary_routed.rpx -warn_on_violation
| Design       : encoder
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.457ns (49.793%)  route 4.494ns (50.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AA11                 IBUF (Prop_ibuf_I_O)         1.496     1.496 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.577     3.072    a_IBUF[0]
    SLICE_X0Y15          LUT4 (Prop_lut4_I2_O)        0.152     3.224 r  valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.918     6.142    valid_OBUF
    T16                  OBUF (Prop_obuf_I_O)         2.810     8.952 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     8.952    valid
    T16                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 5.202ns (62.176%)  route 3.165ns (37.824%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    Y13                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.497     2.996    a_IBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.124     3.120 r  x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.788    x_OBUF[0]
    AB11                 OBUF (Prop_obuf_I_O)         3.579     8.367 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.367    x[0]
    AB11                                                              r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 5.199ns (64.314%)  route 2.885ns (35.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    Y12                  IBUF (Prop_ibuf_I_O)         1.504     1.504 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           1.213     2.717    a_IBUF[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.841 r  x_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.512    x_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.571     8.083 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.083    x[1]
    Y11                                                               r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.604ns (69.891%)  route 0.691ns (30.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    AB12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.348     0.635    a_IBUF[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.680 r  x_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.023    x_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.272     2.295 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.295    x[1]
    Y11                                                               r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.596ns (68.952%)  route 0.719ns (31.048%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    Y12                  IBUF (Prop_ibuf_I_O)         0.271     0.271 f  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.400     0.671    a_IBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.716 r  x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.035    x_OBUF[0]
    AB11                 OBUF (Prop_obuf_I_O)         1.279     2.314 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.314    x[0]
    AB11                                                              r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.506ns (54.137%)  route 1.276ns (45.863%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    Y12                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.400     0.671    a_IBUF[2]
    SLICE_X0Y15          LUT4 (Prop_lut4_I0_O)        0.048     0.719 r  valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.876     1.595    valid_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.187     2.782 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.782    valid
    T16                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------





