# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 7 7 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
CPU 11 9 1
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 5
CPU 12 10 0
# CONTEXT CPU 1 12
CPU 12 11 2
CPU 12 12 3
UNBLOCK 13 9
CPU 13 10 0
CPU 13 13 1
CPU 13 11 2
# CONTEXT CPU 3 13
BLOCK 14 10
# CONTEXT CPU 0 14
CPU 14 13 1
CPU 14 11 2
CPU 14 14 3
BLOCK 15 11
BLOCK 15 14
UNBLOCK 15 10
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 3 1
CPU 18 0 2
CPU 18 2 3
CPU 19 1 0
CPU 19 3 1
CPU 19 0 2
CPU 19 2 3
# CONTEXT CPU 0 20
CPU 20 3 1
CPU 20 0 2
CPU 20 2 3
EXIT 21 2 3
CPU 21 6 0
CPU 21 3 1
CPU 21 0 2
# CONTEXT CPU 3 21
EXIT 22 0 2
CPU 22 6 0
CPU 22 3 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 6
# CONTEXT CPU 0 23
CPU 23 3 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
EXIT 24 3 1
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 4 3
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 8 2
CPU 25 4 3
CPU 26 7 0
# CONTEXT CPU 1 26
CPU 26 8 2
CPU 26 4 3
CPU 27 7 0
CPU 27 5 1
CPU 27 8 2
CPU 27 4 3
BLOCK 28 7
EXIT 28 4 3
# CONTEXT CPU 0 28
CPU 28 5 1
CPU 28 8 2
# CONTEXT CPU 3 28
UNBLOCK 29 7
# CONTEXT CPU 0 29
CPU 29 5 1
CPU 29 8 2
CPU 29 12 3
EXIT 30 5 1
BLOCK 30 8
BLOCK 30 12
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 8
UNBLOCK 31 12
CPU 31 9 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
CPU 32 9 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
CPU 33 9 0
CPU 33 10 1
CPU 33 13 2
CPU 33 11 3
BLOCK 34 13
# CONTEXT CPU 0 34
CPU 34 10 1
# CONTEXT CPU 2 34
CPU 34 11 3
BLOCK 35 10
BLOCK 35 11
UNBLOCK 35 13
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
UNBLOCK 36 10
UNBLOCK 36 11
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 14 0
# CONTEXT CPU 1 37
CPU 37 1 2
# CONTEXT CPU 3 37
BLOCK 38 14
# CONTEXT CPU 0 38
CPU 38 6 1
CPU 38 1 2
CPU 38 7 3
UNBLOCK 39 14
# CONTEXT CPU 0 39
CPU 39 6 1
CPU 39 1 2
CPU 39 7 3
# CONTEXT CPU 0 40
CPU 40 6 1
CPU 40 1 2
CPU 40 7 3
EXIT 41 1 2
CPU 41 8 0
CPU 41 6 1
# CONTEXT CPU 2 41
CPU 41 7 3
EXIT 42 7 3
CPU 42 8 0
CPU 42 6 1
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
CPU 43 8 0
CPU 43 6 1
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
EXIT 44 8 0
EXIT 44 6 1
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 12 2
# CONTEXT CPU 3 44
BLOCK 45 12
# CONTEXT CPU 0 45
CPU 45 10 1
# CONTEXT CPU 2 45
CPU 45 9 3
UNBLOCK 46 12
# CONTEXT CPU 0 46
CPU 46 10 1
# CONTEXT CPU 2 46
CPU 46 9 3
CPU 47 13 0
CPU 47 10 1
# CONTEXT CPU 2 47
CPU 47 9 3
BLOCK 48 9
CPU 48 13 0
CPU 48 10 1
CPU 48 11 2
# CONTEXT CPU 3 48
BLOCK 49 13
EXIT 49 10 1
UNBLOCK 49 9
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 49 11 2
# CONTEXT CPU 3 49
UNBLOCK 50 13
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 11 2
# CONTEXT CPU 3 50
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 11 2
CPU 51 14 3
EXIT 52 11 2
BLOCK 52 14
CPU 52 12 0
CPU 52 9 1
# CONTEXT CPU 2 52
CPU 52 -1 3
BLOCK 53 12
EXIT 53 9 1
UNBLOCK 53 14
# CONTEXT CPU 0 53
CPU 53 -1 1
# CONTEXT CPU 2 53
CPU 53 -1 3
UNBLOCK 54 12
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
CPU 54 -1 3
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 13 2
CPU 55 -1 3
BLOCK 56 13
CPU 56 14 0
# CONTEXT CPU 1 56
CPU 56 -1 2
CPU 56 -1 3
BLOCK 57 14
UNBLOCK 57 13
# CONTEXT CPU 0 57
CPU 57 12 1
CPU 57 -1 2
CPU 57 -1 3
UNBLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 12 1
# CONTEXT CPU 2 58
CPU 58 -1 3
BLOCK 59 12
# CONTEXT CPU 0 59
CPU 59 -1 1
# CONTEXT CPU 2 59
CPU 59 -1 3
UNBLOCK 60 12
CPU 60 13 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 -1 3
BLOCK 61 13
CPU 61 -1 0
CPU 61 12 1
CPU 61 14 2
CPU 61 -1 3
BLOCK 62 14
UNBLOCK 62 13
# CONTEXT CPU 0 62
CPU 62 12 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
CPU 63 13 0
CPU 63 12 1
# CONTEXT CPU 2 63
CPU 63 -1 3
EXIT 64 12 1
CPU 64 13 0
CPU 64 -1 1
CPU 64 14 2
CPU 64 -1 3
EXIT 65 13 0
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
EXIT 76 14 0
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
