<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center"><a name="_Toc337586068" id="_Toc337586068">ADVANCED  COMPUTER ARCHITECTURES</a></h1>
<p align="center" class="Syllabus_Code"><strong>Subject  Code: 10CS74</strong><br />
<h2 align="center"><a name="_Toc337586069" id="_Toc337586069">PART - A</a></h2>
<h3><a name="_Toc337586070" id="_Toc337586070">UNIT – 1: Fundamentals of Computer Design</a></h3>
<p>Introduction;  Classes of computers; Defining computer architecture; Trends in Technology,  power in Integrated Circuits and cost; Dependability; Measuring, reporting and  summarizing Performance; Quantitative Principles of computer design.<strong>6 Hours</strong></p>
<h3><a name="_Toc337586071" id="_Toc337586071">UNIT – 2: Pipelining</a></h3>
<p>Introduction;  Pipeline hazards; Implementation of pipeline; What makes pipelining hard to  implement?<strong>6 Hours</strong></p>
<h3><a name="_Toc337586072" id="_Toc337586072">UNIT – 3: Instruction –Level Parallelism – 1</a></h3>
<p>ILP: Concepts  and challenges; Basic Compiler Techniques for exposing ILP; Reducing Branch costs  with prediction; Overcoming Data hazards with Dynamic scheduling; Hardware  based speculation.<strong>7 Hours</strong></p>
<h3><a name="_Toc337586073" id="_Toc337586073">UNIT – 4: Instruction –Level Parallelism – 2</a></h3>
<p>Exploiting ILP  using multiple issue and static scheduling; Exploiting ILP using dynamic  scheduling, multiple issue and speculation; Advanced Techniques for instruction  delivery andSpeculation; The Intel Pentium 4 as example.<strong>7 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center"><a name="_Toc337586074" id="_Toc337586074">PART - B</a></h2>
<h3><a name="_Toc337586075" id="_Toc337586075">UNIT – 5: Multiprocessors and Thread –Level  Parallelism</a></h3>
<p>Introduction;  Symmetric shared-memory architectures; Performance of symmetric shared–memory  multiprocessors; Distributed shared memory and directory-based coherence;  Basics of synchronization; Models of Memory Consistency. <strong>7 Hours</strong></p>
<h3><a name="_Toc337586076" id="_Toc337586076">UNIT – 6: Review of Memory Hierarchy</a></h3>
<p>Introduction;  Cache performance; Cache Optimizations, Virtual memory. <strong>6 Hours</strong></p>
<h3><a name="_Toc337586077" id="_Toc337586077">UNIT – 7: Memory Hierarchy design</a></h3>
<p>Introduction;  Advanced optimizations of Cache performance; Memory technology and  optimizations; Protection: Virtual memory and virtual machines.<strong>6 Hours</strong></p>
<h3><a name="_Toc337586078" id="_Toc337586078">UNIT – 8: Hardware and Software for VLIW and EPIC</a></h3>
<p>Introduction:  Exploiting Instruction-Level Parallelism Statically; Detecting and Enhancing  Loop-Level Parallelism; Scheduling and Structuring Code for Parallelism;  Hardware<br />
  Support for  Exposing Parallelism: Predicated Instructions; Hardware Support for Compiler  Speculation; The Intel IA-64 Architecture and Itanium Processor; Conclusions.<strong>7  Hours</strong></p>
    
    </div>
    <div class='card'> 
<h4>Text Books:</h4>
<p>1. John L.  Hennessey and David A. Patterson: Computer Architecture, A Quantitative  Approach, 4th  Edition,  Elsevier, 2007. (Chapter. 1.1 to 1.9, 2.1 to 2.10, 4.1to 4.6, 5.1 to 5.4,  Appendix A, Appendix C, Appendix G)</p>
<h4>Reference Books:</h4>
<p>1. Kai Hwang:  Advanced Computer Architecture Parallelism, Scalability, Programability<strong>, </strong>2nd Edition<strong>, </strong>Tata  Mc Graw Hill, 2010. 75<br />
  2. David E.  Culler, Jaswinder Pal Singh, Anoop Gupta: Parallel Computer Architecture, A  Hardware / Software Approach, Morgan Kaufman, 1999.</p>
    
    </div>

</body>