// Seed: 2904892151
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    output tri   id_2
    , id_12,
    input  wor   id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri1  id_6,
    output tri1  id_7,
    input  tri1  id_8,
    input  wire  id_9,
    input  wor   id_10
);
  wor id_13;
  assign module_1.type_7 = 0;
  initial id_13 = id_3;
  always @(id_8 or posedge "" - id_9) force id_6 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri  id_2,
    input  wire id_3,
    output tri0 id_4
);
  always @(~id_0 or posedge 1) release id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_2,
      id_4,
      id_3,
      id_0,
      id_1
  );
  wire id_6 = id_6;
  initial id_2 = id_1 * id_1 * 1'd0;
endmodule
