library verilog;
use verilog.vl_types.all;
entity cordic is
    port(
        x_in            : in     vl_logic_vector(17 downto 0);
        y_in            : in     vl_logic_vector(17 downto 0);
        nd              : in     vl_logic;
        clk             : in     vl_logic;
        x_out           : out    vl_logic_vector(23 downto 0);
        phase_out       : out    vl_logic_vector(23 downto 0);
        rdy             : out    vl_logic
    );
end cordic;
