## Generated SDC file "/home/vishal/sonic-lite/scheduler/constraint.sdc"

## Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, the Altera Quartus II License Agreement,
## the Altera MegaCore Function License Agreement, or other 
## applicable license agreement, including, without limitation, 
## that your use is for the sole purpose of programming logic 
## devices manufactured by Altera and sold by Altera or its 
## authorized distributors.  Please refer to the applicable 
## agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

## DATE    "Tue Jan 26 01:53:54 2016"

##
## DEVICE  "5SGXEA7N2F45C2"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {pcie_refclk_p} -period 10.000 -waveform { 0.000 5.000 } [get_ports {pcie_refclk_p}]
create_clock -name {sfp_refclk} -period 1.552 -waveform { 0.000 0.776 } [get_ports {sfp_refclk}]
create_clock -name {osc_50_b3b} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b3b}]
create_clock -name {osc_50_b3d} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b3d}]
create_clock -name {osc_50_b4d} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b4d}]
create_clock -name {osc_50_b4a} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b4a}]
create_clock -name {osc_50_b7a} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b7a}]
create_clock -name {osc_50_b7d} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b7d}]
create_clock -name {osc_50_b8d} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b8d}]
create_clock -name {osc_50_b8a} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_50_b8a}]
create_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 0.193 -waveform { 0.000 0.096 } [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 0.193 -waveform { 0.000 0.096 } [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 0.193 -waveform { 0.000 0.096 } [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} -period 10.000 -waveform { 0.000 5.000 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} -period 10.000 -waveform { 0.000 5.000 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} -period 10.000 -waveform { 0.000 5.000 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -period 0.400 -waveform { 0.000 0.200 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}]
create_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} -period 4.000 -waveform { 0.000 2.000 } [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv}]
create_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 0.193 -waveform { 0.000 0.096 } [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {sv_reconfig_pma_testbus_clk_0} -source [get_pins -compatibility_mode -no_duplicates {host_pcieHostTop_ep7|pcie_ep_xcvr_cfg|alt_xcvr_reconfig_wrapper_inst|basic|s5|reg_init[0]|clk}] -master_clock {osc_50_b3b} [get_registers {host_pcieHostTop_ep7|pcie_ep_xcvr_cfg|alt_xcvr_reconfig_wrapper_inst|basic|s5|*pif[0]*|*grant*}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50.000 -multiply_by 25 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50.000 -multiply_by 1 -divide_by 20 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50.000 -multiply_by 1 -divide_by 40 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50.000 -multiply_by 8 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0}] -duty_cycle 50.000 -multiply_by 1 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk9}] -duty_cycle 50.000 -multiply_by 1 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|refiqclk9}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|refiqclk9}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|refiqclk9}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|refiqclk10}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk10}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk0}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk0}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 40 -divide_by 66 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 40 -divide_by 66 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 40 -divide_by 66 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma}] -duty_cycle 50.000 -multiply_by 1 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 10 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 10 -divide_by 66 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}] 
create_generated_clock -name {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} -source [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk}] -duty_cycle 50.000 -multiply_by 1 -divide_by 4 -master_clock {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin}] -duty_cycle 50.000 -multiply_by 32 -divide_by 66 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] 
create_generated_clock -name {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin}] -duty_cycle 50.000 -multiply_by 32 -divide_by 66 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -master_clock {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -divide_by 20 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50.000 -multiply_by 1 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50.000 -multiply_by 8 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0}] -duty_cycle 50.000 -multiply_by 1 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50.000 -multiply_by 8 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 20 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 40 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk9}] -duty_cycle 50.000 -multiply_by 1 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 20 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 20 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50.000 -multiply_by 1 -divide_by 40 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50.000 -multiply_by 2 -divide_by 40 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}] -duty_cycle 50.000 -multiply_by 40 -divide_by 66 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[2].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} -source [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk}] -duty_cycle 50.000 -multiply_by 1 -master_clock {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} [get_pins {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[1].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}] 
create_generated_clock -name {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].generic_pll_inst_div.generic_pll_inst_div.tx_clkdiv33_plls~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].generic_pll_inst_div.generic_pll_inst_div.tx_clkdiv33_plls~FRACTIONAL_PLL|refclkin}] -duty_cycle 50.000 -multiply_by 32 -divide_by 66 -master_clock {sfp_refclk} [get_pins {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].generic_pll_inst_div.generic_pll_inst_div.tx_clkdiv33_plls~FRACTIONAL_PLL|vcoph[0]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -setup 0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -hold 0.090  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -hold 0.090  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {osc_50_b4a}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {osc_50_b4a}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {osc_50_b3b}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {osc_50_b3b}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {sfp_refclk}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {sfp_refclk}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -hold 0.090  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -hold 0.090  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {osc_50_b4a}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {osc_50_b4a}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {osc_50_b3b}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {osc_50_b3b}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -rise_to [get_clocks {sfp_refclk}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}] -fall_to [get_clocks {sfp_refclk}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {osc_50_b4a}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {osc_50_b4a}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {osc_50_b4a}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {osc_50_b4a}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {osc_50_b4a}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -rise_to [get_clocks {osc_50_b4a}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {osc_50_b4a}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b4a}] -fall_to [get_clocks {osc_50_b4a}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.100  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {osc_50_b3b}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {osc_50_b3b}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {osc_50_b3b}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {osc_50_b3b}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  0.100  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {osc_50_b3b}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -rise_to [get_clocks {osc_50_b3b}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {osc_50_b3b}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {osc_50_b3b}] -fall_to [get_clocks {osc_50_b3b}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {sfp_refclk}] -rise_to [get_clocks {sfp_refclk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {sfp_refclk}] -rise_to [get_clocks {sfp_refclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {sfp_refclk}] -fall_to [get_clocks {sfp_refclk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {sfp_refclk}] -fall_to [get_clocks {sfp_refclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {sfp_refclk}] -rise_to [get_clocks {sfp_refclk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {sfp_refclk}] -rise_to [get_clocks {sfp_refclk}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {sfp_refclk}] -fall_to [get_clocks {sfp_refclk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {sfp_refclk}] -fall_to [get_clocks {sfp_refclk}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -rise_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -rise_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -fall_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -fall_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -rise_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -rise_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -fall_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {sv_reconfig_pma_testbus_clk_0}] -fall_to [get_clocks {sv_reconfig_pma_testbus_clk_0}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -rise_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}] -fall_to [get_clocks {osc_50_b3b}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {osc_50_b4a}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {osc_50_b4a}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {osc_50_b4a}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {osc_50_b4a}]  0.110  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {altera_reserved_tck}]  20.000 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay  -clock [get_clocks {altera_reserved_tck}]  20.000 [get_ports {altera_reserved_tms}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay  -clock [get_clocks {altera_reserved_tck}]  20.000 [get_ports {altera_reserved_tdo}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {sv_reconfig_pma_testbus_clk_0}] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {sv_reconfig_pma_testbus_clk_0}] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {sv_reconfig_pma_testbus_clk_0}] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {sv_reconfig_pma_testbus_clk_0}] 
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] 
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout }] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {sv_reconfig_pma_testbus_clk_0}] 
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] 
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout }] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] 
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout }] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] 
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout }] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] 
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout }] 
set_clock_groups -exclusive -group [get_clocks {altera_reserved_tck}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  -to  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]
set_false_path  -from  [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  -to  [get_clocks {sfp_refclk}]
set_false_path  -from  [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  -to  [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {host_pcieHostTop_ep7|pcie_ep_pcie|altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]
set_false_path  -from  [get_clocks {osc_50_b4a}]  -to  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]  -to  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]
set_false_path  -from  [get_clocks {osc_50_b4a}]  -to  [get_clocks {tile_0|lSchedulerTop_dtp_phy_pma4_phy10g|xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native_inst|sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {tile_0|lSchedulerTop_phys|phy|altera_xcvr_10gbaser_wrapper_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {tile_0|lSchedulerTop_clocks_pll156|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {osc_50_b4a}]
set_false_path -to [get_registers {*alt_xcvr_csr_common*csr_pll_locked*[2]*}]
set_false_path -to [get_registers {*alt_xcvr_csr_common*csr_rx_is_locked*[2]*}]
set_false_path -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
set_false_path -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
set_false_path -from [get_pins -compatibility_mode {*stratixv_hssi_gen3_pcie_hip|testinhip[*]}] 
set_false_path -from [get_pins -compatibility_mode {*stratixv_hssi_gen3_pcie_hip|testin1hip[*]}] 
set_false_path -from [get_registers {*sv_xcvr_pipe_native*}] -to [get_registers {*altpcie_rs_serdes|*}]
set_false_path -to [get_registers {*altpcie_rs_serdes|tx_cal_busy_r[0]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|rx_cal_busy_r[0]}]
set_false_path -hold -from [get_keepers {*|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|pif_interface_sel}] 
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]


#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
set_max_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
set_max_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
set_max_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -from [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
set_min_delay -to [get_ports { mkPcieEndpointS5:host_pcieHostTop_ep7|altera_pcie_sv_hip_ast_wrapper:pcie_ep_pcie|altpcie_sv_hip_ast_hwtcl:altera_pcie_sv_hip_ast_wrapper_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|sv_10g_pma:lSchedulerTop_dtp_phy_pma4_phy10g|altera_xcvr_low_latency_phy:xcvr_low_latency_phy_0|sv_xcvr_low_latency_phy_nr:sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[2].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
set_min_delay -from [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
set_min_delay -to [get_ports { mkConnectalTop:tile_0|mkAlteraEthPhy:lSchedulerTop_phys|altera_xcvr_10gbaser_wrapper:phy|altera_xcvr_10gbaser:altera_xcvr_10gbaser_wrapper_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[1].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000


#**************************************************************
# Set Input Transition
#**************************************************************

