@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\git\FPGA\And_Gate.vhd":4:7:4:14|Top entity is set to And_Gate.
@N: CD630 :"C:\git\FPGA\And_Gate.vhd":4:7:4:14|Synthesizing work.and_gate.rtl.
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\And_Gate.vhd":4:7:4:14|Selected library: work cell: And_Gate view rtl as top level
@N: NF107 :"C:\git\FPGA\And_Gate.vhd":4:7:4:14|Selected library: work cell: And_Gate view rtl as top level

