
*** Running vivado
    with args -log reference_image_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reference_image_RAM.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source reference_image_RAM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 321.598 ; gain = 87.113
INFO: [Synth 8-638] synthesizing module 'reference_image_RAM' [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/synth/reference_image_RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'reference_image_RAM' (9#1) [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/synth/reference_image_RAM.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 578.348 ; gain = 343.863
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 578.348 ; gain = 343.863
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 647.148 ; gain = 1.316
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 647.148 ; gain = 412.664
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 647.148 ; gain = 412.664
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 647.148 ; gain = 412.664
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 647.148 ; gain = 412.664
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 647.148 ; gain = 412.664
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 706.250 ; gain = 471.766
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 706.250 ; gain = 471.766
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 715.777 ; gain = 481.293
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 715.777 ; gain = 481.293

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 715.777 ; gain = 481.293
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 728.336 ; gain = 493.852
