18-11:10:21  INFO: logging file is: ./demo/cell_apr/outputs/c153\00_LOG_09_18_11.txt
18-11:10:21  INFO: ************Create Cell Apr: c153 Logger************
18-11:10:21  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
18-11:10:21  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_AA : 84 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, AA_W : 186 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
18-11:10:21  INFO: tech->Load tech files of tech:c153 sucessfully
18-11:10:21  INFO: ascell-> Begin processing techc153 @ Thu Sep 18 11:10:21 2025
18-11:10:21  INFO: c153, (DFBFB1, 40 devices), 40 devices
18-11:10:21  INFO: -----    DFBFB1:      ff False False undef
18-11:10:21  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
18-11:10:21  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
18-11:10:21  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
18-11:10:21  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
18-11:10:21  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q_2
18-11:10:22  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB1: cross1
18-11:10:22  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross1
18-11:10:22  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB1: cross2
18-11:10:22  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross2
18-11:10:22  INFO: c153, (DFCFB1, 36 devices), 36 devices
18-11:10:22  INFO: -----    DFCFB1:      ff False False undef
18-11:10:22  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
18-11:10:22  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q_2
18-11:10:22  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFB1: cross1
18-11:10:22  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross1
18-11:10:22  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFB1: cross2
18-11:10:22  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross2
18-11:10:22  INFO: c153, (DFCFQ1, 34 devices), 34 devices
18-11:10:22  INFO: -----    DFCFQ1:      ff False False undef
18-11:10:22  INFO: 1. clock pattern: pattern: CLK1 in DFCFQ1: clk
18-11:10:22  INFO: 2. inputs inv pattern: pattern: INV in DFCFQ1: ininv_RN_0
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q_2
18-11:10:22  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFQ1: cross1
18-11:10:22  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross1
18-11:10:22  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFQ1: cross2
18-11:10:22  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross2
18-11:10:22  INFO: c153, (DFCRB1, 36 devices), 36 devices
18-11:10:22  INFO: -----    DFCRB1:      ff False False undef
18-11:10:22  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
18-11:10:22  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
18-11:10:22  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q_2
18-11:10:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRB1: cross1
18-11:10:23  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross1
18-11:10:23  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRB1: cross2
18-11:10:23  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross2
18-11:10:23  INFO: c153, (DFCRN1, 32 devices), 32 devices
18-11:10:23  INFO: -----    DFCRN1:      ff False False undef
18-11:10:23  INFO: 1. clock pattern: pattern: CLK1 in DFCRN1: clk
18-11:10:23  INFO: 2. inputs inv pattern: pattern: INV in DFCRN1: ininv_RN_0
18-11:10:23  INFO: 3. output pattern: pattern: INV in DFCRN1: out_QN
18-11:10:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRN1: cross1
18-11:10:23  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross1
18-11:10:23  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRN1: cross2
18-11:10:23  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross2
18-11:10:23  INFO: c153, (DFCRQ1, 34 devices), 34 devices
18-11:10:23  INFO: -----    DFCRQ1:      ff False False undef
18-11:10:23  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
18-11:10:23  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_RN_0
18-11:10:23  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in DFCRQ1: out_Q
18-11:10:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRQ1: cross1
18-11:10:23  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross1
18-11:10:23  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRQ1: cross2
18-11:10:23  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross2
18-11:10:23  INFO: c153, (DFNFB1, 28 devices), 28 devices
18-11:10:23  INFO: -----    DFNFB1:      ff False False undef
18-11:10:23  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
18-11:10:23  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
18-11:10:23  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
18-11:10:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNFB1: cross1
18-11:10:23  INFO: 5.2  back track 1 pattern: pattern: INV in DFNFB1: cross1
18-11:10:23  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNFB1: cross2
18-11:10:23  INFO: 5.4  back track 2 pattern: pattern: INV in DFNFB1: cross2
18-11:10:23  INFO: c153, (DFNRB1, 28 devices), 28 devices
18-11:10:23  INFO: -----    DFNRB1:      ff False False undef
18-11:10:23  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
18-11:10:23  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
18-11:10:23  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
18-11:10:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRB1: cross1
18-11:10:24  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRB1: cross1
18-11:10:24  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRB1: cross2
18-11:10:24  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRB1: cross2
18-11:10:24  INFO: c153, (DFNRN1, 26 devices), 26 devices
18-11:10:24  INFO: -----    DFNRN1:      ff False False undef
18-11:10:24  INFO: 1. clock pattern: pattern: CLK1 in DFNRN1: clk
18-11:10:24  INFO: 3. output pattern: pattern: INV in DFNRN1: out_QN
18-11:10:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRN1: cross1
18-11:10:24  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRN1: cross1
18-11:10:24  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRN1: cross2
18-11:10:24  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRN1: cross2
18-11:10:24  INFO: c153, (DFNRQ1, 26 devices), 26 devices
18-11:10:24  INFO: -----    DFNRQ1:      ff False False undef
18-11:10:24  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
18-11:10:24  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
18-11:10:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRQ1: cross1
18-11:10:24  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRQ1: cross1
18-11:10:24  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRQ1: cross2
18-11:10:24  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRQ1: cross2
18-11:10:24  INFO: c153, (DFPFB1, 34 devices), 34 devices
18-11:10:24  INFO: -----    DFPFB1:      ff False False undef
18-11:10:24  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
18-11:10:24  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
18-11:10:24  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q_2
18-11:10:24  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
18-11:10:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPFB1: cross1
18-11:10:25  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPFB1: cross1
18-11:10:25  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPFB1: cross2
18-11:10:25  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPFB1: cross2
18-11:10:25  INFO: c153, (DFPRB1, 34 devices), 34 devices
18-11:10:25  INFO: -----    DFPRB1:      ff False False undef
18-11:10:25  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
18-11:10:25  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
18-11:10:25  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q_2
18-11:10:25  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
18-11:10:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPRB1: cross1
18-11:10:26  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPRB1: cross1
18-11:10:26  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPRB1: cross2
18-11:10:26  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPRB1: cross2
18-11:10:26  INFO: c153, (DFPRQ1, 32 devices), 32 devices
18-11:10:26  INFO: -----    DFPRQ1:      ff False False undef
18-11:10:26  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
18-11:10:26  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in DFPRQ1: out_Q
18-11:10:26  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPRQ1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPRQ1: cross1
18-11:10:27  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPRQ1: cross2
18-11:10:27  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPRQ1: cross2
18-11:10:27  INFO: c153, (LACHB1, 21 devices), 21 devices
18-11:10:27  INFO: -----    LACHB1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
18-11:10:27  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_5 in LACHB1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
18-11:10:27  INFO: c153, (LANHB1, 18 devices), 18 devices
18-11:10:27  INFO: -----    LANHB1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
18-11:10:27  INFO: c153, (LANHN1, 16 devices), 16 devices
18-11:10:27  INFO: -----    LANHN1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANHN1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANHN1: out_QN
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHN1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANHN1: cross1
18-11:10:27  INFO: c153, (LANHQ1, 16 devices), 16 devices
18-11:10:27  INFO: -----    LANHQ1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANHQ1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANHQ1: out_Q
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHQ1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANHQ1: cross1
18-11:10:27  INFO: c153, (LANLB1, 18 devices), 18 devices
18-11:10:27  INFO: -----    LANLB1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
18-11:10:27  INFO: c153, (LANLN1, 16 devices), 16 devices
18-11:10:27  INFO: -----    LANLN1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANLN1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANLN1: out_QN
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLN1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANLN1: cross1
18-11:10:27  INFO: c153, (LANLQ1, 16 devices), 16 devices
18-11:10:27  INFO: -----    LANLQ1:   latch False False undef
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in LANLQ1: clk
18-11:10:27  INFO: 3. output pattern: pattern: INV in LANLQ1: out_Q
18-11:10:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLQ1: cross1
18-11:10:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANLQ1: cross1
18-11:10:27  INFO: c153, (SDBFB1, 48 devices), 48 devices
18-11:10:27  INFO: -----    SDBFB1:  scanff False False    SE
18-11:10:27  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
18-11:10:27  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
18-11:10:27  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
18-11:10:27  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
18-11:10:27  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q_2
18-11:10:27  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
18-11:10:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBFB1: sesi
18-11:10:28  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBFB1: cross1
18-11:10:28  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross1
18-11:10:28  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBFB1: cross2
18-11:10:28  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross2
18-11:10:28  INFO: c153, (SDBRB1, 48 devices), 48 devices
18-11:10:28  INFO: -----    SDBRB1:  scanff False False    SE
18-11:10:28  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
18-11:10:28  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
18-11:10:28  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
18-11:10:28  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
18-11:10:28  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q_2
18-11:10:28  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
18-11:10:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBRB1: sesi
18-11:10:29  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBRB1: cross1
18-11:10:29  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBRB1: cross1
18-11:10:29  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBRB1: cross2
18-11:10:29  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBRB1: cross2
18-11:10:29  INFO: c153, (SDBRQ1, 48 devices), 48 devices
18-11:10:29  INFO: -----    SDBRQ1:  scanff False False    SE
18-11:10:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
18-11:10:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
18-11:10:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
18-11:10:29  INFO: 3. output pattern: pattern: LOGIC3_1 in SDBRQ1: out_Q
18-11:10:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBRQ1: sesi
18-11:10:29  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBRQ1: cross1
18-11:10:30  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBRQ1: cross1
18-11:10:30  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBRQ1: cross2
18-11:10:30  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBRQ1: cross2
18-11:10:30  INFO: c153, (TLATNCAD1, 18 devices), 18 devices
18-11:10:30  INFO: ----- TLATNCAD1: clockgate  True False undef
18-11:10:30  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
18-11:10:30  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNCAD1: out_ECK
18-11:10:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in TLATNCAD1: cross1
18-11:10:30  INFO: 5.2  back track 1 pattern: pattern: INV in TLATNCAD1: cross1
18-11:10:30  INFO: c153, (TLATNTSCAD1, 24 devices), 24 devices
18-11:10:30  INFO: -----TLATNTSCAD1: clockgate  True False    SE
18-11:10:30  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
18-11:10:30  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: out_ECK
18-11:10:30  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_OR2 in TLATNTSCAD1: inputs
18-11:10:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in TLATNTSCAD1: cross1
18-11:10:30  INFO: 5.2  back track 1 pattern: pattern: INV in TLATNTSCAD1: cross1
18-11:10:30  INFO: Write GDS: ./demo/cell_apr/outputs/c153\top.gds
