vendor_name = ModelSim
source_file = 1, /home/kmucs/logical/7:1 mux/Vhdl1.vhd
source_file = 1, /home/kmucs/logical/7:1 mux/Waveform.vwf
source_file = 1, /home/kmucs/logical/4:1/test_mux.vhd
source_file = 1, /home/kmucs/logical/7:1 mux/Waveform1.vwf
source_file = 1, /home/kmucs/logical/7:1 mux/Waveform2.vwf
source_file = 1, /home/kmucs/logical/7:1 mux/simulation/qsim/work/Waveform.vwf
source_file = 1, /home/kmucs/logical/7:1 mux/simulation/qsim/Waveform.vwf
source_file = 1, /home/kmucs/logical/7:1 mux/Waveform3.vwf
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/kmucs/logical/7:1 mux/db/test_mux.cbx.xml
design_name = hard_block
design_name = test_mux
instance = comp, \OUTPUT[0]~output\, OUTPUT[0]~output, test_mux, 1
instance = comp, \OUTPUT[1]~output\, OUTPUT[1]~output, test_mux, 1
instance = comp, \OUTPUT[2]~output\, OUTPUT[2]~output, test_mux, 1
instance = comp, \OUTPUT[3]~output\, OUTPUT[3]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[0]~output\, DEC_MON_OUT[0]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[1]~output\, DEC_MON_OUT[1]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[2]~output\, DEC_MON_OUT[2]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[3]~output\, DEC_MON_OUT[3]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[4]~output\, DEC_MON_OUT[4]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[5]~output\, DEC_MON_OUT[5]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[6]~output\, DEC_MON_OUT[6]~output, test_mux, 1
instance = comp, \DEC_MON_OUT[7]~output\, DEC_MON_OUT[7]~output, test_mux, 1
instance = comp, \SEL[1]~input\, SEL[1]~input, test_mux, 1
instance = comp, \INPUT[2]~input\, INPUT[2]~input, test_mux, 1
instance = comp, \INPUT[1]~input\, INPUT[1]~input, test_mux, 1
instance = comp, \INPUT[5]~input\, INPUT[5]~input, test_mux, 1
instance = comp, \SEL[0]~input\, SEL[0]~input, test_mux, 1
instance = comp, \SEL[2]~input\, SEL[2]~input, test_mux, 1
instance = comp, \OUTPUT~1\, OUTPUT~1, test_mux, 1
instance = comp, \INPUT[0]~input\, INPUT[0]~input, test_mux, 1
instance = comp, \OUTPUT~2\, OUTPUT~2, test_mux, 1
instance = comp, \INPUT[4]~input\, INPUT[4]~input, test_mux, 1
instance = comp, \OUTPUT~0\, OUTPUT~0, test_mux, 1
instance = comp, \INPUT[3]~input\, INPUT[3]~input, test_mux, 1
instance = comp, \OUTPUT~3\, OUTPUT~3, test_mux, 1
instance = comp, \INPUT[6]~input\, INPUT[6]~input, test_mux, 1
instance = comp, \OUTPUT~4\, OUTPUT~4, test_mux, 1
instance = comp, \OUTPUT~5\, OUTPUT~5, test_mux, 1
instance = comp, \Mux1~3\, Mux1~3, test_mux, 1
instance = comp, \Mux1~2\, Mux1~2, test_mux, 1
instance = comp, \Mux1~0\, Mux1~0, test_mux, 1
instance = comp, \Mux1~1\, Mux1~1, test_mux, 1
instance = comp, \Mux1~4\, Mux1~4, test_mux, 1
instance = comp, \Mux8~3\, Mux8~3, test_mux, 1
instance = comp, \Mux8~4\, Mux8~4, test_mux, 1
instance = comp, \OUTPUT~8\, OUTPUT~8, test_mux, 1
instance = comp, \Mux8~5\, Mux8~5, test_mux, 1
instance = comp, \Mux8~0\, Mux8~0, test_mux, 1
instance = comp, \Mux8~1\, Mux8~1, test_mux, 1
instance = comp, \OUTPUT~6\, OUTPUT~6, test_mux, 1
instance = comp, \Mux8~2\, Mux8~2, test_mux, 1
instance = comp, \OUTPUT~7\, OUTPUT~7, test_mux, 1
instance = comp, \OUTPUT~9\, OUTPUT~9, test_mux, 1
instance = comp, \Mux8~6\, Mux8~6, test_mux, 1
