/**
 *
 * @file PWM_RegisterDefines_GEN_FLTSRC1.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 dic. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 dic. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_FLTSRC1_H_
#define XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_FLTSRC1_H_

#include <xDriver_MCU/Common/xHeader/MCU_Variables.h>

/******************************************************************************************
************************************ 26 GEN_FLTSRC1 *********************************************
******************************************************************************************/
/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP0_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_R_DCMP0_BIT    ((uint32_t) 0UL)
#define PWM_GEN_FLTSRC1_R_DCMP0_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP0_ENA    ((uint32_t) 0x00000001UL)

#define PWM_GEN_FLTSRC1_DCMP0_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP0_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP1_MASK    ((uint32_t) 0x00000002UL)
#define PWM_GEN_FLTSRC1_R_DCMP1_BIT    ((uint32_t) 1UL)
#define PWM_GEN_FLTSRC1_R_DCMP1_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP1_ENA    ((uint32_t) 0x00000002UL)

#define PWM_GEN_FLTSRC1_DCMP1_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP1_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP2_MASK    ((uint32_t) 0x00000004UL)
#define PWM_GEN_FLTSRC1_R_DCMP2_BIT    ((uint32_t) 2UL)
#define PWM_GEN_FLTSRC1_R_DCMP2_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP2_ENA    ((uint32_t) 0x00000004UL)

#define PWM_GEN_FLTSRC1_DCMP2_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP2_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP3_MASK    ((uint32_t) 0x00000008UL)
#define PWM_GEN_FLTSRC1_R_DCMP3_BIT    ((uint32_t) 3UL)
#define PWM_GEN_FLTSRC1_R_DCMP3_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP3_ENA    ((uint32_t) 0x00000008UL)

#define PWM_GEN_FLTSRC1_DCMP3_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP3_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP4_MASK    ((uint32_t) 0x00000010UL)
#define PWM_GEN_FLTSRC1_R_DCMP4_BIT    ((uint32_t) 4UL)
#define PWM_GEN_FLTSRC1_R_DCMP4_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP4_ENA    ((uint32_t) 0x00000010UL)

#define PWM_GEN_FLTSRC1_DCMP4_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP4_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP5_MASK    ((uint32_t) 0x00000020UL)
#define PWM_GEN_FLTSRC1_R_DCMP5_BIT    ((uint32_t) 5UL)
#define PWM_GEN_FLTSRC1_R_DCMP5_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP5_ENA    ((uint32_t) 0x00000020UL)

#define PWM_GEN_FLTSRC1_DCMP5_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP5_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP6_MASK    ((uint32_t) 0x00000040UL)
#define PWM_GEN_FLTSRC1_R_DCMP6_BIT    ((uint32_t) 6UL)
#define PWM_GEN_FLTSRC1_R_DCMP6_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP6_ENA    ((uint32_t) 0x00000040UL)

#define PWM_GEN_FLTSRC1_DCMP6_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP6_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP6_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_FLTSRC1_R_DCMP7_MASK    ((uint32_t) 0x00000080UL)
#define PWM_GEN_FLTSRC1_R_DCMP7_BIT    ((uint32_t) 7UL)
#define PWM_GEN_FLTSRC1_R_DCMP7_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_R_DCMP7_ENA    ((uint32_t) 0x00000080UL)

#define PWM_GEN_FLTSRC1_DCMP7_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_FLTSRC1_DCMP7_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_FLTSRC1_DCMP7_ENA    ((uint32_t) 0x00000001UL)
/*--------*/


#endif /* XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_FLTSRC1_H_ */
