<h1>5-Bit Up Down Counter</h1>
5-bit counter in Verilog with signal priorities: Load has highest priority, followed by Down, and then Up. Includes flags for high (31) and low (0) count values. Testbench with multiple test cases provided.


![image](https://github.com/user-attachments/assets/b62b4e35-8bd2-4ee1-8c5b-aef5982e9e7c)

