TimeQuest Timing Analyzer report for cpu_core
Wed Apr 17 13:23:49 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 15. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 32. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 48. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.79 MHz ; 191.79 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -4.214 ; -229.523      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.604 ; -3.520        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.119 ; 0.000         ;
; i_CORE_CLK                                                   ; 0.310 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -234.656      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.431  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.214 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.145      ;
; -4.114 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.049      ;
; -4.114 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.045      ;
; -4.099 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.031      ;
; -4.097 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.030      ;
; -4.086 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.017      ;
; -4.075 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.008      ;
; -4.068 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.999      ;
; -4.047 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.982      ;
; -4.033 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.967      ;
; -4.027 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.958      ;
; -4.026 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.958      ;
; -3.999 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.931      ;
; -3.985 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.917      ;
; -3.891 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.823      ;
; -3.872 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.804      ;
; -3.867 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.799      ;
; -3.867 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.800      ;
; -3.855 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.787      ;
; -3.847 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.781      ;
; -3.845 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.777      ;
; -3.842 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.776      ;
; -3.841 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.773      ;
; -3.830 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.763      ;
; -3.816 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.748      ;
; -3.791 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.725      ;
; -3.777 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.710      ;
; -3.774 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.706      ;
; -3.758 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.691      ;
; -3.758 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.689      ;
; -3.752 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.688      ;
; -3.747 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.685      ;
; -3.747 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.678      ;
; -3.741 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.677      ;
; -3.732 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.667      ;
; -3.730 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.663      ;
; -3.726 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.659      ;
; -3.726 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.658      ;
; -3.723 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.655      ;
; -3.716 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.652      ;
; -3.703 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.634      ;
; -3.702 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.634      ;
; -3.701 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.634      ;
; -3.696 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.631      ;
; -3.681 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.612      ;
; -3.680 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.612      ;
; -3.677 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.608      ;
; -3.669 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.603      ;
; -3.638 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 4.575      ;
; -3.637 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.568      ;
; -3.636 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 4.564      ;
; -3.632 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.564      ;
; -3.631 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.562      ;
; -3.622 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 4.550      ;
; -3.616 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.548      ;
; -3.611 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.549      ;
; -3.605 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.539      ;
; -3.594 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 4.523      ;
; -3.581 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.516      ;
; -3.580 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.516      ;
; -3.578 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.377     ; 4.196      ;
; -3.577 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.512      ;
; -3.574 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 4.502      ;
; -3.566 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.498      ;
; -3.565 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.498      ;
; -3.562 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.494      ;
; -3.560 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.492      ;
; -3.555 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.487      ;
; -3.545 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.478      ;
; -3.534 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.465      ;
; -3.523 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.375     ; 4.143      ;
; -3.522 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.453      ;
; -3.521 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 4.458      ;
; -3.519 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.454      ;
; -3.518 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.451      ;
; -3.516 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.448      ;
; -3.500 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.431      ;
; -3.494 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.432      ;
; -3.488 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.419      ;
; -3.484 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.419      ;
; -3.482 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.416      ;
; -3.479 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.410      ;
; -3.477 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.413      ;
; -3.475 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.409      ;
; -3.459 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.393      ;
; -3.457 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 4.393      ;
; -3.451 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.382      ;
; -3.447 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 4.376      ;
; -3.444 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.377      ;
; -3.440 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 4.721      ;
; -3.439 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.371      ;
; -3.438 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.370      ;
; -3.426 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.359      ;
; -3.424 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 4.358      ;
; -3.422 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 4.353      ;
; -3.414 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.347      ;
; -3.407 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 4.342      ;
; -3.407 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.340      ;
; -3.404 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 4.336      ;
; -3.401 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 4.334      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                         ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.604 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.191      ; 0.614      ;
; -0.450 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.229      ; 0.639      ;
; -0.442 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.097      ; 0.634      ;
; -0.421 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.098      ; 0.614      ;
; -0.407 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.125      ; 0.615      ;
; -0.405 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.126      ; 0.615      ;
; -0.397 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.125      ; 0.615      ;
; -0.394 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.125      ; 0.614      ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                         ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.119 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.424      ; 0.573      ;
; 0.133 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.389      ; 0.552      ;
; 0.207 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.314      ; 0.551      ;
; 0.208 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.314      ; 0.552      ;
; 0.208 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.314      ; 0.552      ;
; 0.209 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.313      ; 0.552      ;
; 0.238 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.284      ; 0.552      ;
; 0.256 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.284      ; 0.570      ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.310 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.874      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.888      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.891      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.896      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.896      ;
; 0.330 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.895      ;
; 0.338 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 0.906      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.906      ;
; 0.344 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 0.916      ;
; 0.351 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.915      ;
; 0.358 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.925      ;
; 0.359 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.138      ; 0.684      ;
; 0.361 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.927      ;
; 0.368 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 0.932      ;
; 0.369 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.370      ; 0.926      ;
; 0.371 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.589      ;
; 0.374 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.934      ;
; 0.377 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 0.945      ;
; 0.379 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.939      ;
; 0.381 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.948      ;
; 0.383 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.946      ;
; 0.385 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.945      ;
; 0.387 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.950      ;
; 0.399 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.962      ;
; 0.401 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.619      ;
; 0.401 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.619      ;
; 0.402 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.965      ;
; 0.402 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.621      ;
; 0.415 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.975      ;
; 0.424 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.643      ;
; 0.442 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.097     ; 0.532      ;
; 0.443 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.097     ; 0.533      ;
; 0.454 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.892      ;
; 0.457 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.126     ; 0.518      ;
; 0.466 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.404      ; 1.027      ;
; 0.468 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.125     ; 0.530      ;
; 0.468 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.125     ; 0.530      ;
; 0.470 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.125     ; 0.532      ;
; 0.471 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.125     ; 0.533      ;
; 0.474 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.693      ;
; 0.480 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.126     ; 0.541      ;
; 0.480 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.125     ; 0.542      ;
; 0.481 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.194      ; 0.892      ;
; 0.493 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.933      ;
; 0.499 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.718      ;
; 0.511 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.199      ; 0.927      ;
; 0.517 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.085      ;
; 0.517 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.197      ; 0.931      ;
; 0.519 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.086      ;
; 0.523 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.959      ;
; 0.524 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.196      ; 0.937      ;
; 0.526 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.191     ; 0.522      ;
; 0.527 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.191     ; 0.523      ;
; 0.543 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.762      ;
; 0.545 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.763      ;
; 0.545 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.763      ;
; 0.545 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.194      ; 0.956      ;
; 0.546 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.765      ;
; 0.546 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.194      ; 0.957      ;
; 0.546 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.196      ; 0.959      ;
; 0.547 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.196      ; 0.960      ;
; 0.553 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.772      ;
; 0.556 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.124      ;
; 0.557 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 1.120      ;
; 0.564 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.782      ;
; 0.565 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.229     ; 0.523      ;
; 0.566 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.784      ;
; 0.566 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.784      ;
; 0.566 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.785      ;
; 0.572 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.139      ;
; 0.574 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.127      ; 0.918      ;
; 0.575 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.135      ;
; 0.583 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.148      ;
; 0.584 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.098     ; 0.673      ;
; 0.590 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.155      ;
; 0.592 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 1.156      ;
; 0.595 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.370      ; 1.152      ;
; 0.595 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.161      ;
; 0.601 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.167      ;
; 0.601 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.170      ;
; 0.601 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.820      ;
; 0.603 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.821      ;
; 0.611 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.177      ;
; 0.613 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.370      ; 1.170      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.425 ; 0.566 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.171 ; 0.041 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 6.286 ; 6.322 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 6.009 ; 5.991 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.801 ; 5.810 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.286 ; 6.322 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.513 ; 5.517 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.211 ; 6.220 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.009 ; 6.035 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.318 ; 5.330 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.828 ; 5.868 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.208 ; 5.217 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.871 ; 5.852 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.671 ; 5.678 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.137 ; 6.169 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.394 ; 5.396 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.065 ; 6.072 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 5.871 ; 5.894 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.208 ; 5.217 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.697 ; 5.733 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 215.24 MHz ; 215.24 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.646 ; -192.581      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.474 ; -2.684        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.160 ; 0.000         ;
; i_CORE_CLK                                                   ; 0.286 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -234.656      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.444  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.646 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.586      ;
; -3.586 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.526      ;
; -3.568 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.508      ;
; -3.562 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.504      ;
; -3.559 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.499      ;
; -3.556 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.498      ;
; -3.542 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.482      ;
; -3.533 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.473      ;
; -3.526 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.466      ;
; -3.513 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.453      ;
; -3.500 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.441      ;
; -3.491 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.431      ;
; -3.484 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.425      ;
; -3.449 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.390      ;
; -3.414 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.355      ;
; -3.404 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.344      ;
; -3.364 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.304      ;
; -3.352 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.295      ;
; -3.344 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.285      ;
; -3.339 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.279      ;
; -3.337 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.278      ;
; -3.325 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.265      ;
; -3.322 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.263      ;
; -3.315 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.256      ;
; -3.302 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.243      ;
; -3.291 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.234      ;
; -3.286 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.229      ;
; -3.280 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.220      ;
; -3.275 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 4.220      ;
; -3.273 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.213      ;
; -3.267 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.207      ;
; -3.266 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.207      ;
; -3.265 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.205      ;
; -3.265 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.208      ;
; -3.265 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.208      ;
; -3.257 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.198      ;
; -3.250 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.191      ;
; -3.233 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.176      ;
; -3.230 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.170      ;
; -3.228 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.169      ;
; -3.217 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.158      ;
; -3.216 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.156      ;
; -3.214 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.156      ;
; -3.205 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.145      ;
; -3.193 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.134      ;
; -3.178 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.118      ;
; -3.172 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.112      ;
; -3.171 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.111      ;
; -3.159 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.100      ;
; -3.140 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 4.077      ;
; -3.140 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.083      ;
; -3.139 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.080      ;
; -3.138 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.337     ; 3.796      ;
; -3.136 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.077      ;
; -3.136 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.079      ;
; -3.133 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 4.070      ;
; -3.127 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 4.064      ;
; -3.126 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.069      ;
; -3.120 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.060      ;
; -3.106 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.047      ;
; -3.098 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.036      ;
; -3.092 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.032      ;
; -3.091 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.031      ;
; -3.087 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.337     ; 3.745      ;
; -3.086 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.028      ;
; -3.085 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.025      ;
; -3.079 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.019      ;
; -3.077 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.019      ;
; -3.069 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.010      ;
; -3.060 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.000      ;
; -3.059 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.999      ;
; -3.058 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.001      ;
; -3.055 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.995      ;
; -3.048 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.989      ;
; -3.044 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.984      ;
; -3.041 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.984      ;
; -3.038 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.978      ;
; -3.037 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.980      ;
; -3.024 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.965      ;
; -3.022 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.962      ;
; -3.017 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.958      ;
; -3.016 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 3.958      ;
; -3.016 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.957      ;
; -3.016 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.959      ;
; -3.003 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.943      ;
; -2.997 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.938      ;
; -2.997 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.937      ;
; -2.995 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.935      ;
; -2.993 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.933      ;
; -2.986 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.927      ;
; -2.986 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.929      ;
; -2.980 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.921      ;
; -2.977 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.917      ;
; -2.976 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.917      ;
; -2.973 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 3.911      ;
; -2.972 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.912      ;
; -2.967 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.908      ;
; -2.962 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 3.902      ;
; -2.956 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 3.897      ;
; -2.949 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.892      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                          ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.474 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.124      ; 0.548      ;
; -0.342 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.035      ; 0.565      ;
; -0.334 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.159      ; 0.570      ;
; -0.325 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.036      ; 0.547      ;
; -0.308 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.064      ; 0.548      ;
; -0.307 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.064      ; 0.548      ;
; -0.299 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.063      ; 0.548      ;
; -0.295 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.064      ; 0.547      ;
+--------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                          ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.160 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.331      ; 0.521      ;
; 0.173 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.298      ; 0.501      ;
; 0.238 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.233      ; 0.501      ;
; 0.239 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.232      ; 0.501      ;
; 0.239 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.232      ; 0.501      ;
; 0.240 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.232      ; 0.502      ;
; 0.268 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 0.501      ;
; 0.285 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.202      ; 0.517      ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.286 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.168      ; 0.628      ;
; 0.299 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.805      ;
; 0.312 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.820      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.826      ;
; 0.321 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.322 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.831      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.834      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.835      ;
; 0.329 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.528      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.838      ;
; 0.333 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.843      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.845      ;
; 0.341 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.035     ; 0.480      ;
; 0.341 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.035     ; 0.480      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.857      ;
; 0.351 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.855      ;
; 0.351 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.857      ;
; 0.353 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.332      ; 0.854      ;
; 0.356 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.860      ;
; 0.356 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.466      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.867      ;
; 0.360 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.864      ;
; 0.362 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.870      ;
; 0.364 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.873      ;
; 0.366 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.870      ;
; 0.367 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.063     ; 0.478      ;
; 0.367 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.063     ; 0.478      ;
; 0.368 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.249      ; 0.816      ;
; 0.370 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.879      ;
; 0.371 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.481      ;
; 0.371 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.481      ;
; 0.379 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.489      ;
; 0.380 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.887      ;
; 0.380 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.490      ;
; 0.382 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.889      ;
; 0.383 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.805      ;
; 0.386 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.584      ;
; 0.393 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.897      ;
; 0.393 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.250      ; 0.842      ;
; 0.418 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.840      ;
; 0.420 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.124     ; 0.470      ;
; 0.421 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.124     ; 0.471      ;
; 0.422 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.225      ; 0.846      ;
; 0.423 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.621      ;
; 0.425 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.225      ; 0.849      ;
; 0.434 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.359      ; 0.937      ;
; 0.440 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.249      ; 0.888      ;
; 0.441 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.639      ;
; 0.446 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.868      ;
; 0.453 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.875      ;
; 0.457 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.879      ;
; 0.458 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.159     ; 0.473      ;
; 0.467 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.223      ; 0.889      ;
; 0.476 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.163      ; 0.838      ;
; 0.482 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.037     ; 0.619      ;
; 0.489 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.999      ;
; 0.489 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.496 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.005      ;
; 0.497 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.697      ;
; 0.508 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.706      ;
; 0.510 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.709      ;
; 0.516 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.714      ;
; 0.522 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.036     ; 0.660      ;
; 0.525 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.032      ;
; 0.527 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.037      ;
; 0.528 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.127      ; 0.854      ;
; 0.534 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.732      ;
; 0.542 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.046      ;
; 0.543 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.052      ;
; 0.545 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.743      ;
; 0.545 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.163      ; 0.907      ;
; 0.546 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.744      ;
; 0.553 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.332      ; 1.054      ;
; 0.555 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.062      ;
; 0.558 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.065      ;
; 0.560 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.064     ; 0.670      ;
; 0.563 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.070      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.412 ; 0.569 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.139 ; -0.029 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.946 ; 5.946 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.697 ; 5.629 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.499 ; 5.461 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.946 ; 5.946 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.233 ; 5.217 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 5.896 ; 5.858 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 5.701 ; 5.673 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.056 ; 5.039 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.530 ; 5.509 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 4.957 ; 4.939 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.572 ; 5.505 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.383 ; 5.345 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.811 ; 5.810 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.128 ; 5.110 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 5.763 ; 5.725 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 5.576 ; 5.547 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 4.957 ; 4.939 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.413 ; 5.391 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -1.964 ; -65.955       ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.078  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.061 ; 0.000         ;
; i_CORE_CLK                                                   ; 0.149 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -196.356      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.380  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -1.964 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.914      ;
; -1.941 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.893      ;
; -1.903 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.855      ;
; -1.901 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.851      ;
; -1.897 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.851      ;
; -1.896 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.846      ;
; -1.889 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.841      ;
; -1.886 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.836      ;
; -1.881 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.831      ;
; -1.872 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.822      ;
; -1.872 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.822      ;
; -1.867 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.817      ;
; -1.805 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.759      ;
; -1.804 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.754      ;
; -1.799 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.749      ;
; -1.785 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.735      ;
; -1.764 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.714      ;
; -1.759 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.709      ;
; -1.757 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.709      ;
; -1.750 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.700      ;
; -1.748 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.700      ;
; -1.747 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.697      ;
; -1.745 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.697      ;
; -1.733 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.685      ;
; -1.732 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.682      ;
; -1.722 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.672      ;
; -1.714 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.664      ;
; -1.710 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.660      ;
; -1.708 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.658      ;
; -1.701 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.650      ;
; -1.674 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.624      ;
; -1.672 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.622      ;
; -1.671 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.619      ;
; -1.670 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.619      ;
; -1.666 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.622      ;
; -1.665 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.617      ;
; -1.665 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.619      ;
; -1.664 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.614      ;
; -1.661 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.613      ;
; -1.657 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.605      ;
; -1.656 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.605      ;
; -1.655 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.609      ;
; -1.654 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.604      ;
; -1.650 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.600      ;
; -1.650 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.602      ;
; -1.648 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.598      ;
; -1.646 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.599      ;
; -1.644 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.594      ;
; -1.643 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.597      ;
; -1.643 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.595      ;
; -1.643 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.591      ;
; -1.642 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.592      ;
; -1.641 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.591      ;
; -1.630 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.581      ;
; -1.628 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.582      ;
; -1.622 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.572      ;
; -1.614 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.567      ;
; -1.595 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.545      ;
; -1.592 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.546      ;
; -1.590 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.539      ;
; -1.584 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.534      ;
; -1.581 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.535      ;
; -1.581 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.531      ;
; -1.580 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.530      ;
; -1.577 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.531      ;
; -1.576 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.530      ;
; -1.576 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.529      ;
; -1.574 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.526      ;
; -1.574 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.528      ;
; -1.573 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.523      ;
; -1.572 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.522      ;
; -1.566 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.518      ;
; -1.566 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.516      ;
; -1.562 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.516      ;
; -1.561 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.511      ;
; -1.559 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.508      ;
; -1.557 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.507      ;
; -1.548 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.497      ;
; -1.547 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.497      ;
; -1.545 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.683      ;
; -1.545 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.494      ;
; -1.544 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.497      ;
; -1.536 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.486      ;
; -1.532 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.484      ;
; -1.530 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.480      ;
; -1.529 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.477      ;
; -1.527 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.477      ;
; -1.524 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.662      ;
; -1.523 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.475      ;
; -1.517 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.465      ;
; -1.513 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.467      ;
; -1.511 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.465      ;
; -1.510 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.648      ;
; -1.510 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.462      ;
; -1.501 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.452      ;
; -1.500 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.452      ;
; -1.499 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.451      ;
; -1.493 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.443      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                         ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.078 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.089      ; 0.333      ;
; 0.164 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.106      ; 0.349      ;
; 0.178 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.038      ; 0.345      ;
; 0.192 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.039      ; 0.333      ;
; 0.197 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 0.333      ;
; 0.198 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.052      ; 0.333      ;
; 0.202 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 0.334      ;
; 0.203 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 0.333      ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                          ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.061 ; ALU:INST_ALU|r_ALU_Result[0] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.217      ; 0.308      ;
; 0.063 ; ALU:INST_ALU|r_ALU_Result[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.200      ; 0.293      ;
; 0.103 ; ALU:INST_ALU|r_ALU_Result[7] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.160      ; 0.293      ;
; 0.104 ; ALU:INST_ALU|r_ALU_Result[5] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.160      ; 0.294      ;
; 0.104 ; ALU:INST_ALU|r_ALU_Result[2] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.160      ; 0.294      ;
; 0.104 ; ALU:INST_ALU|r_ALU_Result[3] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.160      ; 0.294      ;
; 0.116 ; ALU:INST_ALU|r_ALU_Result[4] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.148      ; 0.294      ;
; 0.127 ; ALU:INST_ALU|r_ALU_Result[6] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.147      ; 0.304      ;
+-------+------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.149 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.091      ; 0.354      ;
; 0.155 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.477      ;
; 0.161 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.484      ;
; 0.163 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.486      ;
; 0.166 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.490      ;
; 0.168 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.494      ;
; 0.172 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.497      ;
; 0.175 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.499      ;
; 0.176 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.498      ;
; 0.180 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.505      ;
; 0.186 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.510      ;
; 0.187 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.516      ;
; 0.194 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.313      ;
; 0.197 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.144      ; 0.475      ;
; 0.201 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.519      ;
; 0.202 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.518      ;
; 0.202 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.038     ; 0.278      ;
; 0.205 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.038     ; 0.281      ;
; 0.206 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.524      ;
; 0.207 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.270      ;
; 0.209 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.527      ;
; 0.209 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.533      ;
; 0.214 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.532      ;
; 0.215 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.535      ;
; 0.215 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.134      ; 0.483      ;
; 0.215 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.278      ;
; 0.216 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.279      ;
; 0.218 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.538      ;
; 0.218 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.281      ;
; 0.218 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.281      ;
; 0.221 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.541      ;
; 0.223 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.343      ;
; 0.223 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.286      ;
; 0.224 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.052     ; 0.286      ;
; 0.229 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.547      ;
; 0.230 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.147      ; 0.511      ;
; 0.236 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.137      ; 0.507      ;
; 0.240 ; data_bus:INST_data_bus|o_REGISTER[5]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.135      ; 0.509      ;
; 0.244 ; data_bus:INST_data_bus|o_REGISTER[3]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.136      ; 0.514      ;
; 0.247 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.089     ; 0.272      ;
; 0.249 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.554      ;
; 0.249 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.089     ; 0.274      ;
; 0.251 ; data_bus:INST_data_bus|o_REGISTER[6]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.142      ; 0.527      ;
; 0.251 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.134      ; 0.519      ;
; 0.252 ; data_bus:INST_data_bus|o_REGISTER[7]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.136      ; 0.522      ;
; 0.255 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.374      ;
; 0.257 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.094      ; 0.485      ;
; 0.259 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.584      ;
; 0.263 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.133      ; 0.530      ;
; 0.265 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.589      ;
; 0.265 ; data_bus:INST_data_bus|o_REGISTER[2]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.135      ; 0.534      ;
; 0.267 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.106     ; 0.275      ;
; 0.269 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.389      ;
; 0.275 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.039     ; 0.350      ;
; 0.282 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.607      ;
; 0.284 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.405      ;
; 0.287 ; data_bus:INST_data_bus|o_REGISTER[0]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.080      ; 0.501      ;
; 0.291 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.410      ;
; 0.293 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.613      ;
; 0.295 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.300 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.618      ;
; 0.302 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.421      ;
; 0.302 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.421      ;
; 0.302 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.421      ;
; 0.302 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.629      ;
; 0.306 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.630      ;
; 0.310 ; data_bus:INST_data_bus|o_REGISTER[4]                           ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.039     ; 0.385      ;
; 0.312 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.635      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.212      ; 0.635      ;
; 0.320 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.644      ;
; 0.321 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.644      ;
; 0.324 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; data_bus:INST_data_bus|o_REGISTER[1]                           ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.096      ; 0.554      ;
; 0.328 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.652      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                                            ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datab                         ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.265 ; 0.529 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.118 ; -0.170 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.714 ; 3.862 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.534 ; 3.614 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.420 ; 3.503 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.714 ; 3.862 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.265 ; 3.333 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.657 ; 3.777 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.549 ; 3.657 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.155 ; 3.202 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.464 ; 3.544 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.090 ; 3.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.453 ; 3.530 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.345 ; 3.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.627 ; 3.768 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.196 ; 3.261 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.571 ; 3.687 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.469 ; 3.572 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.090 ; 3.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.389 ; 3.465 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+---------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -4.214   ; 0.061 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -4.214   ; 0.149 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.604   ; 0.061 ; N/A      ; N/A     ; 0.380               ;
; Design-wide TNS                                               ; -233.043 ; 0.0   ; 0.0      ; 0.0     ; -234.656            ;
;  i_CORE_CLK                                                   ; -229.523 ; 0.000 ; N/A      ; N/A     ; -234.656            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -3.520   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.425 ; 0.569 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.171 ; 0.041 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 6.286 ; 6.322 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 6.009 ; 5.991 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.801 ; 5.810 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.286 ; 6.322 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.513 ; 5.517 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.211 ; 6.220 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.009 ; 6.035 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.318 ; 5.330 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.828 ; 5.868 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.090 ; 3.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.453 ; 3.530 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.345 ; 3.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.627 ; 3.768 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.196 ; 3.261 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.571 ; 3.687 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.469 ; 3.572 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.090 ; 3.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.389 ; 3.465 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 2156     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 32       ; 0        ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 2156     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 32       ; 0        ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Wed Apr 17 13:23:46 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.214            -229.523 i_CORE_CLK 
    Info (332119):    -0.604              -3.520 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is 0.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.119               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
    Info (332119):     0.310               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.656 i_CORE_CLK 
    Info (332119):     0.431               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.646            -192.581 i_CORE_CLK 
    Info (332119):    -0.474              -2.684 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
    Info (332119):     0.286               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.656 i_CORE_CLK 
    Info (332119):     0.444               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.964             -65.955 i_CORE_CLK 
    Info (332119):     0.078               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is 0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.061               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
    Info (332119):     0.149               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -196.356 i_CORE_CLK 
    Info (332119):     0.380               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Wed Apr 17 13:23:49 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


