

================================================================
== Vitis HLS Report for 'pr_add'
================================================================
* Date:           Wed Sep 28 22:59:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        pynq_pr_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z100-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.896 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      35|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      35|      69|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1510|  2020|  554800|  277400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |stream_out_TDATA_int_regslice  |         +|   0|  0|  32|          32|          32|
    |ap_block_state2                |        or|   0|  0|   1|           1|           1|
    |ap_block_state3                |        or|   0|  0|   1|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  34|          34|          34|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  17|          4|    1|          4|
    |stream_in_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  35|          8|    3|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |empty_reg_79_0  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  35|   0|   35|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_none|               pr_add|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|               pr_add|  return value|
|stream_in_TDATA    |   in|   32|          axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID   |   in|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TREADY   |  out|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST    |   in|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP    |   in|    4|          axis|   stream_in_V_keep_V|       pointer|
|stream_out_TDATA   |  out|   32|          axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID  |  out|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TREADY  |   in|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST   |  out|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP   |  out|    4|          axis|  stream_out_V_keep_V|       pointer|
+-------------------+-----+-----+--------------+---------------------+--------------+

