

================================================================
== Synthesis Summary Report of 'compute_corr'
================================================================
+ General Information: 
    * Date:           Wed May  1 11:51:57 2024
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        sparse_blossom_vitis_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ compute_corr                            |     -|  4.70|       27|  270.000|         -|       28|     -|        no|     -|   -|  60 (~0%)|  225 (~0%)|    -|
    | + compute_corr_Pipeline_compute          |     -|  4.70|       12|  120.000|         -|       12|     -|        no|     -|   -|  11 (~0%)|   98 (~0%)|    -|
    |  o compute                               |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|         -|          -|    -|
    | + compute_corr_Pipeline_write_and_reset  |     -|  5.84|       12|  120.000|         -|       12|     -|        no|     -|   -|  11 (~0%)|   59 (~0%)|    -|
    |  o write_and_reset                       |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|         -|          -|    -|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| corrections_address0 | 4        |
| corrections_d0       | 32       |
| syndrome_address0    | 4        |
| syndrome_q0          | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| syndrome    | in        | int*     |
| corrections | out       | int*     |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| syndrome    | syndrome_address0    | port    | offset   |
| syndrome    | syndrome_ce0         | port    |          |
| syndrome    | syndrome_q0          | port    |          |
| corrections | corrections_address0 | port    | offset   |
| corrections | corrections_ce0      | port    |          |
| corrections | corrections_we0      | port    |          |
| corrections | corrections_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + compute_corr                           | 0   |        |           |     |        |         |
|  + compute_corr_Pipeline_compute         | 0   |        |           |     |        |         |
|    add_ln210_fu_78_p2                    | -   |        | add_ln210 | add | fabric | 0       |
|    corr_internal_d0                      | -   |        | add_ln212 | add | fabric | 0       |
|  + compute_corr_Pipeline_write_and_reset | 0   |        |           |     |        |         |
|    add_ln215_fu_81_p2                    | -   |        | add_ln215 | add | fabric | 0       |
+------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + compute_corr    | 0    | 0    |        |               |         |      |         |
|   corr_internal_U | -    | -    |        | corr_internal | ram_1p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+----------+---------+--------------------------------+----------------------------------------------------+
| Type     | Options | Location                       | Messages                                           |
+----------+---------+--------------------------------+----------------------------------------------------+
| pipeline | II=1;   | kernel.cpp:216 in compute_corr | unexpected pragma argument ';', expects identifier |
+----------+---------+--------------------------------+----------------------------------------------------+

* Valid Pragma Syntax
+----------+---------+--------------------------------+
| Type     | Options | Location                       |
+----------+---------+--------------------------------+
| pipeline | II=1    | kernel.cpp:211 in compute_corr |
+----------+---------+--------------------------------+


