# system info combined_filter on 2020.08.07.16:21:50
system_info:
name,value
DEVICE,5AGXFB3H4F35C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1596831706
#
#
# Files generated for combined_filter on 2020.08.07.16:21:50
files:
filepath,kind,attributes,module,is_top
simulation/combined_filter.v,VERILOG,,combined_filter,true
simulation/submodules/auk_dspip_math_pkg.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_text_pkg.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_lib_pkg.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_delay.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_fastaddsub.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_fastadd.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_pipelined_adder.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/auk_dspip_roundsat.vhd,VHDL,,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_integrator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_integrator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_upsample.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_upsample.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/hyper_pipeline_interface.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/hyper_pipeline_interface.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,combined_filter_cic_ii_0,false
simulation/submodules/alt_cic_core.ocp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/combined_filter_cic_ii_0.sv,SYSTEM_VERILOG,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/CIC.cpp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/CIC.h,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_c_model_output_ref.txt,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_input.txt,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_output_ref.txt,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/Example/commands.txt,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/compile_mex.sh,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/main.cpp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICDirect.cpp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICFile.cpp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICFileIn.cpp,OTHER,,combined_filter_cic_ii_0,false
simulation/submodules/dspba_library_package.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/dspba_library.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_ast.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_nativelink.tcl,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_msim.tcl,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_tb.vhd,VHDL,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_mlab.m,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_model.m,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_coef_int.txt,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_input.txt,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_fir_compiler_ii_0_param.txt,OTHER,,combined_filter_fir_compiler_ii_0,false
simulation/submodules/combined_filter_avalon_st_adapter.v,VERILOG,,combined_filter_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,combined_filter_avalon_st_adapter_timing_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
combined_filter.cic_ii_0,combined_filter_cic_ii_0
combined_filter.fir_compiler_ii_0,combined_filter_fir_compiler_ii_0
combined_filter.avalon_st_adapter,combined_filter_avalon_st_adapter
combined_filter.avalon_st_adapter.timing_adapter_0,combined_filter_avalon_st_adapter_timing_adapter_0
combined_filter.rst_controller,altera_reset_controller
