{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520588531694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520588531695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 15:12:11 2018 " "Processing started: Fri Mar  9 15:12:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520588531695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588531695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stringreconize -c Stringreconize " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stringreconize -c Stringreconize" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588531695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1520588531872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544491 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544491 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/Testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/Testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StringrecFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file StringrecFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StringrecFSM-Behave " "Found design unit 1: StringrecFSM-Behave" {  } { { "StringrecFSM.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""} { "Info" "ISGN_ENTITY_NAME" "1 StringrecFSM " "Found entity 1: StringrecFSM" {  } { { "StringrecFSM.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMTerror.vhd 4 2 " "Found 4 design units, including 2 entities, in source file FSMTerror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_5-Behave " "Found design unit 1: AND_5-Behave" {  } { { "FSMTerror.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMTerror.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FSMTerror-behave " "Found design unit 2: FSMTerror-behave" {  } { { "FSMTerror.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMTerror.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_5 " "Found entity 1: AND_5" {  } { { "FSMTerror.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMTerror.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSMTerror " "Found entity 2: FSMTerror" {  } { { "FSMTerror.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMTerror.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544494 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFF1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DFF1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF1-WhatDoYouCare " "Found design unit 1: DFF1-WhatDoYouCare" {  } { { "DFF1.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/DFF1.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544495 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/DFF1.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMKnife.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMKnife.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMKnife-behave " "Found design unit 1: FSMKnife-behave" {  } { { "FSMKnife.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMKnife.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544497 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMKnife " "Found entity 1: FSMKnife" {  } { { "FSMKnife.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMKnife.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMBomb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMBomb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMBomb-behave " "Found design unit 1: FSMBomb-behave" {  } { { "FSMBomb.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMBomb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544497 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMBomb " "Found entity 1: FSMBomb" {  } { { "FSMBomb.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMBomb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE224_Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file EE224_Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "EE224_Components.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/EE224_Components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMgun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMgun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMGun-behave " "Found design unit 1: FSMGun-behave" {  } { { "FSMgun.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMgun.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544499 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMGun " "Found entity 1: FSMGun" {  } { { "FSMgun.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMgun.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520588544499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520588544566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "/home/glitchinthematrix/EE_214/FSM/TopLevel.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520588544569 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "/home/glitchinthematrix/EE_214/FSM/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "/home/glitchinthematrix/EE_214/FSM/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544571 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "scan_reg.vhdl" "" { Text "/home/glitchinthematrix/EE_214/FSM/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1520588544571 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StringrecFSM StringrecFSM:dut " "Elaborating entity \"StringrecFSM\" for hierarchy \"StringrecFSM:dut\"" {  } { { "TopLevel.vhdl" "dut" { Text "/home/glitchinthematrix/EE_214/FSM/TopLevel.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMGun StringrecFSM:dut\|FSMGun:FSM1 " "Elaborating entity \"FSMGun\" for hierarchy \"StringrecFSM:dut\|FSMGun:FSM1\"" {  } { { "StringrecFSM.vhd" "FSM1" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inv2 FSMgun.vhd(22) " "Verilog HDL or VHDL warning at FSMgun.vhd(22): object \"inv2\" assigned a value but never read" {  } { { "FSMgun.vhd" "" { Text "/home/glitchinthematrix/EE_214/FSM/FSMgun.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520588544573 "|FSMgun"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_5 StringrecFSM:dut\|FSMGun:FSM1\|AND_5:isgFSM " "Elaborating entity \"AND_5\" for hierarchy \"StringrecFSM:dut\|FSMGun:FSM1\|AND_5:isgFSM\"" {  } { { "FSMgun.vhd" "isgFSM" { Text "/home/glitchinthematrix/EE_214/FSM/FSMgun.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 StringrecFSM:dut\|FSMGun:FSM1\|DFF1:DFFclock1 " "Elaborating entity \"DFF1\" for hierarchy \"StringrecFSM:dut\|FSMGun:FSM1\|DFF1:DFFclock1\"" {  } { { "FSMgun.vhd" "DFFclock1" { Text "/home/glitchinthematrix/EE_214/FSM/FSMgun.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMBomb StringrecFSM:dut\|FSMBomb:FSM2 " "Elaborating entity \"FSMBomb\" for hierarchy \"StringrecFSM:dut\|FSMBomb:FSM2\"" {  } { { "StringrecFSM.vhd" "FSM2" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMTerror StringrecFSM:dut\|FSMTerror:FSM3 " "Elaborating entity \"FSMTerror\" for hierarchy \"StringrecFSM:dut\|FSMTerror:FSM3\"" {  } { { "StringrecFSM.vhd" "FSM3" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMKnife StringrecFSM:dut\|FSMKnife:FSM4 " "Elaborating entity \"FSMKnife\" for hierarchy \"StringrecFSM:dut\|FSMKnife:FSM4\"" {  } { { "StringrecFSM.vhd" "FSM4" { Text "/home/glitchinthematrix/EE_214/FSM/StringrecFSM.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520588544581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520588544943 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520588544943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520588544943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520588544943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1216 " "Peak virtual memory: 1216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520588544988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 15:12:24 2018 " "Processing ended: Fri Mar  9 15:12:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520588544988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520588544988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520588544988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520588544988 ""}
