# Compile of cd4.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench4
# vsim -gui work.testbench4 
# Start time: 13:53:27 on Sep 22,2022
# Loading sv_std.std
# Loading work.testbench4
# Loading work.cd4
add wave  \
sim:/testbench4/clk \
sim:/testbench4/rst \
sim:/testbench4/out_clk
run 400000
# Break key hit
# Compile of cd4.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench4
# End time: 14:15:08 on Sep 22,2022, Elapsed time: 0:21:41
# Errors: 0, Warnings: 3
# vsim -gui work.testbench4 
# Start time: 14:15:08 on Sep 22,2022
# Loading sv_std.std
# Loading work.testbench4
# Loading work.cd4
add wave  \
sim:/testbench4/clk \
sim:/testbench4/rst \
sim:/testbench4/out_clk
run 400000
break
# invoked "break" outside of a loop
# Break key hit
# Compile of cd4.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench4
# End time: 14:27:38 on Sep 22,2022, Elapsed time: 0:12:30
# Errors: 0, Warnings: 2
# vsim -gui work.testbench4 
# Start time: 14:27:38 on Sep 22,2022
# Loading sv_std.std
# Loading work.testbench4
# Loading work.cd4
add wave  \
sim:/testbench4/clk \
sim:/testbench4/rst \
sim:/testbench4/out_clk
run 400000
# Break key hit
# Compile of cd4.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench4
# End time: 14:30:42 on Sep 22,2022, Elapsed time: 0:03:04
# Errors: 0, Warnings: 2
# vsim -gui work.testbench4 
# Start time: 14:30:42 on Sep 22,2022
# Loading sv_std.std
# Loading work.testbench4
# Loading work.cd4
add wave  \
sim:/testbench4/clk \
sim:/testbench4/rst \
sim:/testbench4/out_clk
run 400000
# End time: 14:35:49 on Sep 22,2022, Elapsed time: 0:05:07
# Errors: 0, Warnings: 1
