
---------- Begin Simulation Statistics ----------
final_tick                               393187282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 316781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715968                       # Number of bytes of host memory used
host_op_rate                                   316792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   315.68                       # Real time elapsed on the host
host_tick_rate                             1245542085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.393187                       # Number of seconds simulated
sim_ticks                                393187282000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.562860                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599351                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             368                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601580                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     535                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.931873                       # CPI: cycles per instruction
system.cpu.discardedOps                          2458                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410798                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900798                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094179                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       271107569                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254332                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        393187282                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       122079713                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2959564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5936163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5840                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3001206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6004087                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            651                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2959309                       # Transaction distribution
system.membus.trans_dist::CleanEvict              255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2975666                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2975666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           933                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8912762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8912762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2976599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2976599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2976599                       # Request fanout histogram
system.membus.respLayer1.occupancy         9719404500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11854781000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5954347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2984391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2984390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9005082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9006968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191906336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191939616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2960215                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94697888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5963097                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032977                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5956605     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6492      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5963097                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8999319000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6004074995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1692999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   66                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26210                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  66                       # number of overall hits
system.l2.overall_hits::.cpu.data               26210                       # number of overall hits
system.l2.overall_hits::total                   26276                       # number of overall hits
system.l2.demand_misses::.cpu.inst                780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975826                       # number of demand (read+write) misses
system.l2.demand_misses::total                2976606                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               780                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975826                       # number of overall misses
system.l2.overall_misses::total               2976606                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 289167015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     289241309000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 289167015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    289241309000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3002036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3002882                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3002036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3002882                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.921986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.991269                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991250                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.921986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.991269                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991250                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95248.717949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97172.017114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97171.513126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95248.717949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97172.017114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97171.513126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2959309                       # number of writebacks
system.l2.writebacks::total                   2959309                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2976600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2976600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 229650193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229708874000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 229650193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229708874000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.991268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.991268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991248                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75328.626444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77172.045294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77171.562857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75328.626444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77172.045294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77171.562857                       # average overall mshr miss latency
system.l2.replacements                        2960215                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2995038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2995038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2995038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2995038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          187                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2975667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2975667                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 289150749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  289150749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2984391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2984391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97171.743008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97171.743008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2975667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2975667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 229637429000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229637429000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77171.749729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77171.749729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.921986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95248.717949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95248.717949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58681000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58681000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75328.626444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75328.626444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102301.886792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102301.886792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82883.116883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82883.116883                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16338.783847                       # Cycle average of tags in use
system.l2.tags.total_refs                     5998240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2976599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.001172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16334.782675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997240                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14973093                       # Number of tag accesses
system.l2.tags.data_accesses                 14973093                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95226240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95251168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94697888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94697888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2975820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2976599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2959309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2959309                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             63400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         242190540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             242253939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        63400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240846773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240846773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240846773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            63400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        242190540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483100712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1480753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001213418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8919565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1388632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2976599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2959309                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2976599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2959309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1478556                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            185977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            185941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            186176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           185996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           185860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           185943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92455                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21301486250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14882995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             77112717500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7156.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25906.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2735108                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1375496                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2976599                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2959309                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2976456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       346716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    822.770544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   702.311454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.097890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12462      3.59%      3.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21607      6.23%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15155      4.37%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15330      4.42%     18.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17944      5.18%     23.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14207      4.10%     27.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15910      4.59%     32.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18502      5.34%     37.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       215599     62.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       346716                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.237686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.051656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.679145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         92330    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.269219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90626     98.15%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1704      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190502336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94766208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95251168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94697888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       484.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    242.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  393187207000                       # Total gap between requests
system.mem_ctrls.avgGap                      66238.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95226240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47383104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 63399.812611436399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 242190539.621777474880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120510266.148435592651                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2975820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2959309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18722000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  77093995500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9636381514500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24033.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25906.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3256294.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1235248560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            656546385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10622634960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3860497980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31037476080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90978393120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74370532800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212761329885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.119562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 191092601500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13129220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188965460500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1240310820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            659240835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10630281900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3868870860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31037476080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      90969312450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74378179680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       212783672625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.176387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 191100530250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13129220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188957531750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9529819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9529819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9529819                       # number of overall hits
system.cpu.icache.overall_hits::total         9529819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          846                       # number of overall misses
system.cpu.icache.overall_misses::total           846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79961000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79961000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79961000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79961000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9530665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9530665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9530665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9530665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94516.548463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94516.548463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94516.548463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94516.548463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          194                       # number of writebacks
system.cpu.icache.writebacks::total               194                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78269000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78269000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92516.548463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92516.548463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92516.548463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92516.548463                       # average overall mshr miss latency
system.cpu.icache.replacements                    194                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9529819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9529819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79961000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79961000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9530665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9530665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94516.548463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94516.548463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92516.548463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92516.548463                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           651.913050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9530665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11265.561466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   651.913050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.318317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.318317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          652                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          652                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9531511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9531511                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42825687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42825687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42825711                       # number of overall hits
system.cpu.dcache.overall_hits::total        42825711                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5980794                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5980794                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5980822                       # number of overall misses
system.cpu.dcache.overall_misses::total       5980822                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 574927616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 574927616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 574927616000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 574927616000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122541                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122541                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122541                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96128.978193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96128.978193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96128.528152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96128.528152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2995038                       # number of writebacks
system.cpu.dcache.writebacks::total           2995038                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2978787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2978787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2978787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2978787                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3002007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3002007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3002035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3002035                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 299393634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 299393634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 299396303000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 299396303000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99731.157855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99731.157855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99731.116726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99731.116726                       # average overall mshr miss latency
system.cpu.dcache.replacements                3001011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35693301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35693301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    869196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    869196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49316.085106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49316.085106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    833310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    833310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47304.155313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47304.155313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7132386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7132386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5963169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5963169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 574058420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 574058420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.455358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.455358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96267.340402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96267.340402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2978778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2978778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2984391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2984391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 298560324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 298560324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100040.619342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100040.619342                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.538462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.538462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 95321.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 95321.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       373000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       373000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       373000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       373000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       371000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       371000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.604298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45827773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3002035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.265569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.604298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51808596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51808596                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 393187282000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
