###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 22:56:20 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[0] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                 16.980
= Slack Time                    2.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    2.400 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    2.400 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M | 0.318 | 0.620 |   0.620 |    3.020 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M   | 0.298 | 0.262 |   0.882 |    3.282 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M   | 0.116 | 0.241 |   1.123 |    3.524 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M   | 0.149 | 0.191 |   1.314 |    3.714 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M   | 0.232 | 0.319 |   1.633 |    4.033 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M | 0.143 | 0.287 |   1.920 |    4.320 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.118 | 0.455 |   2.375 |    4.775 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M   | 0.188 | 0.350 |   2.724 |    5.125 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M | 0.132 | 0.266 |   2.990 |    5.391 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.502 |   3.493 |    5.893 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.115 | 0.246 |   3.739 |    6.139 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M   | 0.317 | 0.288 |   4.027 |    6.427 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M | 0.139 | 0.301 |   4.328 |    6.728 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   4.798 |    7.198 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   5.139 |    7.539 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.121 | 0.325 |   5.464 |    7.864 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M   | 0.278 | 0.329 |   5.793 |    8.194 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.269 |   6.062 |    8.463 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   6.532 |    8.932 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   6.876 |    9.276 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.132 | 0.342 |   7.218 |    9.619 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.315 |   7.533 |    9.933 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.976 |   10.377 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.131 | 0.281 |   8.258 |   10.658 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.473 |   8.731 |   11.131 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.075 |   11.475 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.422 |   11.822 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.135 | 0.348 |   9.770 |   12.170 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.113 | 0.314 |  10.084 |   12.484 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M   | 0.411 | 0.408 |  10.493 |   12.893 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M | 0.129 | 0.301 |  10.794 |   13.194 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.466 |  11.260 |   13.660 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.142 | 0.356 |  11.616 |   14.016 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.349 |  11.964 |   14.364 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  12.309 |   14.710 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  12.654 |   15.055 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.119 | 0.323 |  12.978 |   15.378 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M   | 0.484 | 0.447 |  13.425 |   15.825 | 
     | ALU_INST/div_47/U61                       | S0 v -> Y v  | CLKMX2X2M | 0.105 | 0.295 |  13.720 |   16.120 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.459 |  14.178 |   16.579 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M   | 0.140 | 0.353 |  14.531 |   16.931 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.349 |  14.880 |   17.281 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M   | 0.131 | 0.341 |  15.221 |   17.621 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M   | 0.139 | 0.352 |  15.573 |   17.973 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M   | 0.139 | 0.354 |  15.927 |   18.327 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M   | 0.155 | 0.378 |  16.305 |   18.705 | 
     | ALU_INST/U67                              | C0 v -> Y ^  | AOI222X1M | 0.619 | 0.503 |  16.808 |   19.208 | 
     | ALU_INST/U64                              | A1 ^ -> Y v  | AOI31X2M  | 0.169 | 0.172 |  16.980 |   19.381 | 
     | ALU_INST/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M | 0.169 | 0.000 |  16.980 |   19.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -2.400 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.400 | 
     | ALU_INST/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -2.400 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[1] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                 14.022
= Slack Time                    5.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    5.346 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.346 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M | 0.318 | 0.620 |   0.620 |    5.966 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M   | 0.298 | 0.262 |   0.882 |    6.228 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M   | 0.116 | 0.241 |   1.123 |    6.469 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M   | 0.149 | 0.191 |   1.314 |    6.660 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M   | 0.232 | 0.319 |   1.633 |    6.978 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M | 0.143 | 0.287 |   1.920 |    7.266 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.118 | 0.455 |   2.375 |    7.720 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M   | 0.188 | 0.350 |   2.724 |    8.070 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M | 0.132 | 0.266 |   2.990 |    8.336 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.502 |   3.493 |    8.838 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.115 | 0.246 |   3.739 |    9.084 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M   | 0.317 | 0.288 |   4.027 |    9.372 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M | 0.139 | 0.301 |   4.328 |    9.673 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   4.798 |   10.143 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   5.139 |   10.485 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.121 | 0.325 |   5.464 |   10.810 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M   | 0.278 | 0.329 |   5.793 |   11.139 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.269 |   6.062 |   11.408 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   6.532 |   11.878 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   6.876 |   12.222 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.132 | 0.342 |   7.218 |   12.564 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.315 |   7.533 |   12.879 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.976 |   13.322 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.131 | 0.281 |   8.258 |   13.603 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.473 |   8.731 |   14.077 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.075 |   14.421 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.422 |   14.768 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.135 | 0.348 |   9.770 |   15.116 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.113 | 0.314 |  10.084 |   15.430 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M   | 0.411 | 0.408 |  10.493 |   15.838 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M | 0.129 | 0.301 |  10.794 |   16.140 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.466 |  11.260 |   16.605 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.142 | 0.356 |  11.616 |   16.961 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.349 |  11.964 |   17.310 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  12.309 |   17.655 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  12.654 |   18.000 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.119 | 0.323 |  12.978 |   18.323 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M   | 0.484 | 0.447 |  13.425 |   18.770 | 
     | ALU_INST/U70                              | A0 v -> Y ^  | AOI222X1M | 0.521 | 0.385 |  13.810 |   19.155 | 
     | ALU_INST/U68                              | A1 ^ -> Y v  | AOI31X2M  | 0.232 | 0.212 |  14.022 |   19.367 | 
     | ALU_INST/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M | 0.232 | 0.000 |  14.022 |   19.368 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -5.346 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.346 | 
     | ALU_INST/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.346 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[2] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                 11.263
= Slack Time                    8.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    8.110 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    8.110 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M | 0.318 | 0.620 |   0.620 |    8.730 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M   | 0.298 | 0.262 |   0.882 |    8.992 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M   | 0.116 | 0.241 |   1.123 |    9.233 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M   | 0.149 | 0.191 |   1.314 |    9.424 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M   | 0.232 | 0.319 |   1.633 |    9.742 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M | 0.143 | 0.287 |   1.920 |   10.030 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.118 | 0.455 |   2.375 |   10.484 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M   | 0.188 | 0.350 |   2.724 |   10.834 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M | 0.132 | 0.266 |   2.990 |   11.100 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.502 |   3.493 |   11.602 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.115 | 0.246 |   3.739 |   11.848 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M   | 0.317 | 0.288 |   4.027 |   12.136 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M | 0.139 | 0.301 |   4.328 |   12.437 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   4.798 |   12.908 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   5.139 |   13.249 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.121 | 0.325 |   5.464 |   13.574 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M   | 0.278 | 0.329 |   5.793 |   13.903 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.269 |   6.062 |   14.172 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   6.532 |   14.642 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   6.876 |   14.986 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.132 | 0.342 |   7.218 |   15.328 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.315 |   7.533 |   15.643 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.976 |   16.086 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.131 | 0.281 |   8.258 |   16.367 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.473 |   8.731 |   16.841 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.075 |   17.185 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.422 |   17.532 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.135 | 0.348 |   9.770 |   17.880 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.113 | 0.314 |  10.084 |   18.194 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M   | 0.411 | 0.408 |  10.493 |   18.602 | 
     | ALU_INST/U43                              | C0 v -> Y ^  | AOI222X1M | 0.624 | 0.558 |  11.051 |   19.161 | 
     | ALU_INST/U40                              | A1 ^ -> Y v  | AOI31X2M  | 0.210 | 0.211 |  11.262 |   19.372 | 
     | ALU_INST/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M | 0.210 | 0.000 |  11.263 |   19.372 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -8.110 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.110 | 
     | ALU_INST/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -8.110 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[3] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  8.738
= Slack Time                   10.638
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   10.638 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   10.638 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M | 0.318 | 0.620 |   0.620 |   11.258 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M   | 0.298 | 0.262 |   0.882 |   11.520 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M   | 0.116 | 0.241 |   1.123 |   11.761 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M   | 0.149 | 0.191 |   1.314 |   11.952 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M   | 0.232 | 0.319 |   1.633 |   12.270 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M | 0.143 | 0.287 |   1.920 |   12.558 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.118 | 0.455 |   2.375 |   13.012 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M   | 0.188 | 0.350 |   2.724 |   13.362 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M | 0.132 | 0.266 |   2.990 |   13.628 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.502 |   3.493 |   14.130 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.115 | 0.246 |   3.739 |   14.376 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M   | 0.317 | 0.288 |   4.027 |   14.664 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M | 0.139 | 0.301 |   4.328 |   14.965 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   4.798 |   15.435 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   5.139 |   15.777 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.121 | 0.325 |   5.464 |   16.102 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M   | 0.278 | 0.329 |   5.793 |   16.431 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.269 |   6.062 |   16.700 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   6.532 |   17.170 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   6.876 |   17.514 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.132 | 0.342 |   7.218 |   17.856 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.315 |   7.533 |   18.171 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.976 |   18.614 | 
     | ALU_INST/U47                              | C0 v -> Y ^  | AOI222X1M | 0.677 | 0.570 |   8.546 |   19.184 | 
     | ALU_INST/U44                              | A1 ^ -> Y v  | AOI31X2M  | 0.191 | 0.192 |   8.738 |   19.376 | 
     | ALU_INST/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M | 0.191 | 0.000 |   8.738 |   19.376 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -10.638 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -10.638 | 
     | ALU_INST/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -10.638 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[15] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.399
- Arrival Time                  7.180
= Slack Time                   12.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.219 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.219 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   12.914 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   13.168 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   13.388 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   13.564 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   14.115 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.452 |   14.671 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   15.232 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   15.788 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   16.356 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   16.953 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.321 |   5.055 |   17.274 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.134 |   17.353 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.519 |   17.739 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.277 |   5.796 |   18.015 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.208 |   18.427 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.409 | 0.296 |   6.504 |   18.723 | 
     | ALU_INST/mult_44/FS_1/U19       | A1 ^ -> Y v  | OAI21X1M   | 0.121 | 0.142 |   6.646 |   18.865 | 
     | ALU_INST/mult_44/FS_1/U2        | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.185 |   6.831 |   19.050 | 
     | ALU_INST/mult_44/FS_1/U5        | B v -> Y v   | XNOR2X2M   | 0.108 | 0.162 |   6.993 |   19.212 | 
     | ALU_INST/U13                    | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.187 |   7.180 |   19.399 | 
     | ALU_INST/\ALU_OUT_reg[15]       | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.180 |   19.399 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.219 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.219 | 
     | ALU_INST/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.219 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[14] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.400
- Arrival Time                  6.968
= Slack Time                   12.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.432 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.432 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   13.127 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   13.381 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   13.601 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   13.777 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   14.329 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.452 |   14.884 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   15.445 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   16.001 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   16.569 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   17.167 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.321 |   5.055 |   17.488 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.134 |   17.566 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.519 |   17.952 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.277 |   5.796 |   18.228 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.208 |   18.641 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.409 | 0.296 |   6.504 |   18.936 | 
     | ALU_INST/mult_44/FS_1/U20       | C ^ -> Y v   | XOR3XLM    | 0.161 | 0.265 |   6.769 |   19.202 | 
     | ALU_INST/U12                    | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.198 |   6.968 |   19.400 | 
     | ALU_INST/\ALU_OUT_reg[14]       | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.968 |   19.400 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.432 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.432 | 
     | ALU_INST/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.432 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[4] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  6.544
= Slack Time                   12.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   12.831 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   12.831 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M | 0.318 | 0.620 |   0.620 |   13.452 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M   | 0.298 | 0.262 |   0.882 |   13.714 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M   | 0.116 | 0.241 |   1.124 |   13.955 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M   | 0.149 | 0.191 |   1.314 |   14.146 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M   | 0.232 | 0.319 |   1.633 |   14.464 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M | 0.143 | 0.287 |   1.920 |   14.751 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.118 | 0.455 |   2.375 |   15.206 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M   | 0.188 | 0.350 |   2.724 |   15.556 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M | 0.132 | 0.266 |   2.991 |   15.822 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.502 |   3.493 |   16.324 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.115 | 0.246 |   3.739 |   16.570 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M   | 0.317 | 0.288 |   4.027 |   16.858 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M | 0.139 | 0.301 |   4.328 |   17.159 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   4.798 |   17.629 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   5.139 |   17.971 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.121 | 0.325 |   5.464 |   18.295 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M   | 0.278 | 0.329 |   5.793 |   18.625 | 
     | ALU_INST/U51                              | C0 v -> Y ^  | AOI222X1M | 0.671 | 0.557 |   6.350 |   19.182 | 
     | ALU_INST/U48                              | A1 ^ -> Y v  | AOI31X2M  | 0.193 | 0.194 |   6.544 |   19.375 | 
     | ALU_INST/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M | 0.193 | 0.000 |   6.544 |   19.376 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.831 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.831 | 
     | ALU_INST/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.831 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[13] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  6.561
= Slack Time                   12.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.838 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.838 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   13.532 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   13.787 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   14.006 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   14.182 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   14.734 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.452 |   15.289 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   15.851 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   16.407 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   16.975 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   17.572 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.321 |   5.055 |   17.893 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.134 |   17.972 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.519 |   18.357 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.277 |   5.796 |   18.634 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.208 |   19.046 | 
     | ALU_INST/mult_44/FS_1/U22       | A v -> Y v   | XNOR2X1M   | 0.122 | 0.161 |   6.369 |   19.206 | 
     | ALU_INST/U11                    | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.192 |   6.561 |   19.398 | 
     | ALU_INST/\ALU_OUT_reg[13]       | D v          | SDFFRQX2M  | 0.082 | 0.000 |   6.561 |   19.398 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.838 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.838 | 
     | ALU_INST/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.838 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[12] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  6.210
= Slack Time                   13.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   13.187 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.187 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   13.882 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   14.136 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   14.356 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   14.532 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   15.083 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.451 |   15.639 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   16.200 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   16.756 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   17.324 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   17.921 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.321 |   5.055 |   18.242 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.134 |   18.321 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.519 |   18.707 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.277 |   5.796 |   18.983 | 
     | ALU_INST/mult_44/FS_1/U27       | B v -> Y v   | CLKXOR2X2M | 0.082 | 0.226 |   6.022 |   19.209 | 
     | ALU_INST/U10                    | A0N v -> Y v | OAI2BB1X2M | 0.091 | 0.187 |   6.209 |   19.397 | 
     | ALU_INST/\ALU_OUT_reg[12]       | D v          | SDFFRQX2M  | 0.091 | 0.000 |   6.210 |   19.397 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.187 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.187 | 
     | ALU_INST/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.187 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[11] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  5.861
= Slack Time                   13.537
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   13.537 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.537 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   14.231 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   14.486 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   14.706 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   14.881 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   15.433 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.452 |   15.988 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   16.550 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   17.106 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   17.674 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   18.271 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.321 |   5.055 |   18.592 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.134 |   18.671 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.520 |   19.056 | 
     | ALU_INST/mult_44/FS_1/U15       | A v -> Y v   | XNOR2X1M   | 0.110 | 0.151 |   5.670 |   19.207 | 
     | ALU_INST/U9                     | A0N v -> Y v | OAI2BB1X2M | 0.085 | 0.191 |   5.861 |   19.398 | 
     | ALU_INST/\ALU_OUT_reg[11]       | D v          | SDFFRQX2M  | 0.085 | 0.000 |   5.861 |   19.398 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.537 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.537 | 
     | ALU_INST/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.537 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[10] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  5.715
= Slack Time                   13.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   13.683 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.683 | 
     | REG_FILE_INST/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.652 | 0.696 |   0.696 |   14.379 | 
     | ALU_INST/mult_44/U40            | A ^ -> Y v   | INVX2M     | 0.249 | 0.253 |   0.949 |   14.632 | 
     | ALU_INST/mult_44/U113           | B v -> Y ^   | NOR2X1M    | 0.261 | 0.224 |   1.173 |   14.856 | 
     | ALU_INST/mult_44/U4             | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.171 |   1.344 |   15.027 | 
     | ALU_INST/mult_44/S2_2_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.551 |   1.896 |   15.579 | 
     | ALU_INST/mult_44/S2_3_3         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   2.455 |   16.138 | 
     | ALU_INST/mult_44/S2_4_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.016 |   16.699 | 
     | ALU_INST/mult_44/S2_5_3         | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.582 |   17.265 | 
     | ALU_INST/mult_44/S2_6_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.144 |   17.827 | 
     | ALU_INST/mult_44/S4_3           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   4.738 |   18.421 | 
     | ALU_INST/mult_44/U14            | B v -> Y v   | CLKXOR2X2M | 0.126 | 0.276 |   5.014 |   18.697 | 
     | ALU_INST/mult_44/FS_1/U33       | B v -> Y ^   | NOR2X1M    | 0.169 | 0.147 |   5.161 |   18.844 | 
     | ALU_INST/mult_44/FS_1/U18       | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.156 |   5.317 |   19.000 | 
     | ALU_INST/mult_44/FS_1/U17       | A ^ -> Y v   | CLKXOR2X2M | 0.089 | 0.213 |   5.531 |   19.214 | 
     | ALU_INST/U8                     | A0N v -> Y v | OAI2BB1X2M | 0.085 | 0.184 |   5.715 |   19.398 | 
     | ALU_INST/\ALU_OUT_reg[10]       | D v          | SDFFRQX2M  | 0.085 | 0.000 |   5.715 |   19.398 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.683 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.683 | 
     | ALU_INST/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.683 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[8] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  5.455
= Slack Time                   13.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.935 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.935 | 
     | REG_FILE_INST/\regArr_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.652 | 0.696 |   0.696 |   14.631 | 
     | ALU_INST/mult_44/U40            | A ^ -> Y v  | INVX2M     | 0.249 | 0.253 |   0.949 |   14.885 | 
     | ALU_INST/mult_44/U115           | B v -> Y ^  | NOR2X1M    | 0.286 | 0.238 |   1.187 |   15.123 | 
     | ALU_INST/mult_44/U6             | A ^ -> Y ^  | AND2X2M    | 0.087 | 0.181 |   1.368 |   15.303 | 
     | ALU_INST/mult_44/S2_2_1         | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.561 |   1.929 |   15.864 | 
     | ALU_INST/mult_44/S2_3_1         | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.559 |   2.488 |   16.423 | 
     | ALU_INST/mult_44/S2_4_1         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.047 |   16.983 | 
     | ALU_INST/mult_44/S2_5_1         | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.605 |   17.541 | 
     | ALU_INST/mult_44/S2_6_1         | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.166 |   18.102 | 
     | ALU_INST/mult_44/S4_1           | B ^ -> S v  | ADDFX2M    | 0.164 | 0.602 |   4.769 |   18.704 | 
     | ALU_INST/mult_44/U24            | A v -> Y ^  | INVX2M     | 0.077 | 0.084 |   4.852 |   18.788 | 
     | ALU_INST/mult_44/U23            | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   4.949 |   18.884 | 
     | ALU_INST/mult_44/FS_1/U7        | A v -> Y ^  | INVX2M     | 0.069 | 0.073 |   5.022 |   18.957 | 
     | ALU_INST/mult_44/FS_1/U8        | A ^ -> Y v  | INVX2M     | 0.029 | 0.036 |   5.058 |   18.993 | 
     | ALU_INST/U74                    | B0 v -> Y ^ | AOI2BB2XLM | 0.443 | 0.279 |   5.337 |   19.273 | 
     | ALU_INST/U72                    | A1 ^ -> Y v | AOI21X2M   | 0.122 | 0.118 |   5.455 |   19.390 | 
     | ALU_INST/\ALU_OUT_reg[8]        | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.455 |   19.390 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.935 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.935 | 
     | ALU_INST/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.935 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[9] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.396
- Arrival Time                  5.353
= Slack Time                   14.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   14.043 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.043 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.649 | 0.695 |   0.695 |   14.738 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   0.949 |   14.992 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.220 |   1.169 |   15.212 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.176 |   1.345 |   15.388 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.896 |   15.939 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.555 |   2.451 |   16.494 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   3.013 |   17.056 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   3.569 |   17.612 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   4.137 |   18.180 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   4.734 |   18.777 | 
     | ALU_INST/mult_44/U11            | B v -> Y v   | CLKXOR2X2M | 0.138 | 0.286 |   5.020 |   19.063 | 
     | ALU_INST/mult_44/FS_1/U3        | A v -> Y v   | XNOR2X2M   | 0.100 | 0.137 |   5.157 |   19.200 | 
     | ALU_INST/U7                     | A0N v -> Y v | OAI2BB1X2M | 0.095 | 0.196 |   5.353 |   19.396 | 
     | ALU_INST/\ALU_OUT_reg[9]        | D v          | SDFFRQX2M  | 0.095 | 0.000 |   5.353 |   19.396 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.043 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.043 | 
     | ALU_INST/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.043 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[4] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  5.343
= Slack Time                   14.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.049 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.049 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.493 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.725 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.260 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.517 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.681 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.783 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.038 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.493 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.731 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.902 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.070 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.265 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.374 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.606 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.788 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.124 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.468 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.641 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.743 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.964 | 
     | CLK_DIV_RX_INST/U24             | B1 v -> Y v | AO22X1M    | 0.116 | 0.428 |   5.343 |   19.392 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.343 |   19.392 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.049 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.049 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.049 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[2] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  5.339
= Slack Time                   14.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.053 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.053 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.498 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.730 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.264 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.521 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.685 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.787 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.042 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.497 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.735 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.906 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.074 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.269 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.379 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.610 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.792 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.128 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.472 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.645 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.747 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.968 | 
     | CLK_DIV_RX_INST/U22             | B1 v -> Y v | AO22X1M    | 0.113 | 0.424 |   5.339 |   19.392 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.339 |   19.392 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.053 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.053 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.053 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[6] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  5.335
= Slack Time                   14.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.058 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.058 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.502 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.734 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.269 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.526 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.690 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.792 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.047 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.502 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.740 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.911 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.079 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.274 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.383 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.615 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.797 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.133 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.477 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.650 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.752 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.973 | 
     | CLK_DIV_RX_INST/U26             | B1 v -> Y v | AO22X1M    | 0.109 | 0.420 |   5.335 |   19.393 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.335 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.058 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.058 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.058 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[0] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  5.334
= Slack Time                   14.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.059 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.059 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.504 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.736 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.271 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.527 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.692 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.793 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.048 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.503 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.742 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.912 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.080 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.275 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.385 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.616 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.798 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.134 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.478 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.652 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.753 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.974 | 
     | CLK_DIV_RX_INST/U28             | B1 v -> Y v | AO22X1M    | 0.108 | 0.419 |   5.334 |   19.393 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.334 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.059 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.059 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.059 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[1] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  5.333
= Slack Time                   14.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.060 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.060 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.505 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.737 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.271 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.528 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.693 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.794 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.049 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.504 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.742 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.913 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.081 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.276 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.386 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.617 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.799 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.135 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.479 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.652 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.754 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.975 | 
     | CLK_DIV_RX_INST/U21             | B1 v -> Y v | AO22X1M    | 0.108 | 0.418 |   5.333 |   19.393 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.333 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.060 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.060 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.060 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[3] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  5.333
= Slack Time                   14.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.061 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.061 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.505 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.737 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.272 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.529 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.693 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.795 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.050 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.505 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.743 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.914 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.082 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.277 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.386 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.618 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.800 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.136 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.480 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.653 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.755 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.976 | 
     | CLK_DIV_RX_INST/U23             | B1 v -> Y v | AO22X1M    | 0.107 | 0.418 |   5.333 |   19.393 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.333 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.061 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.061 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.061 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[5] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  5.332
= Slack Time                   14.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.062 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.062 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.506 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.738 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.273 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.530 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.694 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.796 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.051 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.506 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.744 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.915 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.083 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.278 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.387 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.619 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.801 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.137 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.481 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.654 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.756 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.977 | 
     | CLK_DIV_RX_INST/U25             | B1 v -> Y v | AO22X1M    | 0.106 | 0.417 |   5.332 |   19.394 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.332 |   19.394 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.062 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.062 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.062 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[7] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  5.332
= Slack Time                   14.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   14.062 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.062 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.506 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.371 | 0.232 |   0.676 |   14.738 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.273 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.206 | 0.257 |   1.468 |   15.530 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.185 | 0.164 |   1.632 |   15.694 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.095 | 0.102 |   1.734 |   15.796 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.051 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.506 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.744 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   2.853 |   16.915 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.083 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.278 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.387 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.619 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.801 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.137 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.481 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.137 | 0.173 |   4.592 |   18.654 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   4.694 |   18.756 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   4.915 |   18.977 | 
     | CLK_DIV_RX_INST/U27             | B1 v -> Y v | AO22X1M    | 0.106 | 0.417 |   5.332 |   19.394 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.332 |   19.394 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.062 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.062 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.062 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[7] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  5.280
= Slack Time                   14.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.096 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.096 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.649 | 0.695 |   0.695 |   14.790 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M    | 0.249 | 0.254 |   0.949 |   15.045 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M   | 0.275 | 0.231 |   1.180 |   15.276 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M   | 0.082 | 0.173 |   1.353 |   15.449 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.548 |   1.901 |   15.996 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M   | 0.121 | 0.562 |   2.463 |   16.558 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   3.024 |   17.120 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.586 |   17.681 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.560 |   4.145 |   18.241 | 
     | ALU_INST/mult_44/S4_0           | B ^ -> S v  | ADDFX2M   | 0.141 | 0.570 |   4.716 |   18.811 | 
     | ALU_INST/mult_44/FS_1/U14       | A v -> Y v  | BUFX2M    | 0.049 | 0.153 |   4.868 |   18.964 | 
     | ALU_INST/U61                    | B0 v -> Y ^ | AOI22X1M  | 0.325 | 0.241 |   5.109 |   19.205 | 
     | ALU_INST/U60                    | A1 ^ -> Y v | AOI31X2M  | 0.194 | 0.170 |   5.280 |   19.375 | 
     | ALU_INST/\ALU_OUT_reg[7]        | D v         | SDFFRQX2M | 0.194 | 0.000 |   5.280 |   19.376 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.096 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.096 | 
     | ALU_INST/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_RX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_RX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  5.173
= Slack Time                   14.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.050 |       |   0.000 |   14.217 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.217 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.661 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.371 | 0.232 |   0.676 |   14.893 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.428 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.206 | 0.257 |   1.468 |   15.685 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.185 | 0.164 |   1.632 |   15.849 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.095 | 0.102 |   1.734 |   15.951 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.206 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.661 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.110 | 0.238 |   2.682 |   16.899 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.144 | 0.171 |   2.853 |   17.070 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.238 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.433 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.542 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.774 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   17.956 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.292 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.636 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.204 | 0.247 |   4.666 |   18.883 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.101 | 0.105 |   4.771 |   18.988 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.084 |   4.855 |   19.072 | 
     | CLK_DIV_RX_INST/U20             | B0 ^ -> Y v  | AOI31X2M   | 0.137 | 0.054 |   4.909 |   19.126 | 
     | CLK_DIV_RX_INST/U18             | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.264 |   5.173 |   19.390 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.124 | 0.000 |   5.173 |   19.390 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.217 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.217 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.217 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_RX_INST/flag_reg/CK 
Endpoint:   CLK_DIV_RX_INST/flag_reg/D         (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  4.969
= Slack Time                   14.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.050 |       |   0.000 |   14.424 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.424 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.071 | 0.444 |   0.444 |   14.868 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.371 | 0.232 |   0.676 |   15.100 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.808 | 0.535 |   1.211 |   15.635 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.206 | 0.257 |   1.468 |   15.891 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.185 | 0.164 |   1.632 |   16.056 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.095 | 0.102 |   1.734 |   16.157 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.371 | 0.255 |   1.989 |   16.412 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.644 | 0.455 |   2.444 |   16.867 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.110 | 0.238 |   2.682 |   17.106 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.144 | 0.171 |   2.853 |   17.276 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.116 | 0.168 |   3.021 |   17.444 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   3.216 |   17.639 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.105 | 0.110 |   3.325 |   17.749 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.135 | 0.231 |   3.557 |   17.980 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.182 |   3.739 |   18.162 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.405 | 0.336 |   4.075 |   18.498 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.207 | 0.344 |   4.419 |   18.842 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.204 | 0.247 |   4.666 |   19.090 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.101 | 0.105 |   4.771 |   19.195 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.084 |   4.855 |   19.279 | 
     | CLK_DIV_RX_INST/U8              | B0 ^ -> Y v  | OAI22X1M   | 0.113 | 0.113 |   4.969 |   19.392 | 
     | CLK_DIV_RX_INST/flag_reg        | D v          | SDFFRQX2M  | 0.113 | 0.000 |   4.969 |   19.392 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.050 |       |   0.000 |  -14.423 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -14.423 | 
     | CLK_DIV_RX_INST/flag_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[6] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  4.870
= Slack Time                   14.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.505 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.505 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.649 | 0.695 |   0.695 |   15.199 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M    | 0.249 | 0.254 |   0.949 |   15.454 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M   | 0.275 | 0.231 |   1.180 |   15.685 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M   | 0.082 | 0.173 |   1.353 |   15.858 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.548 |   1.901 |   16.405 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M   | 0.121 | 0.562 |   2.463 |   16.967 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   3.024 |   17.529 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.586 |   18.090 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> S v  | ADDFX2M   | 0.136 | 0.563 |   4.149 |   18.653 | 
     | ALU_INST/mult_44/FS_1/U13       | A v -> Y v  | BUFX2M    | 0.053 | 0.155 |   4.303 |   18.808 | 
     | ALU_INST/U59                    | A0 v -> Y ^ | AOI222X1M | 0.691 | 0.371 |   4.674 |   19.179 | 
     | ALU_INST/U56                    | A1 ^ -> Y v | AOI31X2M  | 0.196 | 0.196 |   4.870 |   19.375 | 
     | ALU_INST/\ALU_OUT_reg[6]        | D v         | SDFFRQX2M | 0.196 | 0.000 |   4.870 |   19.375 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.505 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.505 | 
     | ALU_INST/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.505 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[5] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  4.806
= Slack Time                   14.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   14.565 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.565 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q ^  | SDFFRQX2M | 0.594 | 0.657 |   0.657 |   15.222 | 
     | ALU_INST/div_47/U70                       | B ^ -> Y v   | NOR2X1M   | 0.189 | 0.185 |   0.842 |   15.407 | 
     | ALU_INST/div_47/U67                       | A v -> Y v   | AND3X1M   | 0.102 | 0.253 |   1.096 |   15.661 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.309 |   15.874 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M   | 0.174 | 0.325 |   1.633 |   16.198 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.138 | 0.266 |   1.899 |   16.465 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.115 | 0.486 |   2.386 |   16.951 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M   | 0.258 | 0.311 |   2.697 |   17.262 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.137 | 0.287 |   2.984 |   17.549 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.470 |   3.454 |   18.019 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.771 |   18.336 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M   | 0.210 | 0.286 |   4.057 |   18.622 | 
     | ALU_INST/U55                              | C0 v -> Y ^  | AOI222X1M | 0.656 | 0.536 |   4.592 |   19.157 | 
     | ALU_INST/U52                              | A1 ^ -> Y v  | AOI31X2M  | 0.214 | 0.214 |   4.806 |   19.371 | 
     | ALU_INST/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M | 0.214 | 0.000 |   4.806 |   19.372 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.565 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.565 | 
     | ALU_INST/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.565 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[3] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.322
= Slack Time                   15.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.072 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.072 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.549 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.677 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.778 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.923 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.088 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.303 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.411 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.748 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.260 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.479 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M    | 0.895 | 0.552 |   2.960 |   18.032 | 
     | REG_FILE_INST/U140           | S0 ^ -> Y v | MX4X1M    | 0.220 | 0.575 |   3.535 |   18.607 | 
     | REG_FILE_INST/U138           | B v -> Y v  | MX4X1M    | 0.188 | 0.442 |   3.977 |   19.049 | 
     | REG_FILE_INST/U137           | A0 v -> Y v | AO22X1M   | 0.107 | 0.345 |   4.322 |   19.393 | 
     | REG_FILE_INST/\RdData_reg[3] | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.322 |   19.393 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.072 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.072 | 
     | REG_FILE_INST/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.072 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[2] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.291
= Slack Time                   15.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.102 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.102 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.580 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.707 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.808 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.953 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.118 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.333 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.442 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.779 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.291 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.510 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M    | 0.895 | 0.552 |   2.960 |   18.062 | 
     | REG_FILE_INST/U136           | S0 ^ -> Y v | MX4X1M    | 0.207 | 0.564 |   3.524 |   18.626 | 
     | REG_FILE_INST/U134           | B v -> Y v  | MX4X1M    | 0.175 | 0.424 |   3.948 |   19.050 | 
     | REG_FILE_INST/U133           | A0 v -> Y v | AO22X1M   | 0.108 | 0.343 |   4.291 |   19.393 | 
     | REG_FILE_INST/\RdData_reg[2] | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.291 |   19.393 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.102 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.102 | 
     | REG_FILE_INST/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.102 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[0] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.276
= Slack Time                   15.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.117 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.117 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.595 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.722 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.823 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.968 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.133 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.348 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.457 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.794 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.306 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.525 | 
     | REG_FILE_INST/U10            | A v -> Y ^  | INVX4M    | 0.875 | 0.547 |   2.955 |   18.072 | 
     | REG_FILE_INST/U166           | S0 ^ -> Y v | MX4X1M    | 0.199 | 0.546 |   3.501 |   18.618 | 
     | REG_FILE_INST/U126           | D v -> Y v  | MX4X1M    | 0.173 | 0.434 |   3.934 |   19.051 | 
     | REG_FILE_INST/U125           | A0 v -> Y v | AO22X1M   | 0.108 | 0.342 |   4.276 |   19.393 | 
     | REG_FILE_INST/\RdData_reg[0] | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.276 |   19.393 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.117 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.117 | 
     | REG_FILE_INST/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.117 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[7] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.274
= Slack Time                   15.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.117 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.117 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.595 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.722 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.823 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.968 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.133 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.348 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.457 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.794 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.306 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.525 | 
     | REG_FILE_INST/U10            | A v -> Y ^  | INVX4M    | 0.875 | 0.547 |   2.955 |   18.072 | 
     | REG_FILE_INST/U172           | S0 ^ -> Y v | MX4X1M    | 0.218 | 0.563 |   3.518 |   18.635 | 
     | REG_FILE_INST/U154           | D v -> Y v  | MX4X1M    | 0.145 | 0.410 |   3.928 |   19.046 | 
     | REG_FILE_INST/U153           | A0 v -> Y v | AO22X1M   | 0.117 | 0.346 |   4.274 |   19.391 | 
     | REG_FILE_INST/\RdData_reg[7] | D v         | SDFFRQX2M | 0.117 | 0.000 |   4.274 |   19.391 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.117 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.117 | 
     | REG_FILE_INST/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.117 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[6] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.272
= Slack Time                   15.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.121 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.121 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.599 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.726 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.827 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.972 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.137 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.352 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.461 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.798 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.310 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.529 | 
     | REG_FILE_INST/U10            | A v -> Y ^  | INVX4M    | 0.875 | 0.547 |   2.955 |   18.076 | 
     | REG_FILE_INST/U171           | S0 ^ -> Y v | MX4X1M    | 0.223 | 0.569 |   3.524 |   18.645 | 
     | REG_FILE_INST/U150           | D v -> Y v  | MX4X1M    | 0.146 | 0.413 |   3.936 |   19.057 | 
     | REG_FILE_INST/U149           | A0 v -> Y v | AO22X1M   | 0.108 | 0.336 |   4.272 |   19.393 | 
     | REG_FILE_INST/\RdData_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.272 |   19.393 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.121 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.121 | 
     | REG_FILE_INST/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[4] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  4.266
= Slack Time                   15.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.124 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.124 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.601 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.729 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.830 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.975 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.140 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.355 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.463 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.801 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.312 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.532 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M    | 0.895 | 0.552 |   2.960 |   18.084 | 
     | REG_FILE_INST/U144           | S0 ^ -> Y v | MX4X1M    | 0.183 | 0.540 |   3.500 |   18.624 | 
     | REG_FILE_INST/U142           | B v -> Y v  | MX4X1M    | 0.163 | 0.404 |   3.904 |   19.028 | 
     | REG_FILE_INST/U141           | A0 v -> Y v | AO22X1M   | 0.127 | 0.361 |   4.265 |   19.389 | 
     | REG_FILE_INST/\RdData_reg[4] | D v         | SDFFRQX2M | 0.127 | 0.000 |   4.266 |   19.389 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.124 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.124 | 
     | REG_FILE_INST/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.124 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[1] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.243
= Slack Time                   15.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.148 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.148 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.626 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.753 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.854 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   15.999 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.164 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.379 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.488 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.825 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.337 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.556 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M    | 0.895 | 0.552 |   2.960 |   18.109 | 
     | REG_FILE_INST/U132           | S0 ^ -> Y v | MX4X1M    | 0.149 | 0.504 |   3.464 |   18.613 | 
     | REG_FILE_INST/U130           | D v -> Y v  | MX4X1M    | 0.180 | 0.425 |   3.890 |   19.038 | 
     | REG_FILE_INST/U129           | A0 v -> Y v | AO22X1M   | 0.116 | 0.353 |   4.243 |   19.391 | 
     | REG_FILE_INST/\RdData_reg[1] | D v         | SDFFRQX2M | 0.116 | 0.000 |   4.243 |   19.391 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.148 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.148 | 
     | REG_FILE_INST/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.148 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[5] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.235
= Slack Time                   15.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.158 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.158 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M | 0.121 | 0.478 |   0.478 |   15.636 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M    | 0.156 | 0.127 |   0.605 |   15.763 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M   | 0.108 | 0.101 |   0.706 |   15.864 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M  | 0.184 | 0.145 |   0.851 |   16.009 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M  | 0.186 | 0.165 |   1.016 |   16.174 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M | 0.250 | 0.215 |   1.231 |   16.389 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M    | 0.103 | 0.109 |   1.340 |   16.498 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M | 0.563 | 0.337 |   1.677 |   16.835 | 
     | U4                           | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.512 |   2.189 |   17.347 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.408 |   17.566 | 
     | REG_FILE_INST/U10            | A v -> Y ^  | INVX4M    | 0.875 | 0.547 |   2.955 |   18.113 | 
     | REG_FILE_INST/U170           | S0 ^ -> Y v | MX4X1M    | 0.190 | 0.538 |   3.493 |   18.651 | 
     | REG_FILE_INST/U146           | D v -> Y v  | MX4X1M    | 0.148 | 0.405 |   3.898 |   19.057 | 
     | REG_FILE_INST/U145           | A0 v -> Y v | AO22X1M   | 0.108 | 0.336 |   4.235 |   19.393 | 
     | REG_FILE_INST/\RdData_reg[5] | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.235 |   19.393 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.158 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.158 | 
     | REG_FILE_INST/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.158 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin UART_INST/U0_UART_RX/U0_data_sampling/
\Samples_reg[2] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D (v) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][3] /Q                       (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  4.213
= Slack Time                   15.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |             | 0.050 |       |   0.000 |   15.171 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |   15.171 | 
     | REG_FILE_INST/\regArr_reg[2][3]                    | CK ^ -> Q ^ | SDFFRQX2M   | 0.814 | 0.775 |   0.775 |   15.945 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U9           | B ^ -> Y v  | NOR2X1M     | 0.235 | 0.221 |   0.995 |   16.166 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U10          | B0 v -> Y v | AO21XLM     | 0.266 | 0.441 |   1.436 |   16.607 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U17          | A v -> Y ^  | NOR2X1M     | 0.307 | 0.247 |   1.684 |   16.854 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U19          | A ^ -> Y v  | CLKNAND2X2M | 0.190 | 0.183 |   1.867 |   17.038 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U22          | B v -> Y ^  | NOR2X1M     | 0.182 | 0.148 |   2.015 |   17.186 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U23          | B ^ -> Y v  | CLKXOR2X2M  | 0.108 | 0.336 |   2.352 |   17.522 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U48          | A v -> Y v  | CLKXOR2X2M  | 0.089 | 0.173 |   2.525 |   17.695 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U46          | A v -> Y ^  | NOR3X1M     | 0.326 | 0.207 |   2.732 |   17.902 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U45          | D ^ -> Y v  | NAND4X1M    | 0.562 | 0.415 |   3.146 |   18.317 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U36          | AN v -> Y v | NOR4BX1M    | 0.123 | 0.324 |   3.470 |   18.641 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U35          | D v -> Y ^  | NAND4X1M    | 0.278 | 0.201 |   3.671 |   18.842 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U31          | C ^ -> Y v  | NAND4BX1M   | 0.207 | 0.191 |   3.862 |   19.033 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U25          | A v -> Y ^  | NOR2X1M     | 0.334 | 0.249 |   4.111 |   19.282 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U24          | S0 ^ -> Y v | MXI2X1M     | 0.153 | 0.102 |   4.213 |   19.384 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | D v         | SDFFRQX2M   | 0.153 | 0.000 |   4.213 |   19.384 | 
     | [2]                                                |             |             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.171 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.171 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.171 | 
     | [2]                                                |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[0] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.864
= Slack Time                   15.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.526 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.526 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.064 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.290 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.539 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.804 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.097 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.435 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.630 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.848 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.127 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.471 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.643 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.740 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.954 | 
     | CLK_DIV_TX_INST/U24             | B1 v -> Y v | AO22X1M    | 0.125 | 0.435 |   3.864 |   19.390 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | D v         | SDFFRQX2M  | 0.125 | 0.000 |   3.864 |   19.390 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.526 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.526 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.526 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[1] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.863
= Slack Time                   15.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.527 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.527 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.065 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.291 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.540 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.805 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.098 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.436 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.631 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.849 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.128 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.472 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.644 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.741 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.955 | 
     | CLK_DIV_TX_INST/U17             | B1 v -> Y v | AO22X1M    | 0.124 | 0.435 |   3.863 |   19.390 | 
     | CLK_DIV_TX_INST/\counter_reg[1] | D v         | SDFFRQX2M  | 0.124 | 0.000 |   3.863 |   19.390 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.527 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.527 | 
     | CLK_DIV_TX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.527 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[5] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.861
= Slack Time                   15.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.529 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.529 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.068 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.294 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.543 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.807 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.100 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.439 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.634 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.852 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.130 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.474 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.646 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.744 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.958 | 
     | CLK_DIV_TX_INST/U21             | B1 v -> Y v | AO22X1M    | 0.122 | 0.433 |   3.861 |   19.390 | 
     | CLK_DIV_TX_INST/\counter_reg[5] | D v         | SDFFRQX2M  | 0.122 | 0.000 |   3.861 |   19.390 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.529 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.529 | 
     | CLK_DIV_TX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[4] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.856
= Slack Time                   15.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.535 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.535 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.073 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.300 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.549 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.813 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.106 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.444 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.640 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.857 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.136 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.480 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.652 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.750 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.964 | 
     | CLK_DIV_TX_INST/U20             | B1 v -> Y v | AO22X1M    | 0.117 | 0.428 |   3.856 |   19.391 | 
     | CLK_DIV_TX_INST/\counter_reg[4] | D v         | SDFFRQX2M  | 0.117 | 0.000 |   3.856 |   19.391 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.535 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.535 | 
     | CLK_DIV_TX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.535 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[7] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.850
= Slack Time                   15.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.542 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.542 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.080 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.306 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.555 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.820 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.113 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.451 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.646 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.864 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.142 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.486 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.659 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.756 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.970 | 
     | CLK_DIV_TX_INST/U23             | B1 v -> Y v | AO22X1M    | 0.113 | 0.422 |   3.850 |   19.392 | 
     | CLK_DIV_TX_INST/\counter_reg[7] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   3.850 |   19.392 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.542 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.542 | 
     | CLK_DIV_TX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.542 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[3] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.847
= Slack Time                   15.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.545 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.545 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.084 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.310 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.559 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.823 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.116 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.455 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.650 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.867 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.146 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.490 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.662 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.760 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.974 | 
     | CLK_DIV_TX_INST/U19             | B1 v -> Y v | AO22X1M    | 0.110 | 0.419 |   3.847 |   19.393 | 
     | CLK_DIV_TX_INST/\counter_reg[3] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   3.847 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.545 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.545 | 
     | CLK_DIV_TX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.545 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[6] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.845
= Slack Time                   15.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.548 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.548 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.086 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.312 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.561 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.826 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.119 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.457 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.652 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.870 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.148 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.493 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.665 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.762 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.976 | 
     | CLK_DIV_TX_INST/U22             | B1 v -> Y v | AO22X1M    | 0.108 | 0.417 |   3.845 |   19.393 | 
     | CLK_DIV_TX_INST/\counter_reg[6] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   3.845 |   19.393 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.548 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.548 | 
     | CLK_DIV_TX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.548 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CLK_DIV_TX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[2] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.843
= Slack Time                   15.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   15.550 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.550 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.089 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.315 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v  | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.564 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.828 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v  | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.121 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^  | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.460 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^ | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.655 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v  | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   17.873 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.151 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^  | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.495 | 
     | CLK_DIV_TX_INST/U16             | B0 ^ -> Y ^ | AO21XLM    | 0.131 | 0.172 |   3.117 |   18.667 | 
     | CLK_DIV_TX_INST/U15             | B0 ^ -> Y v | OAI31X1M   | 0.105 | 0.098 |   3.214 |   18.765 | 
     | CLK_DIV_TX_INST/U14             | A v -> Y v  | AND2X2M    | 0.129 | 0.214 |   3.428 |   18.979 | 
     | CLK_DIV_TX_INST/U18             | B1 v -> Y v | AO22X1M    | 0.106 | 0.415 |   3.843 |   19.394 | 
     | CLK_DIV_TX_INST/\counter_reg[2] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   3.843 |   19.394 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.550 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.550 | 
     | CLK_DIV_TX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.550 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin UART_INST/U0_UART_RX/U0_data_sampling/
\Samples_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D (v) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][3] /Q                       (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  3.761
= Slack Time                   15.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |             | 0.050 |       |   0.000 |   15.626 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |   15.626 | 
     | REG_FILE_INST/\regArr_reg[2][3]                    | CK ^ -> Q ^ | SDFFRQX2M   | 0.814 | 0.775 |   0.775 |   16.401 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U9           | B ^ -> Y v  | NOR2X1M     | 0.235 | 0.221 |   0.995 |   16.621 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U10          | B0 v -> Y v | AO21XLM     | 0.266 | 0.441 |   1.436 |   17.062 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U17          | A v -> Y ^  | NOR2X1M     | 0.307 | 0.247 |   1.684 |   17.310 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U19          | A ^ -> Y v  | CLKNAND2X2M | 0.190 | 0.183 |   1.867 |   17.493 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U22          | B v -> Y ^  | NOR2X1M     | 0.182 | 0.148 |   2.015 |   17.641 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U23          | B ^ -> Y v  | CLKXOR2X2M  | 0.108 | 0.336 |   2.352 |   17.978 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U48          | A v -> Y v  | CLKXOR2X2M  | 0.089 | 0.173 |   2.525 |   18.151 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U46          | A v -> Y ^  | NOR3X1M     | 0.326 | 0.207 |   2.732 |   18.358 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U45          | D ^ -> Y v  | NAND4X1M    | 0.562 | 0.415 |   3.146 |   18.772 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U36          | AN v -> Y v | NOR4BX1M    | 0.123 | 0.324 |   3.470 |   19.096 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U35          | D v -> Y ^  | NAND4X1M    | 0.278 | 0.201 |   3.671 |   19.297 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/U34          | S0 ^ -> Y v | MXI2X1M     | 0.137 | 0.090 |   3.761 |   19.387 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | D v         | SDFFRQX2M   | 0.137 | 0.000 |   3.761 |   19.387 | 
     | [1]                                                |             |             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.626 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.626 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.626 | 
     | [1]                                                |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin CLK_DIV_TX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_TX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.690
= Slack Time                   15.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.050 |       |   0.000 |   15.704 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.704 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v  | SDFFRQX2M  | 0.194 | 0.538 |   0.538 |   16.243 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v   | OR2X2M     | 0.078 | 0.226 |   0.765 |   16.469 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v   | OR2X1M     | 0.112 | 0.249 |   1.013 |   16.718 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v   | OR2X1M     | 0.121 | 0.265 |   1.278 |   16.982 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v   | OR2X1M     | 0.150 | 0.293 |   1.571 |   17.275 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^   | NOR3X1M    | 0.445 | 0.339 |   1.909 |   17.614 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^  | NAND2BX1M  | 0.120 | 0.195 |   2.104 |   17.809 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v   | CLKXOR2X2M | 0.091 | 0.218 |   2.322 |   18.026 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^   | NOR4X1M    | 0.305 | 0.279 |   2.601 |   18.305 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^   | AND4X1M    | 0.220 | 0.344 |   2.945 |   18.649 | 
     | CLK_DIV_TX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.224 | 0.261 |   3.206 |   18.910 | 
     | CLK_DIV_TX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.094 | 0.102 |   3.308 |   19.012 | 
     | CLK_DIV_TX_INST/U3              | A v -> Y ^   | INVX2M     | 0.094 | 0.084 |   3.392 |   19.096 | 
     | CLK_DIV_TX_INST/U12             | B0 ^ -> Y v  | AOI31X2M   | 0.127 | 0.052 |   3.444 |   19.148 | 
     | CLK_DIV_TX_INST/U10             | A0N v -> Y v | OAI2BB2X1M | 0.104 | 0.246 |   3.690 |   19.394 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.104 | 0.000 |   3.690 |   19.394 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.704 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.704 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.704 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin UART_INST/U0_UART_RX/U0_uart_fsm/\current_
state_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D (v) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q                        (v) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.652
= Slack Time                   15.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |             | 0.050 |       |   0.000 |   15.728 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |   15.728 | 
     | REG_FILE_INST/\regArr_reg[2][7]                    | CK ^ -> Q v | SDFFSQX2M   | 0.071 | 0.444 |   0.444 |   16.172 | 
     | REG_FILE_INST/U247                                 | A v -> Y ^  | INVXLM      | 0.371 | 0.232 |   0.676 |   16.404 | 
     | REG_FILE_INST/U248                                 | A ^ -> Y v  | CLKINVX12M  | 0.808 | 0.535 |   1.211 |   16.939 | 
     | UART_INST/U0_UART_RX/U9                            | A v -> Y ^  | INVXLM      | 0.199 | 0.249 |   1.461 |   17.189 | 
     | UART_INST/U0_UART_RX/U10                           | A ^ -> Y v  | INVXLM      | 0.413 | 0.295 |   1.755 |   17.483 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U22               | A v -> Y ^  | CLKXOR2X2M  | 0.101 | 0.281 |   2.036 |   17.764 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U61               | B ^ -> Y v  | CLKXOR2X2M  | 0.094 | 0.302 |   2.338 |   18.066 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U58               | B v -> Y ^  | NOR4X1M     | 0.413 | 0.289 |   2.628 |   18.356 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U54               | A ^ -> Y v  | CLKNAND2X2M | 0.194 | 0.193 |   2.820 |   18.548 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U49               | D v -> Y ^  | NOR4BX1M    | 0.303 | 0.293 |   3.113 |   18.841 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U48               | B ^ -> Y v  | MXI2X1M     | 0.172 | 0.151 |   3.264 |   18.992 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U34               | A2 v -> Y ^ | AOI31X1M    | 0.229 | 0.222 |   3.486 |   19.214 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/U33               | C0 ^ -> Y v | OAI221X1M   | 0.172 | 0.166 |   3.652 |   19.380 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_re | D v         | SDFFRQX2M   | 0.172 | 0.000 |   3.652 |   19.380 | 
     | g[0]                                               |             |             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.728 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -15.728 | 
     | UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.728 | 
     | g[0]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[13][4] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[13][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[3] /Q      (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  3.609
= Slack Time                   15.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   15.768 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.768 | 
     | SYS_CTRL_INST/\state_reg[3]      | CK ^ -> Q v | SDFFRQX2M  | 0.139 | 0.494 |   0.494 |   16.262 | 
     | SYS_CTRL_INST/U41                | B v -> Y ^  | NOR2X2M    | 0.313 | 0.231 |   0.725 |   16.493 | 
     | SYS_CTRL_INST/U43                | A ^ -> Y v  | NAND3X2M   | 0.162 | 0.155 |   0.881 |   16.648 | 
     | SYS_CTRL_INST/U14                | A v -> Y ^  | INVX2M     | 0.357 | 0.250 |   1.131 |   16.899 | 
     | SYS_CTRL_INST/U38                | A0 ^ -> Y v | AOI21X2M   | 0.175 | 0.180 |   1.311 |   17.079 | 
     | SYS_CTRL_INST/U40                | B0 v -> Y ^ | OAI22X1M   | 0.401 | 0.281 |   1.592 |   17.359 | 
     | U5                               | A ^ -> Y ^  | BUFX4M     | 0.715 | 0.514 |   2.106 |   17.873 | 
     | REG_FILE_INST/U47                | A ^ -> Y v  | INVX2M     | 0.183 | 0.167 |   2.273 |   18.041 | 
     | REG_FILE_INST/U8                 | A v -> Y ^  | INVX2M     | 0.930 | 0.571 |   2.844 |   18.611 | 
     | REG_FILE_INST/U3                 | B ^ -> Y v  | NOR2BX2M   | 0.254 | 0.227 |   3.070 |   18.838 | 
     | REG_FILE_INST/U20                | B v -> Y ^  | NAND2X2M   | 0.521 | 0.370 |   3.440 |   19.208 | 
     | REG_FILE_INST/U105               | B1 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.169 |   3.609 |   19.377 | 
     | REG_FILE_INST/\regArr_reg[13][4] | D v         | SDFFRQX4M  | 0.175 | 0.000 |   3.609 |   19.377 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.768 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.768 | 
     | REG_FILE_INST/\regArr_reg[13][4] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -15.768 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[13][5] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[13][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[3] /Q      (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.611
= Slack Time                   15.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   15.769 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.769 | 
     | SYS_CTRL_INST/\state_reg[3]      | CK ^ -> Q v | SDFFRQX2M  | 0.139 | 0.494 |   0.494 |   16.263 | 
     | SYS_CTRL_INST/U41                | B v -> Y ^  | NOR2X2M    | 0.313 | 0.231 |   0.725 |   16.494 | 
     | SYS_CTRL_INST/U43                | A ^ -> Y v  | NAND3X2M   | 0.162 | 0.155 |   0.881 |   16.649 | 
     | SYS_CTRL_INST/U14                | A v -> Y ^  | INVX2M     | 0.357 | 0.250 |   1.131 |   16.900 | 
     | SYS_CTRL_INST/U38                | A0 ^ -> Y v | AOI21X2M   | 0.175 | 0.180 |   1.311 |   17.080 | 
     | SYS_CTRL_INST/U40                | B0 v -> Y ^ | OAI22X1M   | 0.401 | 0.281 |   1.592 |   17.361 | 
     | U5                               | A ^ -> Y ^  | BUFX4M     | 0.715 | 0.514 |   2.106 |   17.875 | 
     | REG_FILE_INST/U47                | A ^ -> Y v  | INVX2M     | 0.183 | 0.167 |   2.273 |   18.042 | 
     | REG_FILE_INST/U8                 | A v -> Y ^  | INVX2M     | 0.930 | 0.571 |   2.844 |   18.613 | 
     | REG_FILE_INST/U3                 | B ^ -> Y v  | NOR2BX2M   | 0.254 | 0.227 |   3.070 |   18.839 | 
     | REG_FILE_INST/U20                | B v -> Y ^  | NAND2X2M   | 0.521 | 0.370 |   3.440 |   19.209 | 
     | REG_FILE_INST/U106               | B1 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.171 |   3.611 |   19.380 | 
     | REG_FILE_INST/\regArr_reg[13][5] | D v         | SDFFRQX2M  | 0.172 | 0.000 |   3.611 |   19.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.769 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.769 | 
     | REG_FILE_INST/\regArr_reg[13][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.769 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[13][3] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[13][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[3] /Q      (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.606
= Slack Time                   15.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   15.776 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.776 | 
     | SYS_CTRL_INST/\state_reg[3]      | CK ^ -> Q v | SDFFRQX2M  | 0.139 | 0.494 |   0.494 |   16.271 | 
     | SYS_CTRL_INST/U41                | B v -> Y ^  | NOR2X2M    | 0.313 | 0.231 |   0.725 |   16.502 | 
     | SYS_CTRL_INST/U43                | A ^ -> Y v  | NAND3X2M   | 0.162 | 0.155 |   0.881 |   16.657 | 
     | SYS_CTRL_INST/U14                | A v -> Y ^  | INVX2M     | 0.357 | 0.250 |   1.131 |   16.907 | 
     | SYS_CTRL_INST/U38                | A0 ^ -> Y v | AOI21X2M   | 0.175 | 0.180 |   1.311 |   17.088 | 
     | SYS_CTRL_INST/U40                | B0 v -> Y ^ | OAI22X1M   | 0.401 | 0.281 |   1.592 |   17.368 | 
     | U5                               | A ^ -> Y ^  | BUFX4M     | 0.715 | 0.514 |   2.106 |   17.882 | 
     | REG_FILE_INST/U47                | A ^ -> Y v  | INVX2M     | 0.183 | 0.167 |   2.273 |   18.050 | 
     | REG_FILE_INST/U8                 | A v -> Y ^  | INVX2M     | 0.930 | 0.571 |   2.844 |   18.620 | 
     | REG_FILE_INST/U3                 | B ^ -> Y v  | NOR2BX2M   | 0.254 | 0.227 |   3.070 |   18.847 | 
     | REG_FILE_INST/U20                | B v -> Y ^  | NAND2X2M   | 0.521 | 0.370 |   3.440 |   19.216 | 
     | REG_FILE_INST/U104               | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.166 |   3.606 |   19.383 | 
     | REG_FILE_INST/\regArr_reg[13][3] | D v         | SDFFRQX2M  | 0.159 | 0.000 |   3.606 |   19.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.776 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.776 | 
     | REG_FILE_INST/\regArr_reg[13][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.776 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[13][1] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[13][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[3] /Q      (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  3.608
= Slack Time                   15.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   15.777 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.777 | 
     | SYS_CTRL_INST/\state_reg[3]      | CK ^ -> Q v | SDFFRQX2M  | 0.139 | 0.494 |   0.494 |   16.271 | 
     | SYS_CTRL_INST/U41                | B v -> Y ^  | NOR2X2M    | 0.313 | 0.231 |   0.725 |   16.503 | 
     | SYS_CTRL_INST/U43                | A ^ -> Y v  | NAND3X2M   | 0.162 | 0.155 |   0.881 |   16.658 | 
     | SYS_CTRL_INST/U14                | A v -> Y ^  | INVX2M     | 0.357 | 0.250 |   1.131 |   16.908 | 
     | SYS_CTRL_INST/U38                | A0 ^ -> Y v | AOI21X2M   | 0.175 | 0.180 |   1.311 |   17.088 | 
     | SYS_CTRL_INST/U40                | B0 v -> Y ^ | OAI22X1M   | 0.401 | 0.281 |   1.592 |   17.369 | 
     | U5                               | A ^ -> Y ^  | BUFX4M     | 0.715 | 0.514 |   2.106 |   17.883 | 
     | REG_FILE_INST/U47                | A ^ -> Y v  | INVX2M     | 0.183 | 0.167 |   2.273 |   18.050 | 
     | REG_FILE_INST/U8                 | A v -> Y ^  | INVX2M     | 0.930 | 0.571 |   2.844 |   18.621 | 
     | REG_FILE_INST/U3                 | B ^ -> Y v  | NOR2BX2M   | 0.254 | 0.227 |   3.070 |   18.848 | 
     | REG_FILE_INST/U20                | B v -> Y ^  | NAND2X2M   | 0.521 | 0.370 |   3.440 |   19.217 | 
     | REG_FILE_INST/U102               | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.167 |   3.608 |   19.385 | 
     | REG_FILE_INST/\regArr_reg[13][1] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   3.608 |   19.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.777 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.777 | 
     | REG_FILE_INST/\regArr_reg[13][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.777 | 
     +------------------------------------------------------------------------------------------------+ 

