
23. Printing statistics.

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs ===

   Number of wires:                  7
   Number of wire bits:            521
   Number of public wires:           7
   Number of public wire bits:     521
   Number of ports:                  7
   Number of port bits:            521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs ===

   Number of wires:                  7
   Number of wire bits:            133
   Number of public wires:           7
   Number of public wire bits:     133
   Number of ports:                  7
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:                 53
   Number of wire bits:            587
   Number of public wires:           8
   Number of public wire bits:     522
   Number of ports:                  8
   Number of port bits:            522
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $and_1                          1
     $ge_32                          5
     $logic_and_1                    5
     $logic_not_32                   5
     $logic_or_1                     5
     $lt_32                          5
     $mux_1                          9
     $mux_3                         11
     $not_1                          2

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                 44
   Number of wire bits:            478
   Number of public wires:           8
   Number of public wire bits:     426
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                          7
     $mux_3                          9
     $not_1                          2

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                 44
   Number of wire bits:            478
   Number of public wires:           8
   Number of public wire bits:     426
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                          7
     $mux_3                          9
     $not_1                          2

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                 44
   Number of wire bits:            478
   Number of public wires:           8
   Number of public wire bits:     426
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                          7
     $mux_3                          9
     $not_1                          2

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                 44
   Number of wire bits:            478
   Number of public wires:           8
   Number of public wire bits:     426
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                          7
     $mux_3                          9
     $not_1                          2

=== addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:                 17
   Number of wire bits:            143
   Number of public wires:           8
   Number of public wire bits:     134
   Number of ports:                  8
   Number of port bits:            134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and_1                          2
     $ge_32                          1
     $logic_and_1                    1
     $logic_not_32                   1
     $logic_or_1                     1
     $lt_32                          1
     $mux_1                          3
     $not_1                          2

=== apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart ===

   Number of wires:                334
   Number of wire bits:            598
   Number of public wires:         166
   Number of public wire bits:     387
   Number of ports:                 21
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                271
     $add_6                          1
     $add_7                          1
     $adff_1                        26
     $adff_2                         1
     $adffe_1                        2
     $adffe_11                       1
     $adffe_2                        1
     $adffe_4                        1
     $adffe_6                        2
     $adffe_7                        1
     $adffe_8                        5
     $and_1                          5
     $eq_2                           6
     $eq_3                           8
     $logic_and_1                   67
     $logic_not_2                    1
     $logic_not_3                    2
     $mux_1                         21
     $mux_6                          1
     $mux_7                          1
     $mux_8                          2
     $not_1                         27
     $or_1                          53
     $pmux_1                         1
     $pmux_2                         1
     $pmux_8                         1
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_bool_3                  2
     $reduce_bool_7                  1
     $reduce_or_2                    1
     slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
     uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
     uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
     uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
     uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req ===

   Number of wires:                 31
   Number of wire bits:            151
   Number of public wires:          27
   Number of public wire bits:     147
   Number of ports:                 14
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adff_1                         4
     $and_1                          4
     $logic_not_1                    2
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp ===

   Number of wires:                 31
   Number of wire bits:            130
   Number of public wires:          27
   Number of public wire bits:     126
   Number of ports:                 14
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adff_1                         4
     $and_1                          4
     $logic_not_1                    2
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

   Number of wires:                 21
   Number of wire bits:            181
   Number of public wires:          15
   Number of public wire bits:     175
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $adff_1                         1
     $adffe_1                        1
     $dffe_2                         1
     $dffe_32                        1
     $dffe_7                         1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          1
     $mux_41                         1
     $ne_1                           2
     $not_1                          1
     $reduce_bool_2                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

   Number of wires:                 21
   Number of wire bits:            153
   Number of public wires:          15
   Number of public wire bits:     147
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         1
     $adffe_1                        1
     $dffe_2                         1
     $dffe_32                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          1
     $mux_34                         1
     $ne_1                           2
     $not_1                          1
     $reduce_bool_2                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

   Number of wires:                 20
   Number of wire bits:            220
   Number of public wires:          14
   Number of public wire bits:     174
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adffe_1                        1
     $dffe_2                         1
     $dffe_32                        1
     $dffe_7                         1
     $eq_1                           1
     $logic_and_1                    1
     $mux_1                          1
     $mux_41                         2
     $not_1                          2
     $reduce_and_2                   1
     $reduce_bool_2                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

   Number of wires:                 20
   Number of wire bits:            185
   Number of public wires:          14
   Number of public wire bits:     146
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adffe_1                        1
     $dffe_2                         1
     $dffe_32                        1
     $eq_1                           1
     $logic_and_1                    1
     $mux_1                          1
     $mux_34                         2
     $not_1                          2
     $reduce_and_2                   1
     $reduce_bool_2                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          1
     $ne_2                           3
     $pmux_1                         2
     $pmux_2                         1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          1
     $ne_2                           3
     $pmux_1                         2
     $pmux_2                         1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          1
     $ne_2                           3
     $pmux_1                         2
     $pmux_2                         1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          1
     $ne_2                           3
     $pmux_1                         2
     $pmux_2                         1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff_1                         1
     $adffe_2                        2
     $and_1                          1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $pmux_1                         1
     $pmux_2                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff_1                         1
     $adffe_2                        2
     $and_1                          1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $pmux_1                         1
     $pmux_2                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff_1                         1
     $adffe_2                        2
     $and_1                          1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $pmux_1                         1
     $pmux_2                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff_1                         1
     $adffe_2                        2
     $and_1                          1
     $eq_2                           2
     $logic_not_2                    1
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $pmux_1                         1
     $pmux_2                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe_2                        1
     $adffe_4                        1
     $and_1                          1
     $eq_2                           6
     $eq_4                           8
     $logic_and_1                    3
     $logic_not_2                    2
     $logic_not_4                    1
     $logic_or_1                     2
     $mux_1                          2
     $mux_2                          2
     $mux_3                          1
     $ne_2                           7
     $ne_4                           2
     $not_1                          2
     $pmux_1                         1
     $pmux_2                         1
     $pmux_4                         1
     $reduce_and_9                   1
     $reduce_or_2                    3
     $reduce_or_3                    6
     $reduce_or_6                    1
     $reduce_or_8                    1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe_2                        1
     $adffe_4                        1
     $and_1                          1
     $eq_2                           6
     $eq_4                           8
     $logic_and_1                    3
     $logic_not_2                    2
     $logic_not_4                    1
     $logic_or_1                     2
     $mux_1                          2
     $mux_2                          2
     $mux_3                          1
     $ne_2                           7
     $ne_4                           2
     $not_1                          2
     $pmux_1                         1
     $pmux_2                         1
     $pmux_4                         1
     $reduce_and_9                   1
     $reduce_or_2                    3
     $reduce_or_3                    6
     $reduce_or_6                    1
     $reduce_or_8                    1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe_2                        1
     $adffe_4                        1
     $and_1                          1
     $eq_2                           6
     $eq_4                           8
     $logic_and_1                    3
     $logic_not_2                    2
     $logic_not_4                    1
     $logic_or_1                     2
     $mux_1                          2
     $mux_2                          2
     $mux_3                          1
     $ne_2                           7
     $ne_4                           2
     $not_1                          2
     $pmux_1                         1
     $pmux_2                         1
     $pmux_4                         1
     $reduce_and_9                   1
     $reduce_or_2                    3
     $reduce_or_3                    6
     $reduce_or_6                    1
     $reduce_or_8                    1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe_2                        1
     $adffe_4                        1
     $and_1                          1
     $eq_2                           6
     $eq_4                           8
     $logic_and_1                    3
     $logic_not_2                    2
     $logic_not_4                    1
     $logic_or_1                     2
     $mux_1                          2
     $mux_2                          2
     $mux_3                          1
     $ne_2                           7
     $ne_4                           2
     $not_1                          2
     $pmux_1                         1
     $pmux_2                         1
     $pmux_4                         1
     $reduce_and_9                   1
     $reduce_or_2                    3
     $reduce_or_3                    6
     $reduce_or_6                    1
     $reduce_or_8                    1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

=== core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ===

   Number of wires:                 26
   Number of wire bits:            261
   Number of public wires:          26
   Number of public wire bits:     261
   Number of ports:                 25
   Number of port bits:            229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1

=== croc_chip ===

   Number of wires:                 64
   Number of wire bits:            157
   Number of public wires:          64
   Number of public wire bits:     157
   Number of ports:                 48
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     croc_soc$croc_chip.i_croc_soc      1
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4

=== croc_domain$croc_chip.i_croc_soc.i_croc ===

   Number of wires:                 93
   Number of wire bits:           3734
   Number of public wires:          90
   Number of public wire bits:    3731
   Number of ports:                 22
   Number of port bits:            367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $not_1                          3
     $or_1                           1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
     core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
     dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
     dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
     gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
     obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
     reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
     soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
     timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1

=== croc_soc$croc_chip.i_croc_soc ===

   Number of wires:                 24
   Number of wire bits:            369
   Number of public wires:          24
   Number of public wire bits:     369
   Number of ports:                 16
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     croc_domain$croc_chip.i_croc_soc.i_croc      1
     rstgen$croc_chip.i_croc_soc.i_rstgen      1
     sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
     user_domain$croc_chip.i_croc_soc.i_user      1

=== cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i ===

   Number of wires:                 93
   Number of wire bits:           1533
   Number of public wires:          70
   Number of public wire bits:    1451
   Number of ports:                 15
   Number of port bits:            369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $add_34                         1
     $and_1                          1
     $and_32                         1
     $eq_7                          27
     $logic_not_32                   1
     $logic_not_7                    1
     $mux_1                          1
     $mux_32                         2
     $mux_33                         1
     $mux_5                          1
     $not_1                          3
     $not_32                         1
     $or_1                           2
     $or_32                          1
     $pmux_1                         1
     $pmux_32                        2
     $pmux_33                        1
     $reduce_or_13                   1
     $reduce_or_4                    1
     $reduce_or_5                    3
     $reduce_or_6                    2
     $reduce_or_8                    1
     $sshr_33                        1
     $sub_5                          1
     $xor_1                          2
     $xor_32                         1

=== cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i ===

   Number of wires:                 49
   Number of wire bits:            395
   Number of public wires:           8
   Number of public wire bits:      70
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $eq_2                           5
     $eq_3                          14
     $eq_5                           1
     $logic_not_5                    1
     $logic_not_6                    1
     $logic_not_8                    1
     $mux_1                          2
     $mux_17                         2
     $mux_18                         2
     $mux_7                          1
     $ne_2                           1
     $not_1                          1
     $pmux_1                         5
     $pmux_29                        2
     $pmux_32                        4
     $reduce_bool_5                  1
     $reduce_or_2                    3
     $reduce_or_4                    2
     $reduce_or_5                    1

=== cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i ===

   Number of wires:                251
   Number of wire bits:            697
   Number of public wires:         102
   Number of public wire bits:     280
   Number of ports:                 56
   Number of port bits:            225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                209
     $add_31                         1
     $adff_1                         6
     $adffe_1                        2
     $adffe_4                        1
     $and_1                         30
     $eq_2                           1
     $eq_4                           9
     $logic_and_1                    7
     $logic_not_1                    6
     $logic_not_2                    1
     $logic_not_4                    1
     $logic_or_1                     9
     $mux_1                         25
     $mux_2                         10
     $mux_3                          6
     $mux_31                         1
     $mux_32                         3
     $mux_4                         19
     $mux_5                          1
     $mux_6                          1
     $mux_7                          1
     $ne_2                           5
     $ne_3                           2
     $ne_4                           3
     $not_1                          9
     $or_1                          22
     $pmux_1                         7
     $pmux_2                         1
     $pmux_3                         1
     $pmux_32                        1
     $pmux_4                         2
     $pmux_7                         1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_16                 1
     $reduce_bool_2                  2
     $reduce_or_2                    3
     $reduce_or_3                    2
     $reduce_or_4                    2
     $reduce_or_7                    1

=== cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex ===

   Number of wires:                156
   Number of wire bits:           1803
   Number of public wires:         154
   Number of public wire bits:    1801
   Number of ports:                 30
   Number of port bits:            392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          1
     $mux_12                         1
     $not_1                          1
     $or_1                           3
     cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i      1
     cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i      1
     cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i      1
     cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i      1
     cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i      1
     cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i      1
     cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i      1

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i ===

   Number of wires:                 19
   Number of wire bits:            491
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_64                         1
     $adffe_32                       2
     $mux_64                         2
     $ne_2                           2
     $or_1                           1
     $reduce_and_2                   2
     $reduce_bool_2                  1

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i ===

   Number of wires:                 19
   Number of wire bits:            491
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_64                         1
     $adffe_32                       2
     $mux_64                         2
     $ne_2                           2
     $or_1                           1
     $reduce_and_2                   2
     $reduce_bool_2                  1

=== cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i ===

   Number of wires:                288
   Number of wire bits:           8947
   Number of public wires:         140
   Number of public wire bits:    5354
   Number of ports:                 56
   Number of port bits:            581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                299
     $adffe_2                        2
     $and_1                         24
     $and_19                         1
     $and_32                         1
     $eq_12                        141
     $eq_2                           4
     $eq_32                          1
     $eq_5                           2
     $gt_2                           1
     $logic_and_1                    3
     $logic_not_2                    1
     $logic_not_32                   1
     $logic_not_5                    1
     $mux_1                         15
     $mux_2                          9
     $mux_24                         1
     $mux_29                         2
     $mux_3                          7
     $mux_32                         9
     $mux_4                          2
     $mux_6                          2
     $mux_64                         6
     $mux_7                          3
     $ne_2                           3
     $not_1                          5
     $not_32                         1
     $not_5                          1
     $or_1                           8
     $or_32                          1
     $pmux_1                         4
     $pmux_2                         1
     $pmux_32                        3
     $pmux_4                         1
     $pmux_7                         1
     $reduce_bool_2                  2
     $reduce_bool_20                 1
     $reduce_bool_3                  2
     $reduce_or_137                  1
     $reduce_or_19                   1
     $reduce_or_2                    1
     $reduce_or_29                   1
     $reduce_or_31                   2
     $reduce_or_4                    1
     cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i      1
     cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr      1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_1                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_1                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_7                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr ===

   Number of wires:                  7
   Number of wire bits:             61
   Number of public wires:           7
   Number of public wire bits:      61
   Number of ports:                  6
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_19                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_7                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr ===

   Number of wires:                  7
   Number of wire bits:             13
   Number of public wires:           7
   Number of public wire bits:      13
   Number of ports:                  6
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_3                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr ===

   Number of wires:                  7
   Number of wire bits:             22
   Number of public wires:           7
   Number of public wire bits:      22
   Number of ports:                  6
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_6                        1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr ===

   Number of wires:                  7
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adffe_32                       1

=== cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i ===

   Number of wires:                218
   Number of wire bits:            658
   Number of public wires:          63
   Number of public wire bits:     436
   Number of ports:                 46
   Number of port bits:            319
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                194
     $and_1                         13
     $eq_10                         32
     $eq_12                          4
     $eq_2                           5
     $eq_3                          13
     $eq_5                           3
     $eq_7                          22
     $logic_and_1                    1
     $logic_not_10                   2
     $logic_not_12                   1
     $logic_not_2                    2
     $logic_not_3                    2
     $logic_not_5                    3
     $logic_or_1                     2
     $mux_1                         14
     $mux_2                          9
     $mux_5                          1
     $mux_6                          1
     $not_1                         12
     $or_1                           4
     $pmux_1                         9
     $pmux_2                         6
     $pmux_3                         1
     $pmux_5                         3
     $pmux_6                         1
     $reduce_bool_3                  1
     $reduce_bool_5                  2
     $reduce_or_10                   1
     $reduce_or_2                   11
     $reduce_or_3                    6
     $reduce_or_4                    2
     $reduce_or_5                    1
     $reduce_or_6                    3
     $reduce_or_9                    1

=== cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i ===

   Number of wires:                 35
   Number of wire bits:            681
   Number of public wires:          34
   Number of public wire bits:     680
   Number of ports:                 22
   Number of port bits:            382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $not_1                          1
     $reduce_or_2                    1
     cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i      1

=== cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i ===

   Number of wires:                 69
   Number of wire bits:            552
   Number of public wires:          40
   Number of public wire bits:     523
   Number of ports:                 14
   Number of port bits:            139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add_31                         1
     $adff_3                         1
     $adffe_1                        3
     $adffe_31                       1
     $adffe_32                       3
     $and_1                         23
     $mux_1                         12
     $mux_16                         1
     $mux_31                         1
     $mux_32                         4
     $ne_2                           2
     $not_1                         10
     $or_1                          12

=== cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i ===

   Number of wires:                254
   Number of wire bits:           1377
   Number of public wires:         168
   Number of public wire bits:    1289
   Number of ports:                 93
   Number of port bits:            760
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $adff_1                         2
     $adffe_1                        1
     $adffe_34                       2
     $and_1                         43
     $eq_12                          7
     $eq_2                           5
     $eq_3                           5
     $eq_7                           1
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     7
     $mux_1                         16
     $mux_2                          2
     $mux_3                          1
     $mux_32                         3
     $not_1                         16
     $or_1                          10
     $pmux_1                         2
     $pmux_32                        2
     $reduce_bool_2                  1
     $reduce_or_3                    1
     cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i      1
     cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i      1

=== cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i ===

   Number of wires:                 81
   Number of wire bits:            623
   Number of public wires:          62
   Number of public wire bits:     604
   Number of ports:                 35
   Number of port bits:            400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $adff_1                         2
     $adffe_1                        4
     $adffe_16                       1
     $adffe_32                       2
     $and_1                          8
     $eq_2                           3
     $eq_3                           4
     $logic_not_3                    1
     $not_1                          5
     $or_1                           4
     $pmux_30                        1
     $pmux_32                        1
     cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i      1
     cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i      1

=== cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i ===

   Number of wires:                135
   Number of wire bits:            817
   Number of public wires:          57
   Number of public wire bits:     590
   Number of ports:                 28
   Number of port bits:            249
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $adffe_1                        5
     $adffe_2                        2
     $adffe_24                       1
     $adffe_3                        1
     $adffe_32                       1
     $and_1                         25
     $eq_2                          12
     $eq_3                           4
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_3                    1
     $logic_or_1                     3
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $ne_2                           5
     $ne_3                           2
     $not_1                          8
     $or_1                           5
     $pmux_1                         6
     $pmux_17                        1
     $pmux_3                         3
     $pmux_32                        3
     $pmux_4                         3
     $pmux_9                         1
     $reduce_and_3                   1
     $reduce_and_4                   1
     $reduce_and_5                   2
     $reduce_bool_2                  1
     $reduce_bool_3                  2
     $reduce_bool_4                  1
     $reduce_or_2                    4
     $reduce_or_3                    1

=== cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i ===

   Number of wires:                 67
   Number of wire bits:            510
   Number of public wires:          45
   Number of public wire bits:     425
   Number of ports:                 18
   Number of port bits:            173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $add_30                         1
     $adff_1                         2
     $adff_2                         2
     $adffe_2                        1
     $adffe_30                       1
     $adffe_32                       1
     $and_1                         13
     $logic_not_1                    1
     $mux_2                          2
     $mux_32                         3
     $not_1                          4
     $or_1                          11
     $or_2                           1
     $reduce_and_2                   2
     $reduce_or_2                    1
     cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i      1

=== cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i ===

   Number of wires:                 53
   Number of wire bits:           4114
   Number of public wires:          14
   Number of public wire bits:    2163
   Number of ports:                 10
   Number of port bits:            115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $adffe_32                      31
     $and_1                         31
     $eq_5                          31
     $mux_32                        62

=== cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i ===

   Number of wires:                 24
   Number of wire bits:            251
   Number of public wires:          19
   Number of public wire bits:     184
   Number of ports:                 17
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $and_32                         2
     $not_1                          1
     $or_32                          1
     $reduce_or_2                    1

=== debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom ===

   Number of wires:                 13
   Number of wire bits:           2750
   Number of public wires:           7
   Number of public wire bits:    1416
   Number of ports:                  5
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adffe_5                        1
     $lt_5                           1
     $mux_10                         1
     $mux_11                         1
     $mux_2                          2
     $mux_26                         1
     $mux_34                         1
     $mux_43                         1
     $mux_48                         1
     $mux_49                         1
     $mux_6                          1
     $mux_7                          1
     $mux_9                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter ===

   Number of wires:                 17
   Number of wire bits:             23
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adffe_2                        1
     $mux_2                          3
     $neg_2                          1
     $reduce_bool_3                  1
     $sub_2                          1

=== dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs ===

   Number of wires:                253
   Number of wire bits:           4003
   Number of public wires:          99
   Number of public wire bits:    2442
   Number of ports:                 46
   Number of port bits:            742
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     $adff_1                         6
     $adff_3                         1
     $adff_64                        1
     $adffe_1                        6
     $adffe_2                        1
     $adffe_24                       1
     $adffe_3                        2
     $adffe_32                      12
     $adffe_6                        1
     $adffe_8                        2
     $and_1                         12
     $and_3                          1
     $bwmux                          2
     $eq_2                           2
     $eq_3                           7
     $eq_7                          16
     $le_7                           2
     $logic_and_1                    7
     $logic_not_1                    1
     $logic_not_3                    3
     $logic_or_1                     1
     $mux_1                         27
     $mux_10                         1
     $mux_18                         1
     $mux_20                         1
     $mux_256                        1
     $mux_27                         1
     $mux_3                         12
     $mux_32                        17
     $mux_33                         1
     $mux_64                         6
     $ne_2                           1
     $ne_3                           8
     $ne_4                           9
     $ne_5                           5
     $ne_6                           1
     $not_1                          7
     $not_3                          1
     $or_1                           5
     $pmux_1                         3
     $pmux_27                        1
     $pmux_3                         1
     $pmux_33                        1
     $reduce_and_2                   2
     $reduce_and_3                   6
     $reduce_and_4                   1
     $reduce_and_5                   1
     $reduce_or_10                   1
     $reduce_or_2                    3
     $reduce_or_3                    1
     $reduce_or_4                    3
     $reduce_or_5                    1
     $sub_2                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo      1

=== dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem ===

   Number of wires:                188
   Number of wire bits:           3868
   Number of public wires:          57
   Number of public wire bits:    1508
   Number of ports:                 25
   Number of port bits:            554
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $adff_1                         3
     $adffe_1                        1
     $adffe_2                        1
     $adffe_64                       1
     $and_1                          8
     $and_4                          1
     $eq_11                          1
     $eq_12                          5
     $eq_2                           3
     $eq_5                           1
     $ge_12                          3
     $ge_3                           1
     $le_12                          4
     $logic_and_1                   18
     $logic_not_1                    7
     $logic_not_32                   1
     $logic_not_8                    1
     $logic_not_9                    1
     $logic_or_1                     1
     $lt_3                           1
     $mux_1                         21
     $mux_11                         2
     $mux_17                         2
     $mux_2                         12
     $mux_28                         2
     $mux_3                          1
     $mux_30                         3
     $mux_32                         3
     $mux_4                          1
     $mux_44                         1
     $mux_48                         1
     $mux_49                         1
     $mux_5                          1
     $mux_54                         2
     $mux_6                          1
     $mux_64                         7
     $mux_8                          8
     $ne_3                           5
     $ne_5                           1
     $not_1                          5
     $or_1                           4
     $pmux_2                         1
     $pmux_64                        1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  2
     $reduce_bool_5                  1
     $reduce_bool_6                  1
     $reduce_or_2                    2
     $reduce_or_3                    1
     $sub_2                          1
     $sub_3                          1
     $sub_6                          1
     debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom      1

=== dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top ===

   Number of wires:                 37
   Number of wire bits:            339
   Number of public wires:          37
   Number of public wire bits:     339
   Number of ports:                 35
   Number of port bits:            335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_3                        1
     dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1

=== dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba ===

   Number of wires:                 88
   Number of wire bits:            567
   Number of public wires:          41
   Number of public wire bits:     370
   Number of ports:                 28
   Number of port bits:            252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     $add_32                         1
     $adffe_3                        1
     $and_1                          4
     $and_2                          1
     $and_32                         1
     $and_4                          1
     $eq_2                           3
     $eq_3                           7
     $gt_3                           1
     $logic_and_1                    4
     $logic_not_2                    1
     $logic_not_3                    2
     $mux_1                          2
     $mux_2                          5
     $mux_3                          4
     $mux_32                         1
     $mux_4                          1
     $ne_4                           3
     $ne_6                           1
     $neg_33                         1
     $not_32                         1
     $or_1                           3
     $pmux_3                         1
     $pmux_4                         1
     $reduce_and_4                   1
     $reduce_bool_3                  1
     $reduce_or_2                    3
     $reduce_or_32                   1
     $shift_33                       1
     $shiftx_33                      1
     $shl_32                         3
     $shr_32                         1

=== dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top ===

   Number of wires:                 64
   Number of wire bits:            952
   Number of public wires:          64
   Number of public wire bits:     952
   Number of ports:                 33
   Number of port bits:            360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs      1
     dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem      1
     dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba      1

=== dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc ===

   Number of wires:                 24
   Number of wire bits:            170
   Number of public wires:          22
   Number of public wire bits:     168
   Number of ports:                 18
   Number of port bits:            164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adff_1                         2
     $logic_and_1                    1
     $logic_not_1                    1
     $not_1                          1
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1

=== dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag ===

   Number of wires:                108
   Number of wire bits:            917
   Number of public wires:          46
   Number of public wire bits:     454
   Number of ports:                 16
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $adff_1                         3
     $adff_14                        1
     $adff_2                         1
     $adff_3                         1
     $adff_4                         1
     $adff_41                        1
     $adff_6                         1
     $adffe_2                        1
     $adffe_3                        1
     $adffe_32                       1
     $adffe_7                        1
     $and_1                          4
     $eq_2                           5
     $eq_3                           4
     $logic_and_1                   11
     $logic_not_1                    1
     $logic_not_2                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          2
     $mux_2                          3
     $mux_3                          1
     $mux_32                         6
     $mux_41                         7
     $mux_7                          1
     $ne_3                           4
     $ne_5                           1
     $not_1                          2
     $or_1                           2
     $pmux_3                         1
     $pmux_32                        1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_5                   1
     $reduce_bool_2                  2
     $reduce_bool_3                  2
     $reduce_bool_4                  1
     $reduce_bool_5                  1
     $reduce_or_2                    2
     dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
     dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1

=== dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap ===

   Number of wires:                 67
   Number of wire bits:            280
   Number of public wires:          38
   Number of public wire bits:     122
   Number of ports:                 17
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $adff_1                         3
     $adff_32                        1
     $adff_4                         1
     $adffe_5                        2
     $and_1                          2
     $eq_4                          15
     $eq_5                           3
     $mux_1                          4
     $mux_2                          1
     $mux_32                         5
     $mux_5                          3
     $ne_2                           1
     $ne_3                           1
     $not_1                          2
     $or_1                           1
     $pmux_1                         1
     $pmux_4                         1
     $reduce_or_15                   1
     $reduce_or_2                    2
     $reduce_or_3                    2
     tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo ===

   Number of wires:                 36
   Number of wire bits:            307
   Number of public wires:          19
   Number of public wire bits:     221
   Number of ports:                 11
   Number of port bits:             77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        1
     $adffe_34                       2
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          1
     $mux_34                         1
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 36
   Number of wire bits:             51
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        3
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          2
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 36
   Number of wire bits:             51
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        3
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          2
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 36
   Number of wire bits:             51
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        3
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          2
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 36
   Number of wire bits:             51
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        3
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          2
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 36
   Number of wire bits:             51
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add_1                          2
     $adffe_1                        2
     $adffe_2                        3
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          2
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  2
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo ===

   Number of wires:                 33
   Number of wire bits:             47
   Number of public wires:          17
   Number of public wire bits:      27
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $add_1                          1
     $adffe_1                        1
     $adffe_2                        1
     $adffe_3                        1
     $and_1                          1
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          1
     $mux_2                          1
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  1
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo ===

   Number of wires:                 33
   Number of wire bits:             47
   Number of public wires:          17
   Number of public wire bits:      27
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $add_1                          1
     $adffe_1                        1
     $adffe_2                        1
     $adffe_3                        1
     $and_1                          1
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          1
     $mux_2                          1
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  1
     $reduce_bool_4                  1
     $sub_2                          1

=== fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo ===

   Number of wires:                 33
   Number of wire bits:             47
   Number of public wires:          17
   Number of public wire bits:      27
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $add_1                          1
     $adffe_1                        1
     $adffe_2                        1
     $adffe_3                        1
     $and_1                          1
     $bwmux                          1
     $eq_2                           1
     $logic_and_1                    5
     $logic_not_2                    1
     $mux_1                          1
     $mux_2                          1
     $ne_2                           1
     $not_1                          4
     $reduce_and_2                   1
     $reduce_bool_2                  1
     $reduce_bool_4                  1
     $sub_2                          1

=== gpio$croc_chip.i_croc_soc.i_croc.i_gpio ===

   Number of wires:                429
   Number of wire bits:           1139
   Number of public wires:         207
   Number of public wire bits:     917
   Number of ports:                  9
   Number of port bits:            244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                576
     $adff_1                        32
     $and_1                        288
     $mux_1                         32
     $mux_2                         32
     $not_1                        128
     $or_1                          31
     gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1

=== gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file ===

   Number of wires:                 70
   Number of wire bits:           2008
   Number of public wires:          30
   Number of public wire bits:    1472
   Number of ports:                  6
   Number of port bits:            499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $adff_1                         4
     $adff_10                        1
     $adff_32                        3
     $adffe_32                       4
     $and_1                         35
     $and_32                         6
     $eq_10                         12
     $logic_not_10                   2
     $mux_1                         66
     $mux_32                         7
     $not_1                          3
     $not_4                          1
     $or_32                          5
     $pmux_32                        1
     $reduce_and_2                   4
     $reduce_or_6                    1
     $reduce_or_8                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  7
   Number of wire bits:             27
   Number of public wires:           7
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_2                          1
     $not_1                          3
     $or_1                           3

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux ===

   Number of wires:                 38
   Number of wire bits:           1963
   Number of public wires:          14
   Number of public wire bits:     668
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adffe_3                        1
     $and_1                          1
     $and_5                          1
     $bwmux                          1
     $eq_3                           5
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          5
     $mux_2                          4
     $mux_360                        2
     $mux_37                         4
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux ===

   Number of wires:                 38
   Number of wire bits:           1963
   Number of public wires:          14
   Number of public wire bits:     668
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adffe_3                        1
     $and_1                          1
     $and_5                          1
     $bwmux                          1
     $eq_3                           5
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          5
     $mux_2                          4
     $mux_360                        2
     $mux_37                         4
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux ===

   Number of wires:                 38
   Number of wire bits:           2034
   Number of public wires:          14
   Number of public wire bits:     668
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adffe_3                        1
     $and_1                          1
     $and_5                          1
     $bwmux                          1
     $eq_3                           5
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          5
     $mux_2                          4
     $mux_360                        2
     $mux_37                         4
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux ===

   Number of wires:                 38
   Number of wire bits:           2034
   Number of public wires:          14
   Number of public wire bits:     668
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adffe_3                        1
     $and_1                          1
     $and_5                          1
     $bwmux                          1
     $eq_3                           5
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          5
     $mux_2                          4
     $mux_360                        2
     $mux_37                         4
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux ===

   Number of wires:                 39
   Number of wire bits:           2440
   Number of public wires:          14
   Number of public wire bits:     805
   Number of ports:                  7
   Number of port bits:            796
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $adffe_3                        1
     $and_1                          1
     $and_6                          1
     $bwmux                          1
     $eq_3                           6
     $logic_and_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $mux_1                          6
     $mux_2                          5
     $mux_39                         5
     $mux_444                        2
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux ===

   Number of wires:                 28
   Number of wire bits:            771
   Number of public wires:          14
   Number of public wire bits:     349
   Number of ports:                  7
   Number of port bits:            342
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $adffe_1                        1
     $and_1                          1
     $and_2                          1
     $bwmux                          1
     $eq_1                           1
     $logic_and_1                    2
     $logic_or_1                     2
     $mux_1                          2
     $mux_148                        2
     $mux_2                          1
     $mux_39                         1
     $not_1                          2
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err ===

   Number of wires:                 10
   Number of wire bits:            123
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err ===

   Number of wires:                 10
   Number of wire bits:            123
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err ===

   Number of wires:                 10
   Number of wire bits:            123
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux ===

   Number of wires:                 28
   Number of wire bits:           1481
   Number of public wires:          18
   Number of public wire bits:    1066
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_128                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                           3
     $logic_and_1                    3
     $logic_not_2                    1
     $not_1                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux ===

   Number of wires:                 28
   Number of wire bits:           1481
   Number of public wires:          18
   Number of public wire bits:    1066
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_128                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                           3
     $logic_and_1                    3
     $logic_not_2                    1
     $not_1                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux ===

   Number of wires:                 28
   Number of wire bits:           1481
   Number of public wires:          18
   Number of public wire bits:    1066
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_128                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                           3
     $logic_and_1                    3
     $logic_not_2                    1
     $not_1                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux ===

   Number of wires:                 28
   Number of wire bits:           1481
   Number of public wires:          18
   Number of public wire bits:    1066
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_128                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                           3
     $logic_and_1                    3
     $logic_not_2                    1
     $not_1                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux ===

   Number of wires:                 28
   Number of wire bits:           1481
   Number of public wires:          18
   Number of public wire bits:    1066
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_128                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                           3
     $logic_and_1                    3
     $logic_not_2                    1
     $not_1                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim ===

   Number of wires:                 15
   Number of wire bits:            226
   Number of public wires:          15
   Number of public wire bits:     226
   Number of ports:                 11
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adff_3                         1
     $and_1                          1

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim ===

   Number of wires:                 15
   Number of wire bits:            226
   Number of public wires:          15
   Number of public wire bits:     226
   Number of ports:                 11
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adff_3                         1
     $and_1                          1

=== obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar ===

   Number of wires:                 15
   Number of wire bits:           5776
   Number of public wires:          15
   Number of public wire bits:    5776
   Number of ports:                 10
   Number of port bits:           1404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate ===

   Number of wires:                 23
   Number of wire bits:            291
   Number of public wires:          23
   Number of public wire bits:     291
   Number of ports:                 15
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $adff_1                         2
     $adff_3                         1
     $adff_32                        1
     $and_1                          1
     $not_1                          1

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate ===

   Number of wires:                 23
   Number of wire bits:            291
   Number of public wires:          23
   Number of public wire bits:     291
   Number of ports:                 15
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $adff_1                         2
     $adff_3                         1
     $adff_32                        1
     $and_1                          1
     $not_1                          1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr ===

   Number of wires:                 11
   Number of wire bits:            166
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_32                       1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode ===

   Number of wires:                 11
   Number of wire bits:             11
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_1                        1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus ===

   Number of wires:                 11
   Number of wire bits:            166
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_32                       1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen ===

   Number of wires:                 11
   Number of wire bits:             11
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_1                        1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly ===

   Number of wires:                 11
   Number of wire bits:             11
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff_1                         1
     $adffe_1                        1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb ===

   Number of wires:                  8
   Number of wire bits:            163
   Number of public wires:           8
   Number of public wire bits:     163
   Number of ports:                  7
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_32                         1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb ===

   Number of wires:                  8
   Number of wire bits:            163
   Number of public wires:           8
   Number of public wire bits:     163
   Number of ports:                  7
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_32                         1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb ===

   Number of wires:                  9
   Number of wire bits:            217
   Number of public wires:           8
   Number of public wire bits:     216
   Number of ports:                  6
   Number of port bits:            214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $adff_1                         1
     $and_1                          1
     $mux_1                          1
     $not_1                          1

=== reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart ===

   Number of wires:                 17
   Number of wire bits:            225
   Number of public wires:          17
   Number of public wire bits:     225
   Number of ports:                 15
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
     reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb ===

   Number of wires:                 49
   Number of wire bits:            651
   Number of public wires:          30
   Number of public wire bits:     628
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adff_1                         1
     $adff_4                         1
     $adffe_2                        1
     $and_1                         15
     $gt_2                           1
     $le_2                           1
     $logic_and_1                    1
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb ===

   Number of wires:                 49
   Number of wire bits:            651
   Number of public wires:          30
   Number of public wire bits:     628
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adff_1                         1
     $adff_4                         1
     $adffe_2                        1
     $and_1                         15
     $gt_2                           1
     $le_2                           1
     $logic_and_1                    1
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb ===

   Number of wires:                 49
   Number of wire bits:            651
   Number of public wires:          30
   Number of public wire bits:     628
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adff_1                         1
     $adff_4                         1
     $adffe_2                        1
     $and_1                         15
     $gt_2                           1
     $le_2                           1
     $logic_and_1                    1
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb ===

   Number of wires:                 49
   Number of wire bits:            651
   Number of public wires:          30
   Number of public wire bits:     628
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adff_1                         1
     $adff_4                         1
     $adffe_2                        1
     $and_1                         15
     $gt_2                           1
     $le_2                           1
     $logic_and_1                    1
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb ===

   Number of wires:                 49
   Number of wire bits:            651
   Number of public wires:          30
   Number of public wire bits:     628
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adff_1                         1
     $adff_4                         1
     $adffe_2                        1
     $and_1                         15
     $gt_2                           1
     $le_2                           1
     $logic_and_1                    1
     $logic_not_2                    1
     $mux_1                          2
     $mux_2                          3
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rstgen$croc_chip.i_croc_soc.i_rstgen ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1

=== rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass ===

   Number of wires:                  8
   Number of wire bits:             11
   Number of public wires:           8
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $adff_4                         1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1

=== slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 ===

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:           6
   Number of public wire bits:       8
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_3                          1
     $adff_1                         1
     $adffe_3                        1
     $and_1                          1
     $eq_3                           1
     $mux_3                          1

=== slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC ===

   Number of wires:                 17
   Number of wire bits:             43
   Number of public wires:          10
   Number of public wire bits:      20
   Number of ports:                  9
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adffe_1                        1
     $adffe_4                        1
     $mux_1                          1
     $mux_5                          2
     $not_1                          1
     $reduce_bool_3                  1
     $reduce_bool_4                  1
     $sub_5                          1

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff_1                         1
     $logic_and_1                    2
     $not_1                          2

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF ===

   Number of wires:                114
   Number of wire bits:           3026
   Number of public wires:          16
   Number of public wire bits:     761
   Number of ports:                 10
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                288
     $add_7                          2
     $adff_1                         1
     $adff_11                        1
     $adffe_11                      64
     $adffe_6                        1
     $adffe_7                        2
     $and_1                         64
     $bwmux                          1
     $eq_6                          64
     $eq_7                           1
     $ge_7                           1
     $logic_and_1                    7
     $logic_not_6                    1
     $mux_11                        63
     $mux_6                          1
     $mux_7                          2
     $ne_1                           1
     $not_1                          5
     $not_6                          2
     $reduce_bool_2                  2
     $reduce_bool_3                  1
     $sub_6                          1

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF ===

   Number of wires:                114
   Number of wire bits:           2255
   Number of public wires:          16
   Number of public wire bits:     563
   Number of ports:                 10
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                288
     $add_7                          2
     $adff_1                         1
     $adff_8                         1
     $adffe_6                        1
     $adffe_7                        2
     $adffe_8                       64
     $and_1                         64
     $bwmux                          1
     $eq_6                          64
     $eq_7                           1
     $ge_7                           1
     $logic_and_1                    7
     $logic_not_6                    1
     $mux_6                          1
     $mux_7                          2
     $mux_8                         63
     $ne_1                           1
     $not_1                          5
     $not_6                          2
     $reduce_bool_2                  2
     $reduce_bool_3                  1
     $sub_6                          1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS ===

   Number of wires:                 19
   Number of wire bits:             22
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_2                          1
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_2                    1
     $mux_1                          1
     $ne_2                           1
     $not_1                          2
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_2                  2

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD ===

   Number of wires:                 19
   Number of wire bits:             22
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_2                          1
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_2                    1
     $mux_1                          1
     $ne_2                           1
     $not_1                          2
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_2                  2

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR ===

   Number of wires:                 19
   Number of wire bits:             22
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_2                          1
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_2                    1
     $mux_1                          1
     $ne_2                           1
     $not_1                          2
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_2                  2

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI ===

   Number of wires:                 19
   Number of wire bits:             22
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_2                          1
     $adff_1                         1
     $adffe_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_2                    1
     $mux_1                          1
     $ne_2                           1
     $not_1                          2
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_2                  2

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB ===

   Number of wires:                 19
   Number of wire bits:             25
   Number of public wires:           6
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_3                          1
     $adff_1                         1
     $adffe_3                        1
     $eq_3                           1
     $logic_and_1                    2
     $logic_not_3                    1
     $mux_1                          1
     $ne_3                           1
     $not_1                          2
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_2                  1
     $reduce_bool_3                  1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF ===

   Number of wires:                 17
   Number of wire bits:             29
   Number of public wires:           8
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_5                          1
     $adff_1                         1
     $adffe_5                        1
     $ge_5                           1
     $logic_and_1                    1
     $mux_1                          1
     $mux_5                          1
     $ne_2                           1
     $or_1                           1
     $reduce_and_2                   1
     $reduce_bool_3                  1

=== soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl ===

   Number of wires:                 57
   Number of wire bits:            561
   Number of public wires:          35
   Number of public wire bits:     536
   Number of ports:                  7
   Number of port bits:            178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $and_1                         20
     $eq_5                           4
     $logic_not_1                    2
     $logic_not_5                    1
     $logic_or_1                     1
     $not_1                          1
     $not_4                          1
     $or_1                           5
     $pmux_32                        1
     $reduce_or_4                    1
     $reduce_or_5                    1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_3                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_3                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_3                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_3                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== sync$croc_chip.i_croc_soc.i_ext_intr_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff_2                         1

=== tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram ===

   Number of wires:                 19
   Number of wire bits:            312
   Number of public wires:          16
   Number of public wire bits:     309
   Number of ports:                 10
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $adffe_1                        1
     $and_1                          9
     $mux_1                         32
     $not_1                          2
     RM_IHPSG13_1P_256x64_c2_bm_bist      1

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram ===

   Number of wires:                 19
   Number of wire bits:            312
   Number of public wires:          16
   Number of public wire bits:     309
   Number of ports:                 10
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $adffe_1                        1
     $and_1                          9
     $mux_1                         32
     $not_1                          2
     RM_IHPSG13_1P_256x64_c2_bm_bist      1

=== timer_unit$croc_chip.i_croc_soc.i_croc.i_timer ===

   Number of wires:                150
   Number of wire bits:            685
   Number of public wires:          56
   Number of public wire bits:     436
   Number of ports:                 19
   Number of port bits:            119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                138
     $adff_1                         6
     $adff_3                         3
     $adff_32                        1
     $adffe_1                        2
     $adffe_28                       2
     $adffe_32                       2
     $and_1                         15
     $eq_32                          1
     $eq_6                          14
     $logic_and_1                   22
     $logic_not_6                    2
     $mux_1                         27
     $mux_32                         5
     $ne_3                           2
     $not_1                          8
     $or_1                          13
     $pmux_32                        1
     $reduce_and_2                   6
     $reduce_bool_2                  2
     timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i      1
     timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i      1
     timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i      1
     timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i      1

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i ===

   Number of wires:                 15
   Number of wire bits:            263
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_32                         1
     $adff_1                         1
     $adff_32                        1
     $eq_32                          1
     $mux_32                         3

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i ===

   Number of wires:                 15
   Number of wire bits:            263
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_32                         1
     $adff_1                         1
     $adff_32                        1
     $eq_32                          1
     $mux_32                         3

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i ===

   Number of wires:                 16
   Number of wire bits:            264
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_32                         1
     $adff_1                         1
     $adff_32                        1
     $eq_32                          1
     $logic_or_1                     1
     $mux_32                         3

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i ===

   Number of wires:                 16
   Number of wire bits:            264
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_32                         1
     $adff_1                         1
     $adff_32                        1
     $eq_32                          1
     $logic_or_1                     1
     $mux_32                         3

=== uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 ===

   Number of wires:                 14
   Number of wire bits:            116
   Number of public wires:           7
   Number of public wire bits:      34
   Number of ports:                  6
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $adff_1                         1
     $adffe_16                       1
     $logic_not_16                   1
     $mux_16                         2
     $reduce_bool_3                  1
     $sub_16                         2

=== uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC ===

   Number of wires:                 30
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      33
   Number of ports:                 11
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $adff_4                         1
     $logic_and_1                    6
     $mux_2                          1
     $mux_3                          1
     $mux_4                          2
     $not_1                          3
     $or_1                           6

=== uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX ===

   Number of wires:                 97
   Number of wire bits:            160
   Number of public wires:          34
   Number of public wire bits:      59
   Number of ports:                 15
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_4                          1
     $adff_1                         3
     $adff_3                         1
     $adffe_4                        1
     $adffe_8                        1
     $and_1                         11
     $bwmux                          1
     $eq_2                           3
     $eq_3                          12
     $eq_4                           4
     $logic_and_1                    9
     $logic_not_1                    1
     $logic_not_2                    1
     $logic_not_3                    2
     $logic_not_8                    1
     $mux_1                          2
     $mux_2                          4
     $mux_3                          1
     $mux_4                          1
     $mux_8                          1
     $ne_1                           1
     $not_1                          7
     $or_1                           4
     $pmux_3                         1
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $xor_1                          9
     slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
     slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1

=== uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX ===

   Number of wires:                 61
   Number of wire bits:             88
   Number of public wires:          25
   Number of public wire bits:      39
   Number of ports:                 14
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $adff_1                         2
     $adffe_1                        1
     $adffe_4                        1
     $eq_2                           2
     $eq_4                          12
     $logic_and_1                    3
     $logic_not_2                    1
     $logic_not_4                    1
     $mux_1                          4
     $mux_2                          3
     $mux_3                          1
     $ne_2                           1
     $not_1                          4
     $pmux_1                         2
     $pmux_4                         1
     $reduce_and_2                   1
     $reduce_or_2                    1
     $xor_1                          7

=== user_domain$croc_chip.i_croc_soc.i_user ===

   Number of wires:                 17
   Number of wire bits:            715
   Number of public wires:          17
   Number of public wire bits:     715
   Number of ports:                 10
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
     obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
     user_rom$croc_chip.i_croc_soc.i_user.i_user_rom      1

=== user_rom$croc_chip.i_croc_soc.i_user.i_user_rom ===

   Number of wires:                 23
   Number of wire bits:            439
   Number of public wires:          15
   Number of public wire bits:     225
   Number of ports:                  4
   Number of port bits:            115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff_1                         2
     $adff_3                         1
     $adff_32                        1
     $and_1                          1
     $mux_25                         7
     $mux_32                         2

=== design hierarchy ===

   croc_chip                         1
     croc_soc$croc_chip.i_croc_soc      1
       croc_domain$croc_chip.i_croc_soc.i_croc      1
         addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1
         core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
           cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1
             cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i      1
               cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i      1
               cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr      1
             cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i      1
               cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i      1
             cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i      1
               cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i      1
               cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i      1
             cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i      1
               cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i      1
               cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i      1
                 cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i      1
             cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i      1
             cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i      1
             cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i      1
         dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
           dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1
             dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs      1
               fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo      1
             dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem      1
               debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom      1
             dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba      1
         dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
           dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
           dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1
             tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
             tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1
         gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
           gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1
         obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
         obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
         reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
           apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
             slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
             uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
             uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
             uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
               slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
               slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
               slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1
             uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1
           reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1
         soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
         timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1
           timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i      1
           timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i      1
           timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i      1
           timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i      1
       rstgen$croc_chip.i_croc_soc.i_rstgen      1
         rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1
       sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
       user_domain$croc_chip.i_croc_soc.i_user      1
         addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1
         obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
           fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1
         user_rom$croc_chip.i_croc_soc.i_user.i_user_rom      1

   Number of wires:               7358
   Number of wire bits:          95573
   Number of public wires:        4179
   Number of public wire bits:   65608
   Number of ports:               2212
   Number of port bits:          28992
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5783
     $add_1                         15
     $add_2                          4
     $add_3                          2
     $add_30                         1
     $add_31                         2
     $add_32                         5
     $add_34                         1
     $add_4                          1
     $add_5                          1
     $add_6                          1
     $add_64                         2
     $add_7                          5
     $adff_1                       163
     $adff_10                        1
     $adff_11                        1
     $adff_14                        1
     $adff_2                        50
     $adff_3                        16
     $adff_32                       12
     $adff_4                         9
     $adff_41                        1
     $adff_6                         1
     $adff_64                        1
     $adff_8                         1
     $adffe_1                       55
     $adffe_11                      65
     $adffe_16                       2
     $adffe_19                       1
     $adffe_2                       59
     $adffe_24                       2
     $adffe_28                       2
     $adffe_3                       17
     $adffe_30                       1
     $adffe_31                       1
     $adffe_32                      73
     $adffe_34                       4
     $adffe_4                        9
     $adffe_5                        4
     $adffe_6                        6
     $adffe_64                       1
     $adffe_7                        8
     $adffe_8                       72
     $and_1                        880
     $and_128                        5
     $and_19                         1
     $and_2                          2
     $and_3                          1
     $and_32                        11
     $and_4                          7
     $and_5                          4
     $and_6                          1
     $bwmux                         35
     $dffe_2                         4
     $dffe_32                        4
     $dffe_7                         2
     $eq_1                           3
     $eq_10                         44
     $eq_11                          1
     $eq_12                        157
     $eq_2                         127
     $eq_3                         106
     $eq_32                          6
     $eq_4                          72
     $eq_5                          45
     $eq_6                         142
     $eq_7                          68
     $ge_12                          3
     $ge_3                           1
     $ge_32                         22
     $ge_5                           1
     $ge_7                           2
     $gt_2                           6
     $gt_3                           1
     $le_12                          4
     $le_2                           5
     $le_7                           2
     $logic_and_1                  326
     $logic_not_1                   26
     $logic_not_10                   4
     $logic_not_12                   1
     $logic_not_16                   1
     $logic_not_2                   50
     $logic_not_3                   21
     $logic_not_32                  25
     $logic_not_4                    6
     $logic_not_5                    6
     $logic_not_6                    5
     $logic_not_7                    1
     $logic_not_8                    3
     $logic_not_9                    1
     $logic_or_1                    70
     $lt_3                           1
     $lt_32                         22
     $lt_5                           1
     $mux_1                        475
     $mux_10                         2
     $mux_11                        66
     $mux_12                         1
     $mux_148                        2
     $mux_16                         3
     $mux_17                         4
     $mux_18                         3
     $mux_2                        197
     $mux_20                         1
     $mux_24                         1
     $mux_25                         7
     $mux_256                        1
     $mux_26                         1
     $mux_27                         1
     $mux_28                         2
     $mux_29                         2
     $mux_3                         87
     $mux_30                         3
     $mux_31                         2
     $mux_32                       146
     $mux_33                         2
     $mux_34                         5
     $mux_360                        8
     $mux_37                        16
     $mux_39                         6
     $mux_4                         38
     $mux_41                        10
     $mux_43                         1
     $mux_44                         1
     $mux_444                        2
     $mux_48                         2
     $mux_49                         2
     $mux_5                         10
     $mux_54                         2
     $mux_6                          9
     $mux_64                        23
     $mux_7                         12
     $mux_71                        15
     $mux_8                         74
     $mux_9                          1
     $ne_1                           7
     $ne_2                          89
     $ne_3                          25
     $ne_4                          23
     $ne_5                           7
     $ne_6                           2
     $neg_2                          6
     $neg_33                         1
     $not_1                        472
     $not_3                          1
     $not_32                         3
     $not_4                          2
     $not_5                          1
     $not_6                          4
     $or_1                         282
     $or_2                           1
     $or_32                          8
     $pmux_1                        57
     $pmux_17                        1
     $pmux_2                        22
     $pmux_27                        1
     $pmux_29                        2
     $pmux_3                         9
     $pmux_30                        1
     $pmux_32                       20
     $pmux_33                        2
     $pmux_4                        13
     $pmux_5                         3
     $pmux_6                         1
     $pmux_64                        1
     $pmux_7                         2
     $pmux_8                         1
     $pmux_9                         1
     $reduce_and_2                  43
     $reduce_and_3                  18
     $reduce_and_4                   7
     $reduce_and_5                   4
     $reduce_and_9                   4
     $reduce_bool_16                 1
     $reduce_bool_2                 53
     $reduce_bool_20                 1
     $reduce_bool_3                 22
     $reduce_bool_4                 12
     $reduce_bool_5                  5
     $reduce_bool_6                  1
     $reduce_bool_7                  1
     $reduce_or_10                   2
     $reduce_or_13                   1
     $reduce_or_137                  1
     $reduce_or_15                   1
     $reduce_or_19                   1
     $reduce_or_2                   57
     $reduce_or_29                   1
     $reduce_or_3                   38
     $reduce_or_31                   2
     $reduce_or_32                   1
     $reduce_or_4                   12
     $reduce_or_5                    7
     $reduce_or_6                   10
     $reduce_or_7                    1
     $reduce_or_8                    6
     $reduce_or_9                    1
     $shift_33                       1
     $shiftx_33                      1
     $shl_32                         3
     $shr_32                         1
     $sshr_33                        1
     $sub_16                         2
     $sub_2                         17
     $sub_3                          1
     $sub_5                          2
     $sub_6                          3
     $xor_1                         24
     $xor_32                         1
     RM_IHPSG13_1P_256x64_c2_bm_bist      2
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4

