/// Auto-generated bit field definitions for SMC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::smc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SMC Bit Field Definitions
// ============================================================================

/// CFG - SMC NFC Configuration Register
namespace cfg {
    /// Page Size of the NAND Flash Device
    /// Position: 0, Width: 2
    /// Access: read-write
    using PAGESIZE = BitField<0, 2>;
    constexpr uint32_t PAGESIZE_Pos = 0;
    constexpr uint32_t PAGESIZE_Msk = PAGESIZE::mask;
    /// Enumerated values for PAGESIZE
    namespace pagesize {
        constexpr uint32_t PS512 = 0;
        constexpr uint32_t PS1024 = 1;
        constexpr uint32_t PS2048 = 2;
        constexpr uint32_t PS4096 = 3;
    }

    /// Write Spare Area
    /// Position: 8, Width: 1
    /// Access: read-write
    using WSPARE = BitField<8, 1>;
    constexpr uint32_t WSPARE_Pos = 8;
    constexpr uint32_t WSPARE_Msk = WSPARE::mask;

    /// Read Spare Area
    /// Position: 9, Width: 1
    /// Access: read-write
    using RSPARE = BitField<9, 1>;
    constexpr uint32_t RSPARE_Pos = 9;
    constexpr uint32_t RSPARE_Msk = RSPARE::mask;

    /// Rising/Falling Edge Detection Control
    /// Position: 12, Width: 1
    /// Access: read-write
    using EDGECTRL = BitField<12, 1>;
    constexpr uint32_t EDGECTRL_Pos = 12;
    constexpr uint32_t EDGECTRL_Msk = EDGECTRL::mask;

    /// Ready/Busy Signal Edge Detection
    /// Position: 13, Width: 1
    /// Access: read-write
    using RBEDGE = BitField<13, 1>;
    constexpr uint32_t RBEDGE_Pos = 13;
    constexpr uint32_t RBEDGE_Msk = RBEDGE::mask;

    /// Data Timeout Cycle Number
    /// Position: 16, Width: 4
    /// Access: read-write
    using DTOCYC = BitField<16, 4>;
    constexpr uint32_t DTOCYC_Pos = 16;
    constexpr uint32_t DTOCYC_Msk = DTOCYC::mask;

    /// Data Timeout Multiplier
    /// Position: 20, Width: 3
    /// Access: read-write
    using DTOMUL = BitField<20, 3>;
    constexpr uint32_t DTOMUL_Pos = 20;
    constexpr uint32_t DTOMUL_Msk = DTOMUL::mask;
    /// Enumerated values for DTOMUL
    namespace dtomul {
        constexpr uint32_t X1 = 0;
        constexpr uint32_t X16 = 1;
        constexpr uint32_t X128 = 2;
        constexpr uint32_t X256 = 3;
        constexpr uint32_t X1024 = 4;
        constexpr uint32_t X4096 = 5;
        constexpr uint32_t X65536 = 6;
        constexpr uint32_t X1048576 = 7;
    }

}  // namespace cfg

/// CTRL - SMC NFC Control Register
namespace ctrl {
    /// NAND Flash Controller Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using NFCEN = BitField<0, 1>;
    constexpr uint32_t NFCEN_Pos = 0;
    constexpr uint32_t NFCEN_Msk = NFCEN::mask;

    /// NAND Flash Controller Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using NFCDIS = BitField<1, 1>;
    constexpr uint32_t NFCDIS_Pos = 1;
    constexpr uint32_t NFCDIS_Msk = NFCDIS::mask;

}  // namespace ctrl

/// SR - SMC NFC Status Register
namespace sr {
    /// NAND Flash Controller status (this field cannot be reset)
    /// Position: 0, Width: 1
    /// Access: read-only
    using SMCSTS = BitField<0, 1>;
    constexpr uint32_t SMCSTS_Pos = 0;
    constexpr uint32_t SMCSTS_Msk = SMCSTS::mask;

    /// Selected Ready Busy Rising Edge Detected
    /// Position: 4, Width: 1
    /// Access: read-only
    using RB_RISE = BitField<4, 1>;
    constexpr uint32_t RB_RISE_Pos = 4;
    constexpr uint32_t RB_RISE_Msk = RB_RISE::mask;

    /// Selected Ready Busy Falling Edge Detected
    /// Position: 5, Width: 1
    /// Access: read-only
    using RB_FALL = BitField<5, 1>;
    constexpr uint32_t RB_FALL_Pos = 5;
    constexpr uint32_t RB_FALL_Msk = RB_FALL::mask;

    /// NFC Busy (this field cannot be reset)
    /// Position: 8, Width: 1
    /// Access: read-only
    using NFCBUSY = BitField<8, 1>;
    constexpr uint32_t NFCBUSY_Pos = 8;
    constexpr uint32_t NFCBUSY_Msk = NFCBUSY::mask;

    /// NFC Write/Read Operation (this field cannot be reset)
    /// Position: 11, Width: 1
    /// Access: read-only
    using NFCWR = BitField<11, 1>;
    constexpr uint32_t NFCWR_Pos = 11;
    constexpr uint32_t NFCWR_Msk = NFCWR::mask;

    /// NFC Chip Select ID (this field cannot be reset)
    /// Position: 12, Width: 3
    /// Access: read-only
    using NFCSID = BitField<12, 3>;
    constexpr uint32_t NFCSID_Pos = 12;
    constexpr uint32_t NFCSID_Msk = NFCSID::mask;

    /// NFC Data Transfer Terminated
    /// Position: 16, Width: 1
    /// Access: read-only
    using XFRDONE = BitField<16, 1>;
    constexpr uint32_t XFRDONE_Pos = 16;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Command Done
    /// Position: 17, Width: 1
    /// Access: read-only
    using CMDDONE = BitField<17, 1>;
    constexpr uint32_t CMDDONE_Pos = 17;
    constexpr uint32_t CMDDONE_Msk = CMDDONE::mask;

    /// Data Timeout Error
    /// Position: 20, Width: 1
    /// Access: read-only
    using DTOE = BitField<20, 1>;
    constexpr uint32_t DTOE_Pos = 20;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Undefined Area Error
    /// Position: 21, Width: 1
    /// Access: read-only
    using UNDEF = BitField<21, 1>;
    constexpr uint32_t UNDEF_Pos = 21;
    constexpr uint32_t UNDEF_Msk = UNDEF::mask;

    /// Accessing While Busy
    /// Position: 22, Width: 1
    /// Access: read-only
    using AWB = BitField<22, 1>;
    constexpr uint32_t AWB_Pos = 22;
    constexpr uint32_t AWB_Msk = AWB::mask;

    /// NFC Access Size Error
    /// Position: 23, Width: 1
    /// Access: read-only
    using NFCASE = BitField<23, 1>;
    constexpr uint32_t NFCASE_Pos = 23;
    constexpr uint32_t NFCASE_Msk = NFCASE::mask;

    /// Ready/Busy Line 0 Edge Detected
    /// Position: 24, Width: 1
    /// Access: read-only
    using RB_EDGE0 = BitField<24, 1>;
    constexpr uint32_t RB_EDGE0_Pos = 24;
    constexpr uint32_t RB_EDGE0_Msk = RB_EDGE0::mask;

}  // namespace sr

/// IER - SMC NFC Interrupt Enable Register
namespace ier {
    /// Ready Busy Rising Edge Detection Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RB_RISE = BitField<4, 1>;
    constexpr uint32_t RB_RISE_Pos = 4;
    constexpr uint32_t RB_RISE_Msk = RB_RISE::mask;

    /// Ready Busy Falling Edge Detection Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using RB_FALL = BitField<5, 1>;
    constexpr uint32_t RB_FALL_Pos = 5;
    constexpr uint32_t RB_FALL_Msk = RB_FALL::mask;

    /// Transfer Done Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using XFRDONE = BitField<16, 1>;
    constexpr uint32_t XFRDONE_Pos = 16;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Command Done Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using CMDDONE = BitField<17, 1>;
    constexpr uint32_t CMDDONE_Pos = 17;
    constexpr uint32_t CMDDONE_Msk = CMDDONE::mask;

    /// Data Timeout Error Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using DTOE = BitField<20, 1>;
    constexpr uint32_t DTOE_Pos = 20;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Undefined Area Access Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using UNDEF = BitField<21, 1>;
    constexpr uint32_t UNDEF_Pos = 21;
    constexpr uint32_t UNDEF_Msk = UNDEF::mask;

    /// Accessing While Busy Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using AWB = BitField<22, 1>;
    constexpr uint32_t AWB_Pos = 22;
    constexpr uint32_t AWB_Msk = AWB::mask;

    /// NFC Access Size Error Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using NFCASE = BitField<23, 1>;
    constexpr uint32_t NFCASE_Pos = 23;
    constexpr uint32_t NFCASE_Msk = NFCASE::mask;

    /// Ready/Busy Line 0 Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using RB_EDGE0 = BitField<24, 1>;
    constexpr uint32_t RB_EDGE0_Pos = 24;
    constexpr uint32_t RB_EDGE0_Msk = RB_EDGE0::mask;

}  // namespace ier

/// IDR - SMC NFC Interrupt Disable Register
namespace idr {
    /// Ready Busy Rising Edge Detection Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RB_RISE = BitField<4, 1>;
    constexpr uint32_t RB_RISE_Pos = 4;
    constexpr uint32_t RB_RISE_Msk = RB_RISE::mask;

    /// Ready Busy Falling Edge Detection Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using RB_FALL = BitField<5, 1>;
    constexpr uint32_t RB_FALL_Pos = 5;
    constexpr uint32_t RB_FALL_Msk = RB_FALL::mask;

    /// Transfer Done Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using XFRDONE = BitField<16, 1>;
    constexpr uint32_t XFRDONE_Pos = 16;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Command Done Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using CMDDONE = BitField<17, 1>;
    constexpr uint32_t CMDDONE_Pos = 17;
    constexpr uint32_t CMDDONE_Msk = CMDDONE::mask;

    /// Data Timeout Error Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using DTOE = BitField<20, 1>;
    constexpr uint32_t DTOE_Pos = 20;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Undefined Area Access Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using UNDEF = BitField<21, 1>;
    constexpr uint32_t UNDEF_Pos = 21;
    constexpr uint32_t UNDEF_Msk = UNDEF::mask;

    /// Accessing While Busy Interrupt Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using AWB = BitField<22, 1>;
    constexpr uint32_t AWB_Pos = 22;
    constexpr uint32_t AWB_Msk = AWB::mask;

    /// NFC Access Size Error Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using NFCASE = BitField<23, 1>;
    constexpr uint32_t NFCASE_Pos = 23;
    constexpr uint32_t NFCASE_Msk = NFCASE::mask;

    /// Ready/Busy Line 0 Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using RB_EDGE0 = BitField<24, 1>;
    constexpr uint32_t RB_EDGE0_Pos = 24;
    constexpr uint32_t RB_EDGE0_Msk = RB_EDGE0::mask;

}  // namespace idr

/// IMR - SMC NFC Interrupt Mask Register
namespace imr {
    /// Ready Busy Rising Edge Detection Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using RB_RISE = BitField<4, 1>;
    constexpr uint32_t RB_RISE_Pos = 4;
    constexpr uint32_t RB_RISE_Msk = RB_RISE::mask;

    /// Ready Busy Falling Edge Detection Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using RB_FALL = BitField<5, 1>;
    constexpr uint32_t RB_FALL_Pos = 5;
    constexpr uint32_t RB_FALL_Msk = RB_FALL::mask;

    /// Transfer Done Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using XFRDONE = BitField<16, 1>;
    constexpr uint32_t XFRDONE_Pos = 16;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Command Done Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using CMDDONE = BitField<17, 1>;
    constexpr uint32_t CMDDONE_Pos = 17;
    constexpr uint32_t CMDDONE_Msk = CMDDONE::mask;

    /// Data Timeout Error Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using DTOE = BitField<20, 1>;
    constexpr uint32_t DTOE_Pos = 20;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Undefined Area Access Interrupt Mask5
    /// Position: 21, Width: 1
    /// Access: read-only
    using UNDEF = BitField<21, 1>;
    constexpr uint32_t UNDEF_Pos = 21;
    constexpr uint32_t UNDEF_Msk = UNDEF::mask;

    /// Accessing While Busy Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using AWB = BitField<22, 1>;
    constexpr uint32_t AWB_Pos = 22;
    constexpr uint32_t AWB_Msk = AWB::mask;

    /// NFC Access Size Error Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using NFCASE = BitField<23, 1>;
    constexpr uint32_t NFCASE_Pos = 23;
    constexpr uint32_t NFCASE_Msk = NFCASE::mask;

    /// Ready/Busy Line 0 Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using RB_EDGE0 = BitField<24, 1>;
    constexpr uint32_t RB_EDGE0_Pos = 24;
    constexpr uint32_t RB_EDGE0_Msk = RB_EDGE0::mask;

}  // namespace imr

/// ADDR - SMC NFC Address Cycle Zero Register
namespace addr {
    /// NAND Flash Array Address cycle 0
    /// Position: 0, Width: 8
    /// Access: read-write
    using ADDR_CYCLE0 = BitField<0, 8>;
    constexpr uint32_t ADDR_CYCLE0_Pos = 0;
    constexpr uint32_t ADDR_CYCLE0_Msk = ADDR_CYCLE0::mask;

}  // namespace addr

/// BANK - SMC Bank Address Register
namespace bank {
    /// Bank Identifier
    /// Position: 0, Width: 3
    /// Access: read-write
    using BANK = BitField<0, 3>;
    constexpr uint32_t BANK_Pos = 0;
    constexpr uint32_t BANK_Msk = BANK::mask;

}  // namespace bank

/// ECC_CTRL - SMC ECC Control Register
namespace ecc_ctrl {
    /// Reset ECC
    /// Position: 0, Width: 1
    /// Access: write-only
    using RST = BitField<0, 1>;
    constexpr uint32_t RST_Pos = 0;
    constexpr uint32_t RST_Msk = RST::mask;

    /// Software Reset
    /// Position: 1, Width: 1
    /// Access: write-only
    using SWRST = BitField<1, 1>;
    constexpr uint32_t SWRST_Pos = 1;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace ecc_ctrl

/// ECC_MD - SMC ECC Mode Register
namespace ecc_md {
    /// ECC Page Size
    /// Position: 0, Width: 2
    /// Access: read-write
    using ECC_PAGESIZE = BitField<0, 2>;
    constexpr uint32_t ECC_PAGESIZE_Pos = 0;
    constexpr uint32_t ECC_PAGESIZE_Msk = ECC_PAGESIZE::mask;
    /// Enumerated values for ECC_PAGESIZE
    namespace ecc_pagesize {
        constexpr uint32_t PS512 = 0;
        constexpr uint32_t PS1024 = 1;
        constexpr uint32_t PS2048 = 2;
        constexpr uint32_t PS4096 = 3;
    }

    /// Type of Correction
    /// Position: 4, Width: 2
    /// Access: read-write
    using TYPCORREC = BitField<4, 2>;
    constexpr uint32_t TYPCORREC_Pos = 4;
    constexpr uint32_t TYPCORREC_Msk = TYPCORREC::mask;
    /// Enumerated values for TYPCORREC
    namespace typcorrec {
        constexpr uint32_t CPAGE = 0;
        constexpr uint32_t C256B = 1;
        constexpr uint32_t C512B = 2;
    }

}  // namespace ecc_md

/// ECC_SR1 - SMC ECC Status 1 Register
namespace ecc_sr1 {
    /// Recoverable Error
    /// Position: 0, Width: 1
    /// Access: read-only
    using RECERR0 = BitField<0, 1>;
    constexpr uint32_t RECERR0_Pos = 0;
    constexpr uint32_t RECERR0_Msk = RECERR0::mask;

    /// ECC Error
    /// Position: 1, Width: 1
    /// Access: read-only
    using ECCERR0 = BitField<1, 1>;
    constexpr uint32_t ECCERR0_Pos = 1;
    constexpr uint32_t ECCERR0_Msk = ECCERR0::mask;

    /// Multiple Error
    /// Position: 2, Width: 1
    /// Access: read-only
    using MULERR0 = BitField<2, 1>;
    constexpr uint32_t MULERR0_Pos = 2;
    constexpr uint32_t MULERR0_Msk = MULERR0::mask;

    /// Recoverable Error in the page between the 256th and the 511th bytes or the 512nd and the 1023rd bytes
    /// Position: 4, Width: 1
    /// Access: read-only
    using RECERR1 = BitField<4, 1>;
    constexpr uint32_t RECERR1_Pos = 4;
    constexpr uint32_t RECERR1_Msk = RECERR1::mask;

    /// ECC Error in the page between the 256th and the 511th bytes or between the 512nd and the 1023rd bytes
    /// Position: 5, Width: 1
    /// Access: read-only
    using ECCERR1 = BitField<5, 1>;
    constexpr uint32_t ECCERR1_Pos = 5;
    constexpr uint32_t ECCERR1_Msk = ECCERR1::mask;

    /// Multiple Error in the page between the 256th and the 511th bytes or between the 512nd and the 1023rd bytes
    /// Position: 6, Width: 1
    /// Access: read-only
    using MULERR1 = BitField<6, 1>;
    constexpr uint32_t MULERR1_Pos = 6;
    constexpr uint32_t MULERR1_Msk = MULERR1::mask;

    /// Recoverable Error in the page between the 512nd and the 767th bytes or between the 1024th and the 1535th bytes
    /// Position: 8, Width: 1
    /// Access: read-only
    using RECERR2 = BitField<8, 1>;
    constexpr uint32_t RECERR2_Pos = 8;
    constexpr uint32_t RECERR2_Msk = RECERR2::mask;

    /// ECC Error in the page between the 512nd and the 767th bytes or between the 1024th and the 1535th bytes
    /// Position: 9, Width: 1
    /// Access: read-only
    using ECCERR2 = BitField<9, 1>;
    constexpr uint32_t ECCERR2_Pos = 9;
    constexpr uint32_t ECCERR2_Msk = ECCERR2::mask;

    /// Multiple Error in the page between the 512nd and the 767th bytes or between the 1024th and the 1535th bytes
    /// Position: 10, Width: 1
    /// Access: read-only
    using MULERR2 = BitField<10, 1>;
    constexpr uint32_t MULERR2_Pos = 10;
    constexpr uint32_t MULERR2_Msk = MULERR2::mask;

    /// Recoverable Error in the page between the 768th and the 1023rd bytes or between the 1536th and the 2047th bytes
    /// Position: 12, Width: 1
    /// Access: read-only
    using RECERR3 = BitField<12, 1>;
    constexpr uint32_t RECERR3_Pos = 12;
    constexpr uint32_t RECERR3_Msk = RECERR3::mask;

    /// ECC Error in the page between the 768th and the 1023rd bytes or between the 1536th and the 2047th bytes
    /// Position: 13, Width: 1
    /// Access: read-only
    using ECCERR3 = BitField<13, 1>;
    constexpr uint32_t ECCERR3_Pos = 13;
    constexpr uint32_t ECCERR3_Msk = ECCERR3::mask;

    /// Multiple Error in the page between the 768th and the 1023rd bytes or between the 1536th and the 2047th bytes
    /// Position: 14, Width: 1
    /// Access: read-only
    using MULERR3 = BitField<14, 1>;
    constexpr uint32_t MULERR3_Pos = 14;
    constexpr uint32_t MULERR3_Msk = MULERR3::mask;

    /// Recoverable Error in the page between the 1024th and the 1279th bytes or between the 2048th and the 2559th bytes
    /// Position: 16, Width: 1
    /// Access: read-only
    using RECERR4 = BitField<16, 1>;
    constexpr uint32_t RECERR4_Pos = 16;
    constexpr uint32_t RECERR4_Msk = RECERR4::mask;

    /// ECC Error in the page between the 1024th and the 1279th bytes or between the 2048th and the 2559th bytes
    /// Position: 17, Width: 1
    /// Access: read-only
    using ECCERR4 = BitField<17, 1>;
    constexpr uint32_t ECCERR4_Pos = 17;
    constexpr uint32_t ECCERR4_Msk = ECCERR4::mask;

    /// Multiple Error in the page between the 1024th and the 1279th bytes or between the 2048th and the 2559th bytes
    /// Position: 18, Width: 1
    /// Access: read-only
    using MULERR4 = BitField<18, 1>;
    constexpr uint32_t MULERR4_Pos = 18;
    constexpr uint32_t MULERR4_Msk = MULERR4::mask;

    /// Recoverable Error in the page between the 1280th and the 1535th bytes or between the 2560th and the 3071st bytes
    /// Position: 20, Width: 1
    /// Access: read-only
    using RECERR5 = BitField<20, 1>;
    constexpr uint32_t RECERR5_Pos = 20;
    constexpr uint32_t RECERR5_Msk = RECERR5::mask;

    /// ECC Error in the page between the 1280th and the 1535th bytes or between the 2560th and the 3071st bytes
    /// Position: 21, Width: 1
    /// Access: read-only
    using ECCERR5 = BitField<21, 1>;
    constexpr uint32_t ECCERR5_Pos = 21;
    constexpr uint32_t ECCERR5_Msk = ECCERR5::mask;

    /// Multiple Error in the page between the 1280th and the 1535th bytes or between the 2560th and the 3071st bytes
    /// Position: 22, Width: 1
    /// Access: read-only
    using MULERR5 = BitField<22, 1>;
    constexpr uint32_t MULERR5_Pos = 22;
    constexpr uint32_t MULERR5_Msk = MULERR5::mask;

    /// Recoverable Error in the page between the 1536th and the 1791st bytes or between the 3072nd and the 3583rd bytes
    /// Position: 24, Width: 1
    /// Access: read-only
    using RECERR6 = BitField<24, 1>;
    constexpr uint32_t RECERR6_Pos = 24;
    constexpr uint32_t RECERR6_Msk = RECERR6::mask;

    /// ECC Error in the page between the 1536th and the 1791st bytes or between the 3072nd and the 3583rd bytes
    /// Position: 25, Width: 1
    /// Access: read-only
    using ECCERR6 = BitField<25, 1>;
    constexpr uint32_t ECCERR6_Pos = 25;
    constexpr uint32_t ECCERR6_Msk = ECCERR6::mask;

    /// Multiple Error in the page between the 1536th and the 1791st bytes or between the 3072nd and the 3583rd bytes
    /// Position: 26, Width: 1
    /// Access: read-only
    using MULERR6 = BitField<26, 1>;
    constexpr uint32_t MULERR6_Pos = 26;
    constexpr uint32_t MULERR6_Msk = MULERR6::mask;

    /// Recoverable Error in the page between the 1792nd and the 2047th bytes or between the 3584th and the 4095th bytes
    /// Position: 28, Width: 1
    /// Access: read-only
    using RECERR7 = BitField<28, 1>;
    constexpr uint32_t RECERR7_Pos = 28;
    constexpr uint32_t RECERR7_Msk = RECERR7::mask;

    /// ECC Error in the page between the 1792nd and the 2047th bytes or between the 3584th and the 4095th bytes
    /// Position: 29, Width: 1
    /// Access: read-only
    using ECCERR7 = BitField<29, 1>;
    constexpr uint32_t ECCERR7_Pos = 29;
    constexpr uint32_t ECCERR7_Msk = ECCERR7::mask;

    /// Multiple Error in the page between the 1792nd and the 2047th bytes or between the 3584th and the 4095th bytes
    /// Position: 30, Width: 1
    /// Access: read-only
    using MULERR7 = BitField<30, 1>;
    constexpr uint32_t MULERR7_Pos = 30;
    constexpr uint32_t MULERR7_Msk = MULERR7::mask;

}  // namespace ecc_sr1

/// ECC_PR0 - SMC ECC Parity 0 Register
namespace ecc_pr0 {
    /// Bit Address
    /// Position: 0, Width: 4
    /// Access: read-only
    using BITADDR = BitField<0, 4>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Word Address
    /// Position: 4, Width: 12
    /// Access: read-only
    using WORDADDR = BitField<4, 12>;
    constexpr uint32_t WORDADDR_Pos = 4;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

}  // namespace ecc_pr0

/// ECC_PR0_W9BIT - SMC ECC Parity 0 Register
namespace ecc_pr0_w9bit {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr0_w9bit

/// ECC_PR0_W8BIT - SMC ECC Parity 0 Register
namespace ecc_pr0_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr0_w8bit

/// ECC_PR1 - SMC ECC parity 1 Register
namespace ecc_pr1 {
    /// Parity N
    /// Position: 0, Width: 16
    /// Access: read-only
    using NPARITY = BitField<0, 16>;
    constexpr uint32_t NPARITY_Pos = 0;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr1

/// ECC_PR1_W9BIT - SMC ECC parity 1 Register
namespace ecc_pr1_w9bit {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr1_w9bit

/// ECC_PR1_W8BIT - SMC ECC parity 1 Register
namespace ecc_pr1_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr1_w8bit

/// ECC_SR2 - SMC ECC status 2 Register
namespace ecc_sr2 {
    /// Recoverable Error in the page between the 2048th and the 2303rd bytes
    /// Position: 0, Width: 1
    /// Access: read-only
    using RECERR8 = BitField<0, 1>;
    constexpr uint32_t RECERR8_Pos = 0;
    constexpr uint32_t RECERR8_Msk = RECERR8::mask;

    /// ECC Error in the page between the 2048th and the 2303rd bytes
    /// Position: 1, Width: 1
    /// Access: read-only
    using ECCERR8 = BitField<1, 1>;
    constexpr uint32_t ECCERR8_Pos = 1;
    constexpr uint32_t ECCERR8_Msk = ECCERR8::mask;

    /// Multiple Error in the page between the 2048th and the 2303rd bytes
    /// Position: 2, Width: 1
    /// Access: read-only
    using MULERR8 = BitField<2, 1>;
    constexpr uint32_t MULERR8_Pos = 2;
    constexpr uint32_t MULERR8_Msk = MULERR8::mask;

    /// Recoverable Error in the page between the 2304th and the 2559th bytes
    /// Position: 4, Width: 1
    /// Access: read-only
    using RECERR9 = BitField<4, 1>;
    constexpr uint32_t RECERR9_Pos = 4;
    constexpr uint32_t RECERR9_Msk = RECERR9::mask;

    /// ECC Error in the page between the 2304th and the 2559th bytes
    /// Position: 5, Width: 1
    /// Access: read-only
    using ECCERR9 = BitField<5, 1>;
    constexpr uint32_t ECCERR9_Pos = 5;
    constexpr uint32_t ECCERR9_Msk = ECCERR9::mask;

    /// Multiple Error in the page between the 2304th and the 2559th bytes
    /// Position: 6, Width: 1
    /// Access: read-only
    using MULERR9 = BitField<6, 1>;
    constexpr uint32_t MULERR9_Pos = 6;
    constexpr uint32_t MULERR9_Msk = MULERR9::mask;

    /// Recoverable Error in the page between the 2560th and the 2815th bytes
    /// Position: 8, Width: 1
    /// Access: read-only
    using RECERR10 = BitField<8, 1>;
    constexpr uint32_t RECERR10_Pos = 8;
    constexpr uint32_t RECERR10_Msk = RECERR10::mask;

    /// ECC Error in the page between the 2560th and the 2815th bytes
    /// Position: 9, Width: 1
    /// Access: read-only
    using ECCERR10 = BitField<9, 1>;
    constexpr uint32_t ECCERR10_Pos = 9;
    constexpr uint32_t ECCERR10_Msk = ECCERR10::mask;

    /// Multiple Error in the page between the 2560th and the 2815th bytes
    /// Position: 10, Width: 1
    /// Access: read-only
    using MULERR10 = BitField<10, 1>;
    constexpr uint32_t MULERR10_Pos = 10;
    constexpr uint32_t MULERR10_Msk = MULERR10::mask;

    /// Recoverable Error in the page between the 2816th and the 3071st bytes
    /// Position: 12, Width: 1
    /// Access: read-only
    using RECERR11 = BitField<12, 1>;
    constexpr uint32_t RECERR11_Pos = 12;
    constexpr uint32_t RECERR11_Msk = RECERR11::mask;

    /// ECC Error in the page between the 2816th and the 3071st bytes
    /// Position: 13, Width: 1
    /// Access: read-only
    using ECCERR11 = BitField<13, 1>;
    constexpr uint32_t ECCERR11_Pos = 13;
    constexpr uint32_t ECCERR11_Msk = ECCERR11::mask;

    /// Multiple Error in the page between the 2816th and the 3071st bytes
    /// Position: 14, Width: 1
    /// Access: read-only
    using MULERR11 = BitField<14, 1>;
    constexpr uint32_t MULERR11_Pos = 14;
    constexpr uint32_t MULERR11_Msk = MULERR11::mask;

    /// Recoverable Error in the page between the 3072nd and the 3327th bytes
    /// Position: 16, Width: 1
    /// Access: read-only
    using RECERR12 = BitField<16, 1>;
    constexpr uint32_t RECERR12_Pos = 16;
    constexpr uint32_t RECERR12_Msk = RECERR12::mask;

    /// ECC Error in the page between the 3072nd and the 3327th bytes
    /// Position: 17, Width: 1
    /// Access: read-only
    using ECCERR12 = BitField<17, 1>;
    constexpr uint32_t ECCERR12_Pos = 17;
    constexpr uint32_t ECCERR12_Msk = ECCERR12::mask;

    /// Multiple Error in the page between the 3072nd and the 3327th bytes
    /// Position: 18, Width: 1
    /// Access: read-only
    using MULERR12 = BitField<18, 1>;
    constexpr uint32_t MULERR12_Pos = 18;
    constexpr uint32_t MULERR12_Msk = MULERR12::mask;

    /// Recoverable Error in the page between the 3328th and the 3583rd bytes
    /// Position: 20, Width: 1
    /// Access: read-only
    using RECERR13 = BitField<20, 1>;
    constexpr uint32_t RECERR13_Pos = 20;
    constexpr uint32_t RECERR13_Msk = RECERR13::mask;

    /// ECC Error in the page between the 3328th and the 3583rd bytes
    /// Position: 21, Width: 1
    /// Access: read-only
    using ECCERR13 = BitField<21, 1>;
    constexpr uint32_t ECCERR13_Pos = 21;
    constexpr uint32_t ECCERR13_Msk = ECCERR13::mask;

    /// Multiple Error in the page between the 3328th and the 3583rd bytes
    /// Position: 22, Width: 1
    /// Access: read-only
    using MULERR13 = BitField<22, 1>;
    constexpr uint32_t MULERR13_Pos = 22;
    constexpr uint32_t MULERR13_Msk = MULERR13::mask;

    /// Recoverable Error in the page between the 3584th and the 3839th bytes
    /// Position: 24, Width: 1
    /// Access: read-only
    using RECERR14 = BitField<24, 1>;
    constexpr uint32_t RECERR14_Pos = 24;
    constexpr uint32_t RECERR14_Msk = RECERR14::mask;

    /// ECC Error in the page between the 3584th and the 3839th bytes
    /// Position: 25, Width: 1
    /// Access: read-only
    using ECCERR14 = BitField<25, 1>;
    constexpr uint32_t ECCERR14_Pos = 25;
    constexpr uint32_t ECCERR14_Msk = ECCERR14::mask;

    /// Multiple Error in the page between the 3584th and the 3839th bytes
    /// Position: 26, Width: 1
    /// Access: read-only
    using MULERR14 = BitField<26, 1>;
    constexpr uint32_t MULERR14_Pos = 26;
    constexpr uint32_t MULERR14_Msk = MULERR14::mask;

    /// Recoverable Error in the page between the 3840th and the 4095th bytes
    /// Position: 28, Width: 1
    /// Access: read-only
    using RECERR15 = BitField<28, 1>;
    constexpr uint32_t RECERR15_Pos = 28;
    constexpr uint32_t RECERR15_Msk = RECERR15::mask;

    /// ECC Error in the page between the 3840th and the 4095th bytes
    /// Position: 29, Width: 1
    /// Access: read-only
    using ECCERR15 = BitField<29, 1>;
    constexpr uint32_t ECCERR15_Pos = 29;
    constexpr uint32_t ECCERR15_Msk = ECCERR15::mask;

    /// Multiple Error in the page between the 3840th and the 4095th bytes
    /// Position: 30, Width: 1
    /// Access: read-only
    using MULERR15 = BitField<30, 1>;
    constexpr uint32_t MULERR15_Pos = 30;
    constexpr uint32_t MULERR15_Msk = MULERR15::mask;

}  // namespace ecc_sr2

/// ECC_PR2 - SMC ECC parity 2 Register
namespace ecc_pr2 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr2

/// ECC_PR2_W8BIT - SMC ECC parity 2 Register
namespace ecc_pr2_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr2_w8bit

/// ECC_PR3 - SMC ECC parity 3 Register
namespace ecc_pr3 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr3

/// ECC_PR3_W8BIT - SMC ECC parity 3 Register
namespace ecc_pr3_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr3_w8bit

/// ECC_PR4 - SMC ECC parity 4 Register
namespace ecc_pr4 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr4

/// ECC_PR4_W8BIT - SMC ECC parity 4 Register
namespace ecc_pr4_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr4_w8bit

/// ECC_PR5 - SMC ECC parity 5 Register
namespace ecc_pr5 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr5

/// ECC_PR5_W8BIT - SMC ECC parity 5 Register
namespace ecc_pr5_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr5_w8bit

/// ECC_PR6 - SMC ECC parity 6 Register
namespace ecc_pr6 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr6

/// ECC_PR6_W8BIT - SMC ECC parity 6 Register
namespace ecc_pr6_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr6_w8bit

/// ECC_PR7 - SMC ECC parity 7 Register
namespace ecc_pr7 {
    /// Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 9
    /// Access: read-only
    using WORDADDR = BitField<3, 9>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 12
    /// Access: read-only
    using NPARITY = BitField<12, 12>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr7

/// ECC_PR7_W8BIT - SMC ECC parity 7 Register
namespace ecc_pr7_w8bit {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr7_w8bit

/// ECC_PR8 - SMC ECC parity 8 Register
namespace ecc_pr8 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr8

/// ECC_PR9 - SMC ECC parity 9 Register
namespace ecc_pr9 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr9

/// ECC_PR10 - SMC ECC parity 10 Register
namespace ecc_pr10 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr10

/// ECC_PR11 - SMC ECC parity 11 Register
namespace ecc_pr11 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr11

/// ECC_PR12 - SMC ECC parity 12 Register
namespace ecc_pr12 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr12

/// ECC_PR13 - SMC ECC parity 13 Register
namespace ecc_pr13 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr13

/// ECC_PR14 - SMC ECC parity 14 Register
namespace ecc_pr14 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr14

/// ECC_PR15 - SMC ECC parity 15 Register
namespace ecc_pr15 {
    /// Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 0, Width: 3
    /// Access: read-only
    using BITADDR = BitField<0, 3>;
    constexpr uint32_t BITADDR_Pos = 0;
    constexpr uint32_t BITADDR_Msk = BITADDR::mask;

    /// Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes
    /// Position: 3, Width: 8
    /// Access: read-only
    using WORDADDR = BitField<3, 8>;
    constexpr uint32_t WORDADDR_Pos = 3;
    constexpr uint32_t WORDADDR_Msk = WORDADDR::mask;

    /// Parity N
    /// Position: 12, Width: 11
    /// Access: read-only
    using NPARITY = BitField<12, 11>;
    constexpr uint32_t NPARITY_Pos = 12;
    constexpr uint32_t NPARITY_Msk = NPARITY::mask;

}  // namespace ecc_pr15

/// SETUP0 - SMC Setup Register (CS_number = 0)
namespace setup0 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup0

/// PULSE0 - SMC Pulse Register (CS_number = 0)
namespace pulse0 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse0

/// CYCLE0 - SMC Cycle Register (CS_number = 0)
namespace cycle0 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle0

/// TIMINGS0 - SMC Timings Register (CS_number = 0)
namespace timings0 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings0

/// MODE0 - SMC Mode Register (CS_number = 0)
namespace mode0 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode0

/// SETUP1 - SMC Setup Register (CS_number = 1)
namespace setup1 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup1

/// PULSE1 - SMC Pulse Register (CS_number = 1)
namespace pulse1 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse1

/// CYCLE1 - SMC Cycle Register (CS_number = 1)
namespace cycle1 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle1

/// TIMINGS1 - SMC Timings Register (CS_number = 1)
namespace timings1 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings1

/// MODE1 - SMC Mode Register (CS_number = 1)
namespace mode1 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode1

/// SETUP2 - SMC Setup Register (CS_number = 2)
namespace setup2 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup2

/// PULSE2 - SMC Pulse Register (CS_number = 2)
namespace pulse2 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse2

/// CYCLE2 - SMC Cycle Register (CS_number = 2)
namespace cycle2 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle2

/// TIMINGS2 - SMC Timings Register (CS_number = 2)
namespace timings2 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings2

/// MODE2 - SMC Mode Register (CS_number = 2)
namespace mode2 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode2

/// SETUP3 - SMC Setup Register (CS_number = 3)
namespace setup3 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup3

/// PULSE3 - SMC Pulse Register (CS_number = 3)
namespace pulse3 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse3

/// CYCLE3 - SMC Cycle Register (CS_number = 3)
namespace cycle3 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle3

/// TIMINGS3 - SMC Timings Register (CS_number = 3)
namespace timings3 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings3

/// MODE3 - SMC Mode Register (CS_number = 3)
namespace mode3 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode3

/// SETUP4 - SMC Setup Register (CS_number = 4)
namespace setup4 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup4

/// PULSE4 - SMC Pulse Register (CS_number = 4)
namespace pulse4 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse4

/// CYCLE4 - SMC Cycle Register (CS_number = 4)
namespace cycle4 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle4

/// TIMINGS4 - SMC Timings Register (CS_number = 4)
namespace timings4 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings4

/// MODE4 - SMC Mode Register (CS_number = 4)
namespace mode4 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode4

/// SETUP5 - SMC Setup Register (CS_number = 5)
namespace setup5 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup5

/// PULSE5 - SMC Pulse Register (CS_number = 5)
namespace pulse5 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse5

/// CYCLE5 - SMC Cycle Register (CS_number = 5)
namespace cycle5 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle5

/// TIMINGS5 - SMC Timings Register (CS_number = 5)
namespace timings5 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings5

/// MODE5 - SMC Mode Register (CS_number = 5)
namespace mode5 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode5

/// SETUP6 - SMC Setup Register (CS_number = 6)
namespace setup6 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup6

/// PULSE6 - SMC Pulse Register (CS_number = 6)
namespace pulse6 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse6

/// CYCLE6 - SMC Cycle Register (CS_number = 6)
namespace cycle6 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle6

/// TIMINGS6 - SMC Timings Register (CS_number = 6)
namespace timings6 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings6

/// MODE6 - SMC Mode Register (CS_number = 6)
namespace mode6 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode6

/// SETUP7 - SMC Setup Register (CS_number = 7)
namespace setup7 {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    /// Access: read-write
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in Write Access
    /// Position: 8, Width: 6
    /// Access: read-write
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    /// Access: read-write
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in Read Access
    /// Position: 24, Width: 6
    /// Access: read-write
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup7

/// PULSE7 - SMC Pulse Register (CS_number = 7)
namespace pulse7 {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    /// Access: read-write
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    /// Access: read-write
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    /// Access: read-write
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    /// Access: read-write
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse7

/// CYCLE7 - SMC Cycle Register (CS_number = 7)
namespace cycle7 {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    /// Access: read-write
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    /// Access: read-write
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle7

/// TIMINGS7 - SMC Timings Register (CS_number = 7)
namespace timings7 {
    /// CLE to REN Low Delay
    /// Position: 0, Width: 4
    /// Access: read-write
    using TCLR = BitField<0, 4>;
    constexpr uint32_t TCLR_Pos = 0;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// ALE to Data Start
    /// Position: 4, Width: 4
    /// Access: read-write
    using TADL = BitField<4, 4>;
    constexpr uint32_t TADL_Pos = 4;
    constexpr uint32_t TADL_Msk = TADL::mask;

    /// ALE to REN Low Delay
    /// Position: 8, Width: 4
    /// Access: read-write
    using TAR = BitField<8, 4>;
    constexpr uint32_t TAR_Pos = 8;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// Off Chip Memory Scrambling Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OCMS = BitField<12, 1>;
    constexpr uint32_t OCMS_Pos = 12;
    constexpr uint32_t OCMS_Msk = OCMS::mask;

    /// Ready to REN Low Delay
    /// Position: 16, Width: 4
    /// Access: read-write
    using TRR = BitField<16, 4>;
    constexpr uint32_t TRR_Pos = 16;
    constexpr uint32_t TRR_Msk = TRR::mask;

    /// WEN High to REN to Busy
    /// Position: 24, Width: 4
    /// Access: read-write
    using TWB = BitField<24, 4>;
    constexpr uint32_t TWB_Pos = 24;
    constexpr uint32_t TWB_Msk = TWB::mask;

    /// Ready/Busy Line Selection
    /// Position: 28, Width: 3
    /// Access: read-write
    using RBNSEL = BitField<28, 3>;
    constexpr uint32_t RBNSEL_Pos = 28;
    constexpr uint32_t RBNSEL_Msk = RBNSEL::mask;

    /// NAND Flash Selection
    /// Position: 31, Width: 1
    /// Access: read-write
    using NFSEL = BitField<31, 1>;
    constexpr uint32_t NFSEL_Pos = 31;
    constexpr uint32_t NFSEL_Msk = NFSEL::mask;

}  // namespace timings7

/// MODE7 - SMC Mode Register (CS_number = 7)
namespace mode7 {
    /// Selection of the Control Signal for Read Operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;
    /// Enumerated values for READ_MODE
    namespace read_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NRD_CTRL = 1;
    }

    /// Selection of the Control Signal for Write Operation
    /// Position: 1, Width: 1
    /// Access: read-write
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;
    /// Enumerated values for WRITE_MODE
    namespace write_mode {
        constexpr uint32_t NCS_CTRL = 0;
        constexpr uint32_t NWE_CTRL = 1;
    }

    /// NWAIT Mode
    /// Position: 4, Width: 2
    /// Access: read-write
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    /// Access: read-write
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;

    /// Data Bus Width
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t BIT_8 = 0;
        constexpr uint32_t BIT_16 = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    /// Access: read-write
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

}  // namespace mode7

/// OCMS - SMC OCMS Register
namespace ocms {
    /// Static Memory Controller Scrambling Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using SMSE = BitField<0, 1>;
    constexpr uint32_t SMSE_Pos = 0;
    constexpr uint32_t SMSE_Msk = SMSE::mask;

    /// SRAM Scrambling Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using SRSE = BitField<1, 1>;
    constexpr uint32_t SRSE_Pos = 1;
    constexpr uint32_t SRSE_Msk = SRSE::mask;

}  // namespace ocms

/// KEY1 - SMC OCMS KEY1 Register
namespace key1 {
    /// Off Chip Memory Scrambling (OCMS) Key Part 1
    /// Position: 0, Width: 32
    /// Access: write-only
    using KEY1 = BitField<0, 32>;
    constexpr uint32_t KEY1_Pos = 0;
    constexpr uint32_t KEY1_Msk = KEY1::mask;

}  // namespace key1

/// KEY2 - SMC OCMS KEY2 Register
namespace key2 {
    /// Off Chip Memory Scrambling (OCMS) Key Part 2
    /// Position: 0, Width: 32
    /// Access: write-only
    using KEY2 = BitField<0, 32>;
    constexpr uint32_t KEY2_Pos = 0;
    constexpr uint32_t KEY2_Msk = KEY2::mask;

}  // namespace key2

/// WPCR - Write Protection Control Register
namespace wpcr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using WP_EN = BitField<0, 1>;
    constexpr uint32_t WP_EN_Pos = 0;
    constexpr uint32_t WP_EN_Msk = WP_EN::mask;

    /// Write Protection KEY Password
    /// Position: 8, Width: 24
    /// Access: write-only
    using WP_KEY = BitField<8, 24>;
    constexpr uint32_t WP_KEY_Pos = 8;
    constexpr uint32_t WP_KEY_Msk = WP_KEY::mask;
    /// Enumerated values for WP_KEY
    namespace wp_key {
        constexpr uint32_t PASSWD = 5459267;
    }

}  // namespace wpcr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 4
    /// Access: read-only
    using WP_VS = BitField<0, 4>;
    constexpr uint32_t WP_VS_Pos = 0;
    constexpr uint32_t WP_VS_Msk = WP_VS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WP_VSRC = BitField<8, 16>;
    constexpr uint32_t WP_VSRC_Pos = 8;
    constexpr uint32_t WP_VSRC_Msk = WP_VSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::smc
