<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='162' ll='164' type='const SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; llvm::LiveIntervalUnion::Query::interferingVRegs() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='161'>// Vector generated by collectInterferingVRegs.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='214' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='215' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='900' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='901' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='979' u='c' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='980' u='c' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1069' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2544' u='c' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2545' u='c' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
