#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 11 19:18:42 2020
# Process ID: 10308
# Current directory: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8940 E:\Exercise\FPGA\v3edu\test12_add_check_sum\design\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test12_add_check_sum/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/test11_gen_heart_beat/design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/new/add_check_sum.v w ]
add_files E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/new/add_check_sum.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips bram_wr8x256]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_wr8x256' to 'bram_wr8x256' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x256'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_wr8x256'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x258 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x258} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x258]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_wr8x258' to 'bram_wr8x258' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x258'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x258'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_wr8x258'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_wr8x258'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_wr8x258'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_wr8x258'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258/bram_wr8x258.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x258
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x256]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_wr8x256' to 'bram_wr8x256' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x256'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -reset -force -quiet
remove_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci
file delete -force e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_wr8x256 -dir e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram_wr8x256} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_wr8x256]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_wr8x256' to 'bram_wr8x256' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x256'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_wr8x256'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_wr8x256'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/bram_wr8x256.xci] -directory E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_top_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:06:34 on Feb 11,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/sim/bram_wr8x256.v ../../../../gige_tx_frame.srcs/sources_1/new/add_check_sum.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_top_gige.v 
# -- Compiling module bram_wr8x256
# -- Compiling module add_check_sum
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Compiling module top_gige
# -- Skipping module tb_top_gige
# 
# Top level modules:
# 	tb_top_gige
# End time: 21:06:34 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:06:35 on Feb 11,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:06:35 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=15836)
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_top_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:08:29 on Feb 11,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/sim/bram_wr8x256.v ../../../../gige_tx_frame.srcs/sources_1/new/add_check_sum.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_top_gige.v 
# -- Skipping module bram_wr8x256
# -- Compiling module add_check_sum
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Skipping module top_gige
# -- Skipping module tb_top_gige
# 
# Top level modules:
# 	tb_top_gige
# End time: 21:08:29 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:08:29 on Feb 11,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:08:29 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=15292)
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 22:18:36 2020...
