Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Tools/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top -prj axi_interfaces.prj --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:238]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:239]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_AXILiteS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_interfaces_AXILiteS_s_axi(C_...
Compiling module xil_defaultlib.axi_interfaces_default
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o_0
Compiling module xil_defaultlib.AESL_axi_s_d_o_1
Compiling module xil_defaultlib.AESL_axi_s_d_o_2
Compiling module xil_defaultlib.AESL_axi_s_d_o_3
Compiling module xil_defaultlib.AESL_axi_s_d_o_4
Compiling module xil_defaultlib.AESL_axi_s_d_o_5
Compiling module xil_defaultlib.AESL_axi_s_d_o_6
Compiling module xil_defaultlib.AESL_axi_s_d_o_7
Compiling module xil_defaultlib.AESL_axi_s_d_i_0
Compiling module xil_defaultlib.AESL_axi_s_d_i_1
Compiling module xil_defaultlib.AESL_axi_s_d_i_2
Compiling module xil_defaultlib.AESL_axi_s_d_i_3
Compiling module xil_defaultlib.AESL_axi_s_d_i_4
Compiling module xil_defaultlib.AESL_axi_s_d_i_5
Compiling module xil_defaultlib.AESL_axi_s_d_i_6
Compiling module xil_defaultlib.AESL_axi_s_d_i_7
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Built simulation snapshot axi_interfaces
