/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Sun May 30 18:51:13 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUInt8> INST_ctrld2e_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_ctrld2e_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrld2e_data_0_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_data_0_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_ctrle2m_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrle2m_data_0_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_data_0_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_2;
  MOD_Reg<tUInt8> INST_ctrlf2d_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlf2d_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlf2d_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_data_0_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_data_0_wires_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlf2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlf2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlf2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrlf2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlf2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlf2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlf2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlf2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrlf2d_full_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_2;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_Reg<tUInt8> INST_dEpoch;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirectToDecode_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_2;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0_ehrReg;
  MOD_Wire<tUWide> INST_f2d_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_f2d_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_f2d_data_0_wires_0;
  MOD_Wire<tUWide> INST_f2d_data_0_wires_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_NOT_f2d_data_0_virtual_reg_1_read__31_32_AND_I_ETC___d538;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read__ETC___d516;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read____d510;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_1_read____d511;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__50_OR_e_ETC___d256;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d251;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d250;
  tUWide DEF_exec___d695;
  tUWide DEF_d2e_data_0_52_BITS_268_TO_258_64_CONCAT_d2e_da_ETC___d689;
  tUInt32 DEF_rVal1__h59328;
  tUInt32 DEF_rVal2__h59329;
  tUInt32 DEF_pc__h59326;
  tUInt32 DEF_ppc__h59327;
  tUInt32 DEF_csrVal__h59325;
  tUWide DEF_d2e_data_0___d652;
  tUWide DEF_f2d_data_0_wires_0_wget____d58;
  tUWide DEF_f2d_data_0_ehrReg___d59;
  tUWide DEF_e2m_data_0___d746;
  tUInt8 DEF_ctrld2e_full_ehrReg__h33288;
  tUInt8 DEF_ctrlf2d_full_ehrReg__h28750;
  tUInt8 DEF_ctrlf2d_empty_wires_0_whas____d153;
  tUInt8 DEF_ctrlf2d_empty_wires_0_wget____d154;
  tUInt8 DEF_ctrlf2d_empty_ehrReg__h27627;
  tUInt8 DEF_m2w_full_wires_0_whas____d136;
  tUInt8 DEF_m2w_full_wires_0_wget____d137;
  tUInt8 DEF_m2w_full_ehrReg__h24206;
  tUInt8 DEF_m2w_empty_ehrReg__h23083;
  tUInt8 DEF_e2m_full_wires_0_whas____d116;
  tUInt8 DEF_e2m_full_wires_0_wget____d117;
  tUInt8 DEF_e2m_full_ehrReg__h20642;
  tUInt8 DEF_e2m_empty_ehrReg__h19519;
  tUInt8 DEF_d2e_full_wires_0_whas____d96;
  tUInt8 DEF_d2e_full_wires_0_wget____d97;
  tUInt8 DEF_d2e_full_ehrReg__h17078;
  tUInt8 DEF_d2e_empty_ehrReg__h15955;
  tUInt8 DEF_f2d_full_ehrReg__h13514;
  tUInt8 DEF_f2d_empty_wires_0_whas____d66;
  tUInt8 DEF_f2d_empty_wires_0_wget____d67;
  tUInt8 DEF_f2d_empty_ehrReg__h12391;
  tUInt8 DEF_f2d_data_0_virtual_reg_1_read____d531;
  tUInt8 DEF_f2d_data_0_wires_0_whas____d57;
  tUInt8 DEF_execRedirectToDecode_full_ehrReg__h9032;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirectToDecode_empty_ehrReg__h7909;
  tUInt8 DEF_execRedirect_full_ehrReg__h4669;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3546;
  tUInt8 DEF_eEpoch__h59307;
  tUInt8 DEF_dEpoch__h50762;
  tUInt8 DEF_csrf_started____d273;
  tUInt8 DEF_e2m_data_0_46_BITS_88_TO_85___d747;
  tUInt8 DEF_exec_95_BIT_1___d696;
  tUInt8 DEF_e2m_data_0_46_BITS_88_TO_85_47_EQ_2___d748;
  tUInt8 DEF_e2m_data_0_46_BITS_88_TO_85_47_EQ_3___d750;
  tUInt8 DEF_d2e_data_0_52_BIT_96_53_EQ_eEpoch_54___d655;
  tUInt8 DEF_NOT_f2d_data_0_virtual_reg_1_read__31_32_AND_I_ETC___d536;
  tUWide DEF_d2e_data_0_52_BIT_251_69_CONCAT_IF_d2e_data_0__ETC___d688;
  tUWide DEF_d2e_data_0_52_BIT_239_76_CONCAT_IF_d2e_data_0__ETC___d687;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execRedirectToDecode_empty_wires_0_whas__9__ETC___d42;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUWide DEF_decode___d570;
  tUWide DEF_f2d_data_0_wires_1_wget____d56;
  tUWide DEF_m2w_data_0___d788;
  tUInt32 DEF_x__h63315;
  tUInt32 DEF_x__h62362;
  tUInt8 DEF_ctrld2e_data_0_ehrReg___d173;
  tUInt8 DEF_ctrlf2d_data_0_wires_0_wget____d145;
  tUInt8 DEF_ctrlf2d_data_0_ehrReg___d146;
  tUInt8 DEF_ctrld2e_empty_ehrReg__h32165;
  tUInt8 DEF_ctrlf2d_data_0_wires_0_whas____d144;
  tUWide DEF_exec_95_BITS_65_TO_0___d726;
  tUWide DEF_IF_f2d_data_0_wires_0_whas__7_THEN_f2d_data_0__ETC___d60;
  tUWide DEF_IF_f2d_data_0_wires_1_whas__5_THEN_f2d_data_0__ETC___d61;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas_THEN_execR_ETC___d6;
  tUInt8 DEF_IF_ctrlf2d_full_wires_0_whas__63_THEN_ctrlf2d__ETC___d166;
  tUInt8 DEF_IF_ctrlf2d_empty_wires_0_whas__53_THEN_ctrlf2d_ETC___d156;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__36_THEN_m2w_full_wir_ETC___d139;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__26_THEN_m2w_empty_w_ETC___d129;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__16_THEN_e2m_full_wir_ETC___d119;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__06_THEN_e2m_empty_w_ETC___d109;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__6_THEN_d2e_full_wire_ETC___d99;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__6_THEN_d2e_empty_wi_ETC___d89;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__6_THEN_f2d_full_wire_ETC___d79;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__6_THEN_f2d_empty_wi_ETC___d69;
  tUInt8 DEF_IF_execRedirectToDecode_full_wires_0_whas__9_T_ETC___d52;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUWide DEF_decode_70_BITS_107_TO_97_71_CONCAT_decode_70_B_ETC___d611;
  tUWide DEF_decode_70_BIT_96_72_CONCAT_IF_decode_70_BIT_96_ETC___d594;
  tUWide DEF_IF_f2d_data_0_virtual_reg_1_read__31_THEN_0_EL_ETC___d610;
  tUWide DEF_IF_decode_70_BIT_90_75_THEN_rf_rd1_IF_decode_7_ETC___d609;
  tUWide DEF_iMem_req_pc_77_86_CONCAT_pc_77_CONCAT_pc_77_PL_ETC___d509;
  tUWide DEF_decode_70_BIT_84_79_CONCAT_IF_decode_70_BIT_84_ETC___d593;
  tUWide DEF_exec_95_BITS_88_TO_85_18_CONCAT_exec_95_BIT_84_ETC___d728;
  tUWide DEF_exec_95_BIT_78_23_CONCAT_IF_exec_95_BIT_78_23__ETC___d727;
  tUWide DEF_e2m_data_0_46_BITS_88_TO_85_47_CONCAT_e2m_data_ETC___d777;
  tUWide DEF_e2m_data_0_46_BIT_78_71_CONCAT_IF_e2m_data_0_4_ETC___d776;
  tUWide DEF_decode_70_BIT_65_86_CONCAT_IF_decode_70_BIT_65_ETC___d592;
  tUWide DEF_dMemInit_request_put_BIT_64_09_CONCAT_IF_dMemI_ETC___d812;
  tUWide DEF_NOT_e2m_data_0_46_BITS_88_TO_85_47_EQ_2_48_58__ETC___d765;
  tUWide DEF_iMemInit_request_put_BIT_64_05_CONCAT_IF_iMemI_ETC___d808;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_execRedirectToDecode_data_0_canonicalize();
  void RL_execRedirectToDecode_empty_canonicalize();
  void RL_execRedirectToDecode_full_canonicalize();
  void RL_f2d_data_0_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_ctrlf2d_data_0_canonicalize();
  void RL_ctrlf2d_empty_canonicalize();
  void RL_ctrlf2d_full_canonicalize();
  void RL_ctrld2e_data_0_canonicalize();
  void RL_ctrld2e_empty_canonicalize();
  void RL_ctrld2e_full_canonicalize();
  void RL_ctrle2m_data_0_canonicalize();
  void RL_ctrle2m_empty_canonicalize();
  void RL_ctrle2m_full_canonicalize();
  void RL_ctrlm2w_data_0_canonicalize();
  void RL_ctrlm2w_empty_canonicalize();
  void RL_ctrlm2w_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
