[View]
Entity=fpga_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\fpga.vhd]
Enabled=1
[file:.\src\final_proj_package.vhd]
Enabled=1
[file:.\src\network.vhd]
Enabled=1
[file:.\src\TestBench\fpga_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fpga_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\untitle1d.asdb]
Enabled=1
[file:.\src\untitle1d.awc]
Enabled=1
[file:.\MEGA\pll.cmp]
Enabled=1
[file:.\MEGA\pll.vhd]
Enabled=1
[file:.\MEGA\pll\pll_0002.v]
Enabled=1
[file:.\src\mux.vhd]
Enabled=1
[file:.\src\test0.asdb]
Enabled=1
[file:.\src\test0.awc]
Enabled=1
[file:.\src\test0_1.asdb]
Enabled=1
[file:.\src\test0_1.awc]
Enabled=1
[file:.\src\test1.asdb]
Enabled=1
[file:.\src\test1.awc]
Enabled=1
[file:.\src\test6.asdb]
Enabled=1
[file:.\src\test6.awc]
Enabled=1
[file:.\src\test7.asdb]
Enabled=1
[file:.\src\test7.awc]
Enabled=1
[file:.\src\test8.asdb]
Enabled=1
[file:.\src\test8.awc]
Enabled=1
[file:.\src\test9.asdb]
Enabled=1
[file:.\src\test9.awc]
Enabled=1
