#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 27 00:15:17 2025
# Process ID: 37560
# Current directory: C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_vga_test_0_1_synth_1
# Command line: vivado.exe -log design_2_vga_test_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_vga_test_0_1.tcl
# Log file: C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_vga_test_0_1_synth_1/design_2_vga_test_0_1.vds
# Journal file: C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_vga_test_0_1_synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16868 MB
#-----------------------------------------------------------
source design_2_vga_test_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 483.957 ; gain = 179.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JosephThompson/VivadoProjects/Nexys-Video-AXI-PS2-Keyboard-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JosephThompson/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_vga_test_0_1
Command: synth_design -top design_2_vga_test_0_1 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.504 ; gain = 439.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_vga_test_0_1' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_vga_test_0_1/synth/design_2_vga_test_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'vga_test' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/4a74/src/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/4a74/src/vga_controller.v:11]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/4a74/src/vga_controller.v:11]
INFO: [Synth 8-6155] done synthesizing module 'vga_test' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/4a74/src/top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vga_test_0_1' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_vga_test_0_1/synth/design_2_vga_test_0_1.v:53]
WARNING: [Synth 8-7129] Port dout[31] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[30] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[29] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[28] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[27] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[26] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[25] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[24] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[23] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[22] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[21] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[20] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[19] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[18] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[17] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[16] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[15] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[14] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[13] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[12] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[11] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[10] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[9] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[8] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[7] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[6] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[5] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[4] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[3] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[2] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[1] in module vga_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[0] in module vga_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1445.496 ; gain = 555.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1445.496 ; gain = 555.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1445.496 ; gain = 555.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1445.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1498.996 ; gain = 0.078
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	  33 Input    6 Bit       Adders := 1     
	  17 Input    5 Bit       Adders := 2     
	   9 Input    4 Bit       Adders := 2     
	   5 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[12] driven by constant 0
INFO: [Synth 8-3917] design design_2_vga_test_0_1 has port pixel_addr[11] driven by constant 0
WARNING: [Synth 8-7129] Port dout[31] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[30] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[29] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[28] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[27] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[26] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[25] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[24] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[23] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[22] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[21] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[20] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[19] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[18] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[17] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[16] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[15] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[14] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[13] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[12] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[11] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[10] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[9] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[8] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[7] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[6] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[5] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[4] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[3] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[2] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[1] in module design_2_vga_test_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[0] in module design_2_vga_test_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     3|
|4     |LUT4  |     4|
|5     |LUT5  |    13|
|6     |LUT6  |    51|
|7     |MUXF7 |    13|
|8     |MUXF8 |     1|
|9     |FDCE  |    42|
|10    |FDRE  |     6|
|11    |FDSE  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.996 ; gain = 608.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.996 ; gain = 555.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1498.996 ; gain = 608.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1498.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2086d3b9
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1498.996 ; gain = 1000.750
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1498.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_vga_test_0_1_synth_1/design_2_vga_test_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_vga_test_0_1, cache-ID = abf3eb2fc9161262
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1498.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_vga_test_0_1_synth_1/design_2_vga_test_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_vga_test_0_1_utilization_synth.rpt -pb design_2_vga_test_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 27 00:16:12 2025...
