// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layer4_HH_
#define _layer4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CORRELATE_1.h"
#include "layer4_biases_layRg6.h"
#include "layer4_weights_laShg.h"
#include "layer3_subfilter_Ffa.h"
#include "layer1_correlate_fYi.h"
#include "layer3_img_channeHfu.h"
#include "layer3_img_channeIfE.h"
#include "layer3_img_channeJfO.h"
#include "layer2_channel_fryd2.h"
#include "layer2_out_layer_zec.h"
#include "layer2_out_layer_Aem.h"

namespace ap_rtl {

struct layer4 : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<1> > corr3_out_V_valid_V_dout;
    sc_in< sc_logic > corr3_out_V_valid_V_empty_n;
    sc_out< sc_logic > corr3_out_V_valid_V_read;
    sc_in< sc_lv<12> > corr3_out_V_data_V_dout;
    sc_in< sc_logic > corr3_out_V_data_V_empty_n;
    sc_out< sc_logic > corr3_out_V_data_V_read;
    sc_in< sc_lv<4> > corr3_out_V_keep_V_dout;
    sc_in< sc_logic > corr3_out_V_keep_V_empty_n;
    sc_out< sc_logic > corr3_out_V_keep_V_read;
    sc_in< sc_lv<1> > corr3_out_V_user_V_dout;
    sc_in< sc_logic > corr3_out_V_user_V_empty_n;
    sc_out< sc_logic > corr3_out_V_user_V_read;
    sc_in< sc_lv<1> > corr3_out_V_last_V_dout;
    sc_in< sc_logic > corr3_out_V_last_V_empty_n;
    sc_out< sc_logic > corr3_out_V_last_V_read;
    sc_in< sc_lv<1> > corr3_out_V_id_V_dout;
    sc_in< sc_logic > corr3_out_V_id_V_empty_n;
    sc_out< sc_logic > corr3_out_V_id_V_read;
    sc_in< sc_lv<1> > corr3_out_V_dest_V_dout;
    sc_in< sc_logic > corr3_out_V_dest_V_empty_n;
    sc_out< sc_logic > corr3_out_V_dest_V_read;
    sc_out< sc_lv<1> > corr4_out_V_valid_V_din;
    sc_in< sc_logic > corr4_out_V_valid_V_full_n;
    sc_out< sc_logic > corr4_out_V_valid_V_write;
    sc_out< sc_lv<12> > corr4_out_V_data_V_din;
    sc_in< sc_logic > corr4_out_V_data_V_full_n;
    sc_out< sc_logic > corr4_out_V_data_V_write;
    sc_out< sc_lv<4> > corr4_out_V_keep_V_din;
    sc_in< sc_logic > corr4_out_V_keep_V_full_n;
    sc_out< sc_logic > corr4_out_V_keep_V_write;
    sc_out< sc_lv<1> > corr4_out_V_user_V_din;
    sc_in< sc_logic > corr4_out_V_user_V_full_n;
    sc_out< sc_logic > corr4_out_V_user_V_write;
    sc_out< sc_lv<1> > corr4_out_V_last_V_din;
    sc_in< sc_logic > corr4_out_V_last_V_full_n;
    sc_out< sc_logic > corr4_out_V_last_V_write;
    sc_out< sc_lv<1> > corr4_out_V_id_V_din;
    sc_in< sc_logic > corr4_out_V_id_V_full_n;
    sc_out< sc_logic > corr4_out_V_id_V_write;
    sc_out< sc_lv<1> > corr4_out_V_dest_V_din;
    sc_in< sc_logic > corr4_out_V_dest_V_full_n;
    sc_out< sc_logic > corr4_out_V_dest_V_write;


    // Module declarations
    layer4(sc_module_name name);
    SC_HAS_PROCESS(layer4);

    ~layer4();

    sc_trace_file* mVcdFile;

    layer4_biases_layRg6* biases_layer4_V_U;
    layer4_weights_laShg* weights_layer4_V_U;
    layer3_subfilter_Ffa* subfilter_layer_V_U;
    layer1_correlate_fYi* correlate_img_U;
    layer3_img_channeHfu* img_channel_valid_V_U;
    layer3_img_channeIfE* img_channel_data_V_U;
    layer3_img_channeJfO* img_channel_keep_V_U;
    layer3_img_channeHfu* img_channel_user_V_U;
    layer3_img_channeHfu* img_channel_last_V_U;
    layer3_img_channeHfu* img_channel_id_V_U;
    layer3_img_channeHfu* img_channel_dest_V_U;
    layer2_channel_fryd2* channel_from_prev_ou_U;
    layer2_out_layer_zec* out_layer_valid_V_U;
    layer2_out_layer_Aem* out_layer_data_V_U;
    CORRELATE_1* grp_CORRELATE_1_fu_1614;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > biases_layer4_V_address0;
    sc_signal< sc_logic > biases_layer4_V_ce0;
    sc_signal< sc_lv<4> > biases_layer4_V_q0;
    sc_signal< sc_lv<11> > weights_layer4_V_address0;
    sc_signal< sc_logic > weights_layer4_V_ce0;
    sc_signal< sc_lv<6> > weights_layer4_V_q0;
    sc_signal< sc_logic > corr3_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln585_fu_2113_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln604_fu_2247_p2;
    sc_signal< sc_logic > corr3_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr3_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr3_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr3_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr3_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr3_out_V_dest_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > corr4_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_dest_V_blk_n;
    sc_signal< sc_lv<7> > index_input_element2_14_reg_1503;
    sc_signal< sc_lv<8> > indvar_flatten_reg_1559;
    sc_signal< sc_lv<2> > input_line_0_reg_1570;
    sc_signal< sc_lv<7> > index_input_element2_16_reg_1581;
    sc_signal< sc_lv<7> > row_idx_fu_1685_p2;
    sc_signal< sc_lv<7> > row_idx_reg_2966;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_fu_1697_p2;
    sc_signal< sc_lv<4> > i_reg_2974;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > zext_ln563_fu_1711_p1;
    sc_signal< sc_lv<11> > zext_ln563_reg_2979;
    sc_signal< sc_lv<1> > icmp_ln562_fu_1691_p2;
    sc_signal< sc_lv<1> > icmp_ln570_fu_1715_p2;
    sc_signal< sc_lv<1> > icmp_ln570_reg_2984;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1721_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_2988;
    sc_signal< sc_lv<1> > icmp_ln601_fu_1727_p2;
    sc_signal< sc_lv<1> > icmp_ln601_reg_2992;
    sc_signal< sc_lv<1> > and_ln620_fu_1739_p2;
    sc_signal< sc_lv<1> > and_ln620_reg_2996;
    sc_signal< sc_lv<13> > sext_ln321_fu_1775_p1;
    sc_signal< sc_lv<13> > sext_ln321_reg_3000;
    sc_signal< sc_lv<1> > or_ln601_fu_1779_p2;
    sc_signal< sc_lv<1> > or_ln601_reg_3006;
    sc_signal< sc_lv<7> > j_fu_1791_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > current_input_channe_8_fu_1817_p2;
    sc_signal< sc_lv<4> > current_input_channe_8_reg_3021;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > zext_ln572_fu_1823_p1;
    sc_signal< sc_lv<8> > zext_ln572_reg_3026;
    sc_signal< sc_lv<1> > icmp_ln567_fu_1811_p2;
    sc_signal< sc_lv<1> > grp_fu_1631_p2;
    sc_signal< sc_lv<1> > icmp_ln638_reg_3032;
    sc_signal< sc_lv<2> > filter_line_fu_1833_p2;
    sc_signal< sc_lv<2> > filter_line_reg_3039;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > add_ln321_83_fu_1902_p2;
    sc_signal< sc_lv<13> > add_ln321_83_reg_3044;
    sc_signal< sc_lv<1> > icmp_ln572_fu_1827_p2;
    sc_signal< sc_lv<13> > add_ln321_85_fu_1971_p2;
    sc_signal< sc_lv<13> > add_ln321_85_reg_3049;
    sc_signal< sc_lv<13> > add_ln321_87_fu_1998_p2;
    sc_signal< sc_lv<13> > add_ln321_87_reg_3054;
    sc_signal< sc_lv<12> > img_channel_valid_V_69_reg_3059;
    sc_signal< sc_lv<12> > img_channel_valid_V_70_reg_3064;
    sc_signal< sc_lv<12> > img_channel_valid_V_71_reg_3069;
    sc_signal< sc_lv<12> > img_channel_valid_V_72_reg_3074;
    sc_signal< sc_lv<12> > img_channel_data_V_a_50_reg_3079;
    sc_signal< sc_lv<12> > img_channel_data_V_a_51_reg_3084;
    sc_signal< sc_lv<12> > img_channel_data_V_a_52_reg_3089;
    sc_signal< sc_lv<12> > img_channel_data_V_a_53_reg_3094;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_51_reg_3099;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_52_reg_3104;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_53_reg_3109;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_54_reg_3114;
    sc_signal< sc_lv<12> > img_channel_user_V_a_49_reg_3119;
    sc_signal< sc_lv<12> > img_channel_user_V_a_50_reg_3124;
    sc_signal< sc_lv<12> > img_channel_user_V_a_51_reg_3129;
    sc_signal< sc_lv<12> > img_channel_user_V_a_52_reg_3134;
    sc_signal< sc_lv<12> > img_channel_last_V_a_51_reg_3139;
    sc_signal< sc_lv<12> > img_channel_last_V_a_52_reg_3144;
    sc_signal< sc_lv<12> > img_channel_last_V_a_53_reg_3149;
    sc_signal< sc_lv<12> > img_channel_last_V_a_54_reg_3154;
    sc_signal< sc_lv<12> > img_channel_id_V_add_51_reg_3159;
    sc_signal< sc_lv<12> > img_channel_id_V_add_52_reg_3164;
    sc_signal< sc_lv<12> > img_channel_id_V_add_53_reg_3169;
    sc_signal< sc_lv<12> > img_channel_id_V_add_54_reg_3174;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_51_reg_3179;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_52_reg_3184;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_53_reg_3189;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_54_reg_3194;
    sc_signal< sc_lv<7> > index_input_element_fu_2072_p2;
    sc_signal< sc_lv<7> > index_input_element_reg_3202;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln574_fu_2066_p2;
    sc_signal< sc_lv<13> > add_ln321_91_fu_2098_p2;
    sc_signal< sc_lv<13> > add_ln321_91_reg_3212;
    sc_signal< sc_lv<7> > index_input_element_23_fu_2139_p2;
    sc_signal< sc_logic > io_acc_block_signal_op249;
    sc_signal< bool > ap_block_state9;
    sc_signal< sc_lv<12> > add_ln321_95_fu_2179_p2;
    sc_signal< sc_lv<12> > add_ln321_95_reg_3255;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<12> > img_channel_valid_V_76_reg_3260;
    sc_signal< sc_lv<12> > img_channel_valid_V_77_reg_3265;
    sc_signal< sc_lv<12> > img_channel_valid_V_78_reg_3270;
    sc_signal< sc_lv<12> > img_channel_valid_V_79_reg_3275;
    sc_signal< sc_lv<12> > img_channel_data_V_a_55_reg_3280;
    sc_signal< sc_lv<12> > img_channel_data_V_a_56_reg_3285;
    sc_signal< sc_lv<12> > img_channel_data_V_a_57_reg_3290;
    sc_signal< sc_lv<12> > img_channel_data_V_a_58_reg_3295;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_56_reg_3300;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_57_reg_3305;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_58_reg_3310;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_59_reg_3315;
    sc_signal< sc_lv<12> > img_channel_user_V_a_54_reg_3320;
    sc_signal< sc_lv<12> > img_channel_user_V_a_55_reg_3325;
    sc_signal< sc_lv<12> > img_channel_user_V_a_56_reg_3330;
    sc_signal< sc_lv<12> > img_channel_user_V_a_57_reg_3335;
    sc_signal< sc_lv<12> > img_channel_last_V_a_56_reg_3340;
    sc_signal< sc_lv<12> > img_channel_last_V_a_57_reg_3345;
    sc_signal< sc_lv<12> > img_channel_last_V_a_58_reg_3350;
    sc_signal< sc_lv<12> > img_channel_last_V_a_59_reg_3355;
    sc_signal< sc_lv<12> > img_channel_id_V_add_56_reg_3360;
    sc_signal< sc_lv<12> > img_channel_id_V_add_57_reg_3365;
    sc_signal< sc_lv<12> > img_channel_id_V_add_58_reg_3370;
    sc_signal< sc_lv<12> > img_channel_id_V_add_59_reg_3375;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_56_reg_3380;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_57_reg_3385;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_58_reg_3390;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_59_reg_3395;
    sc_signal< sc_lv<7> > index_input_element_26_fu_2273_p2;
    sc_signal< sc_logic > io_acc_block_signal_op367;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<11> > add_ln321_100_fu_2307_p2;
    sc_signal< sc_lv<11> > add_ln321_100_reg_3408;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<13> > add_ln321_102_fu_2330_p2;
    sc_signal< sc_lv<13> > add_ln321_102_reg_3413;
    sc_signal< sc_lv<1> > icmp_ln622_fu_2336_p2;
    sc_signal< sc_lv<1> > icmp_ln622_reg_3418;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > index_input_element_27_fu_2342_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<13> > add_ln321_104_fu_2372_p2;
    sc_signal< sc_lv<13> > add_ln321_104_reg_3432;
    sc_signal< sc_lv<11> > add_ln321_106_fu_2421_p2;
    sc_signal< sc_lv<11> > add_ln321_106_reg_3467;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<12> > add_ln321_107_fu_2427_p2;
    sc_signal< sc_lv<12> > add_ln321_107_reg_3472;
    sc_signal< sc_lv<7> > index_input_element_28_fu_2439_p2;
    sc_signal< sc_lv<7> > index_input_element_28_reg_3480;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln631_fu_2433_p2;
    sc_signal< sc_lv<12> > add_ln321_109_fu_2469_p2;
    sc_signal< sc_lv<12> > add_ln321_109_reg_3490;
    sc_signal< sc_lv<4> > current_filter_fu_2490_p2;
    sc_signal< sc_lv<4> > current_filter_reg_3528;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > zext_ln646_fu_2496_p1;
    sc_signal< sc_lv<64> > zext_ln646_reg_3533;
    sc_signal< sc_lv<1> > icmp_ln640_fu_2484_p2;
    sc_signal< sc_lv<12> > zext_ln162_fu_2500_p1;
    sc_signal< sc_lv<12> > zext_ln162_reg_3538;
    sc_signal< sc_lv<11> > zext_ln642_fu_2512_p1;
    sc_signal< sc_lv<11> > zext_ln642_reg_3543;
    sc_signal< sc_lv<4> > current_input_channe_9_fu_2522_p2;
    sc_signal< sc_lv<4> > current_input_channe_9_reg_3552;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<8> > zext_ln203_55_fu_2528_p1;
    sc_signal< sc_lv<8> > zext_ln203_55_reg_3557;
    sc_signal< sc_lv<1> > icmp_ln642_fu_2516_p2;
    sc_signal< sc_lv<8> > add_ln203_33_fu_2544_p2;
    sc_signal< sc_lv<8> > add_ln203_33_reg_3562;
    sc_signal< sc_lv<1> > icmp_ln644_fu_2550_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<4> > subfilter_element_fu_2556_p2;
    sc_signal< sc_lv<4> > subfilter_element_reg_3576;
    sc_signal< sc_lv<12> > add_ln203_35_fu_2597_p2;
    sc_signal< sc_lv<12> > add_ln203_35_reg_3581;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > icmp_ln648_fu_2616_p2;
    sc_signal< sc_lv<1> > icmp_ln648_reg_3591;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln648_reg_3591_pp1_iter1_reg;
    sc_signal< sc_lv<8> > add_ln648_fu_2622_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<7> > select_ln653_fu_2640_p3;
    sc_signal< sc_lv<7> > select_ln653_reg_3600;
    sc_signal< sc_lv<2> > select_ln653_1_fu_2648_p3;
    sc_signal< sc_lv<2> > select_ln653_1_reg_3606;
    sc_signal< sc_lv<4> > tmp_86_fu_2668_p3;
    sc_signal< sc_lv<4> > tmp_86_reg_3612;
    sc_signal< sc_lv<8> > add_ln203_36_fu_2690_p2;
    sc_signal< sc_lv<8> > add_ln203_36_reg_3617;
    sc_signal< sc_lv<7> > trunc_ln203_fu_2695_p1;
    sc_signal< sc_lv<7> > trunc_ln203_reg_3622;
    sc_signal< sc_lv<7> > index_input_element_24_fu_2699_p2;
    sc_signal< sc_lv<9> > add_ln203_40_fu_2766_p2;
    sc_signal< sc_lv<9> > add_ln203_40_reg_3637;
    sc_signal< sc_lv<7> > index_input_element_25_fu_2782_p2;
    sc_signal< sc_lv<7> > index_input_element_25_reg_3645;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<10> > out_layer_data_V_add_5_reg_3650;
    sc_signal< sc_lv<1> > icmp_ln657_fu_2776_p2;
    sc_signal< sc_lv<12> > sext_ln1265_fu_2814_p1;
    sc_signal< sc_lv<12> > sext_ln1265_reg_3660;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<11> > sext_ln703_fu_2818_p1;
    sc_signal< sc_lv<11> > sext_ln703_reg_3665;
    sc_signal< sc_lv<7> > index_input_element_22_fu_2828_p2;
    sc_signal< sc_lv<7> > index_input_element_22_reg_3673;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > icmp_ln662_fu_2822_p2;
    sc_signal< sc_lv<10> > out_layer_data_V_add_6_reg_3684;
    sc_signal< sc_lv<12> > aux_sum_V_fu_2853_p2;
    sc_signal< sc_lv<12> > aux_sum_V_reg_3689;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<11> > add_ln203_fu_2858_p2;
    sc_signal< sc_lv<11> > add_ln203_reg_3695;
    sc_signal< sc_lv<1> > tmp_53_reg_3700;
    sc_signal< sc_lv<1> > out_layer_valid_V_q0;
    sc_signal< sc_lv<1> > tmp_valid_V_reg_3730;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<4> > subfilter_layer_V_address0;
    sc_signal< sc_logic > subfilter_layer_V_ce0;
    sc_signal< sc_logic > subfilter_layer_V_we0;
    sc_signal< sc_lv<12> > subfilter_layer_V_d0;
    sc_signal< sc_lv<12> > subfilter_layer_V_q0;
    sc_signal< sc_lv<6> > correlate_img_address0;
    sc_signal< sc_logic > correlate_img_ce0;
    sc_signal< sc_logic > correlate_img_we0;
    sc_signal< sc_lv<12> > correlate_img_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address0;
    sc_signal< sc_logic > img_channel_valid_V_ce0;
    sc_signal< sc_logic > img_channel_valid_V_we0;
    sc_signal< sc_lv<1> > img_channel_valid_V_d0;
    sc_signal< sc_lv<1> > img_channel_valid_V_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address1;
    sc_signal< sc_logic > img_channel_valid_V_ce1;
    sc_signal< sc_logic > img_channel_valid_V_we1;
    sc_signal< sc_lv<1> > img_channel_valid_V_d1;
    sc_signal< sc_lv<1> > img_channel_valid_V_q1;
    sc_signal< sc_lv<12> > img_channel_data_V_address0;
    sc_signal< sc_logic > img_channel_data_V_ce0;
    sc_signal< sc_logic > img_channel_data_V_we0;
    sc_signal< sc_lv<12> > img_channel_data_V_d0;
    sc_signal< sc_lv<12> > img_channel_data_V_q0;
    sc_signal< sc_lv<12> > img_channel_data_V_address1;
    sc_signal< sc_logic > img_channel_data_V_ce1;
    sc_signal< sc_logic > img_channel_data_V_we1;
    sc_signal< sc_lv<12> > img_channel_data_V_d1;
    sc_signal< sc_lv<12> > img_channel_data_V_q1;
    sc_signal< sc_lv<12> > img_channel_keep_V_address0;
    sc_signal< sc_logic > img_channel_keep_V_ce0;
    sc_signal< sc_logic > img_channel_keep_V_we0;
    sc_signal< sc_lv<4> > img_channel_keep_V_d0;
    sc_signal< sc_lv<4> > img_channel_keep_V_q0;
    sc_signal< sc_lv<12> > img_channel_keep_V_address1;
    sc_signal< sc_logic > img_channel_keep_V_ce1;
    sc_signal< sc_logic > img_channel_keep_V_we1;
    sc_signal< sc_lv<4> > img_channel_keep_V_d1;
    sc_signal< sc_lv<4> > img_channel_keep_V_q1;
    sc_signal< sc_lv<12> > img_channel_user_V_address0;
    sc_signal< sc_logic > img_channel_user_V_ce0;
    sc_signal< sc_logic > img_channel_user_V_we0;
    sc_signal< sc_lv<1> > img_channel_user_V_d0;
    sc_signal< sc_lv<1> > img_channel_user_V_q0;
    sc_signal< sc_lv<12> > img_channel_user_V_address1;
    sc_signal< sc_logic > img_channel_user_V_ce1;
    sc_signal< sc_logic > img_channel_user_V_we1;
    sc_signal< sc_lv<1> > img_channel_user_V_d1;
    sc_signal< sc_lv<1> > img_channel_user_V_q1;
    sc_signal< sc_lv<12> > img_channel_last_V_address0;
    sc_signal< sc_logic > img_channel_last_V_ce0;
    sc_signal< sc_logic > img_channel_last_V_we0;
    sc_signal< sc_lv<1> > img_channel_last_V_d0;
    sc_signal< sc_lv<1> > img_channel_last_V_q0;
    sc_signal< sc_lv<12> > img_channel_last_V_address1;
    sc_signal< sc_logic > img_channel_last_V_ce1;
    sc_signal< sc_logic > img_channel_last_V_we1;
    sc_signal< sc_lv<1> > img_channel_last_V_d1;
    sc_signal< sc_lv<1> > img_channel_last_V_q1;
    sc_signal< sc_lv<12> > img_channel_id_V_address0;
    sc_signal< sc_logic > img_channel_id_V_ce0;
    sc_signal< sc_logic > img_channel_id_V_we0;
    sc_signal< sc_lv<1> > img_channel_id_V_d0;
    sc_signal< sc_lv<1> > img_channel_id_V_q0;
    sc_signal< sc_lv<12> > img_channel_id_V_address1;
    sc_signal< sc_logic > img_channel_id_V_ce1;
    sc_signal< sc_logic > img_channel_id_V_we1;
    sc_signal< sc_lv<1> > img_channel_id_V_d1;
    sc_signal< sc_lv<1> > img_channel_id_V_q1;
    sc_signal< sc_lv<12> > img_channel_dest_V_address0;
    sc_signal< sc_logic > img_channel_dest_V_ce0;
    sc_signal< sc_logic > img_channel_dest_V_we0;
    sc_signal< sc_lv<1> > img_channel_dest_V_d0;
    sc_signal< sc_lv<1> > img_channel_dest_V_q0;
    sc_signal< sc_lv<12> > img_channel_dest_V_address1;
    sc_signal< sc_logic > img_channel_dest_V_ce1;
    sc_signal< sc_logic > img_channel_dest_V_we1;
    sc_signal< sc_lv<1> > img_channel_dest_V_d1;
    sc_signal< sc_lv<1> > img_channel_dest_V_q1;
    sc_signal< sc_lv<13> > channel_from_prev_ou_address0;
    sc_signal< sc_logic > channel_from_prev_ou_ce0;
    sc_signal< sc_logic > channel_from_prev_ou_we0;
    sc_signal< sc_lv<12> > channel_from_prev_ou_q0;
    sc_signal< sc_lv<10> > out_layer_valid_V_address0;
    sc_signal< sc_logic > out_layer_valid_V_ce0;
    sc_signal< sc_lv<10> > out_layer_data_V_address0;
    sc_signal< sc_logic > out_layer_data_V_ce0;
    sc_signal< sc_logic > out_layer_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_data_V_q0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_ap_start;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_ap_done;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_ap_idle;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_ap_ready;
    sc_signal< sc_lv<13> > grp_CORRELATE_1_fu_1614_prev_output_channel_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_prev_output_channel_V_ce0;
    sc_signal< sc_lv<4> > grp_CORRELATE_1_fu_1614_filter_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_filter_V_ce0;
    sc_signal< sc_lv<6> > grp_CORRELATE_1_fu_1614_correlate_img_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_correlate_img_V_ce0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_correlate_img_V_we0;
    sc_signal< sc_lv<12> > grp_CORRELATE_1_fu_1614_correlate_img_V_d0;
    sc_signal< sc_lv<7> > row_idx_0_reg_1413;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<4> > i_0_reg_1425;
    sc_signal< sc_lv<1> > icmp_ln563_fu_1785_p2;
    sc_signal< sc_lv<1> > icmp_ln559_fu_1679_p2;
    sc_signal< sc_lv<7> > j_0_reg_1436;
    sc_signal< sc_lv<4> > current_input_channe_reg_1447;
    sc_signal< sc_lv<2> > filter_line_0_reg_1459;
    sc_signal< sc_lv<7> > index_input_element_s_reg_1470;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<7> > index_input_element1_reg_1481;
    sc_signal< sc_lv<7> > index_input_element2_reg_1492;
    sc_signal< sc_lv<7> > index_input_element2_15_reg_1514;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<4> > current_filter_0_reg_1525;
    sc_signal< sc_lv<4> > current_input_channe_13_reg_1536;
    sc_signal< sc_lv<4> > subfilter_element_0_reg_1547;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<2> > ap_phi_mux_input_line_0_phi_fu_1574_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<7> > index_input_element2_17_reg_1592;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<7> > index_input_element2_18_reg_1603;
    sc_signal< sc_logic > io_acc_block_signal_op714;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1614_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<64> > zext_ln203_54_fu_1806_p1;
    sc_signal< sc_lv<64> > zext_ln321_132_fu_2021_p1;
    sc_signal< sc_lv<64> > zext_ln321_131_fu_2004_p1;
    sc_signal< sc_lv<64> > zext_ln321_133_fu_2038_p1;
    sc_signal< sc_lv<64> > zext_ln321_134_fu_2055_p1;
    sc_signal< sc_lv<64> > zext_ln321_136_fu_2087_p1;
    sc_signal< sc_lv<64> > zext_ln321_137_fu_2103_p1;
    sc_signal< sc_lv<64> > zext_ln321_141_fu_2128_p1;
    sc_signal< sc_lv<64> > zext_ln321_146_fu_2202_p1;
    sc_signal< sc_lv<64> > zext_ln321_145_fu_2185_p1;
    sc_signal< sc_lv<64> > zext_ln321_147_fu_2219_p1;
    sc_signal< sc_lv<64> > zext_ln321_148_fu_2236_p1;
    sc_signal< sc_lv<64> > zext_ln321_150_fu_2262_p1;
    sc_signal< sc_lv<64> > zext_ln321_156_fu_2361_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln321_157_fu_2377_p1;
    sc_signal< sc_lv<64> > zext_ln321_163_fu_2458_p1;
    sc_signal< sc_lv<64> > zext_ln321_164_fu_2474_p1;
    sc_signal< sc_lv<64> > zext_ln203_59_fu_2602_p1;
    sc_signal< sc_lv<64> > zext_ln646_1_fu_2606_p1;
    sc_signal< sc_lv<64> > zext_ln203_66_fu_2761_p1;
    sc_signal< sc_lv<64> > zext_ln203_67_fu_2772_p1;
    sc_signal< sc_lv<64> > zext_ln1265_6_fu_2802_p1;
    sc_signal< sc_lv<64> > zext_ln659_fu_2788_p1;
    sc_signal< sc_lv<64> > zext_ln162_5_fu_2843_p1;
    sc_signal< sc_lv<64> > zext_ln321_139_fu_2884_p1;
    sc_signal< sc_lv<12> > add_ln703_fu_2807_p2;
    sc_signal< sc_lv<6> > grp_fu_1621_p4;
    sc_signal< sc_lv<10> > tmp_78_fu_1703_p3;
    sc_signal< sc_lv<1> > icmp_ln620_fu_1733_p2;
    sc_signal< sc_lv<11> > tmp_76_fu_1745_p3;
    sc_signal< sc_lv<9> > tmp_77_fu_1757_p3;
    sc_signal< sc_lv<12> > zext_ln321_fu_1753_p1;
    sc_signal< sc_lv<12> > zext_ln321_125_fu_1765_p1;
    sc_signal< sc_lv<12> > sub_ln321_fu_1769_p2;
    sc_signal< sc_lv<11> > zext_ln203_fu_1797_p1;
    sc_signal< sc_lv<11> > add_ln203_32_fu_1801_p2;
    sc_signal< sc_lv<6> > tmp_80_fu_1839_p3;
    sc_signal< sc_lv<4> > tmp_81_fu_1851_p3;
    sc_signal< sc_lv<7> > zext_ln321_126_fu_1847_p1;
    sc_signal< sc_lv<7> > zext_ln321_127_fu_1859_p1;
    sc_signal< sc_lv<7> > sub_ln321_7_fu_1863_p2;
    sc_signal< sc_lv<8> > sext_ln321_16_fu_1869_p1;
    sc_signal< sc_lv<8> > add_ln321_fu_1873_p2;
    sc_signal< sc_lv<7> > trunc_ln321_fu_1878_p1;
    sc_signal< sc_lv<9> > tmp_51_fu_1890_p3;
    sc_signal< sc_lv<13> > sext_ln321_17_fu_1898_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1882_p3;
    sc_signal< sc_lv<6> > tmp_82_fu_1908_p3;
    sc_signal< sc_lv<4> > tmp_83_fu_1920_p3;
    sc_signal< sc_lv<7> > zext_ln321_128_fu_1916_p1;
    sc_signal< sc_lv<7> > zext_ln321_129_fu_1928_p1;
    sc_signal< sc_lv<7> > sub_ln321_8_fu_1932_p2;
    sc_signal< sc_lv<8> > sext_ln321_18_fu_1938_p1;
    sc_signal< sc_lv<8> > add_ln321_84_fu_1942_p2;
    sc_signal< sc_lv<7> > trunc_ln321_6_fu_1947_p1;
    sc_signal< sc_lv<9> > tmp_52_fu_1959_p3;
    sc_signal< sc_lv<13> > sext_ln321_19_fu_1967_p1;
    sc_signal< sc_lv<13> > p_shl33_cast_fu_1951_p3;
    sc_signal< sc_lv<13> > zext_ln321_130_fu_1977_p1;
    sc_signal< sc_lv<13> > add_ln321_86_fu_1981_p2;
    sc_signal< sc_lv<13> > shl_ln321_fu_1986_p2;
    sc_signal< sc_lv<13> > shl_ln321_7_fu_1992_p2;
    sc_signal< sc_lv<13> > or_ln321_fu_2015_p2;
    sc_signal< sc_lv<13> > add_ln321_88_fu_2032_p2;
    sc_signal< sc_lv<13> > add_ln321_89_fu_2049_p2;
    sc_signal< sc_lv<13> > zext_ln321_135_fu_2078_p1;
    sc_signal< sc_lv<13> > add_ln321_90_fu_2082_p2;
    sc_signal< sc_lv<13> > zext_ln321_140_fu_2119_p1;
    sc_signal< sc_lv<13> > add_ln321_93_fu_2123_p2;
    sc_signal< sc_lv<10> > tmp_88_fu_2145_p3;
    sc_signal< sc_lv<5> > tmp_89_fu_2157_p3;
    sc_signal< sc_lv<11> > zext_ln321_143_fu_2165_p1;
    sc_signal< sc_lv<11> > zext_ln321_142_fu_2153_p1;
    sc_signal< sc_lv<11> > add_ln321_94_fu_2169_p2;
    sc_signal< sc_lv<12> > zext_ln321_144_fu_2175_p1;
    sc_signal< sc_lv<12> > add_ln321_96_fu_2196_p2;
    sc_signal< sc_lv<12> > add_ln321_97_fu_2213_p2;
    sc_signal< sc_lv<12> > add_ln321_98_fu_2230_p2;
    sc_signal< sc_lv<12> > zext_ln321_149_fu_2253_p1;
    sc_signal< sc_lv<12> > add_ln321_99_fu_2257_p2;
    sc_signal< sc_lv<10> > tmp_90_fu_2283_p3;
    sc_signal< sc_lv<5> > tmp_91_fu_2295_p3;
    sc_signal< sc_lv<11> > zext_ln321_152_fu_2291_p1;
    sc_signal< sc_lv<11> > zext_ln321_153_fu_2303_p1;
    sc_signal< sc_lv<13> > zext_ln321_151_fu_2279_p1;
    sc_signal< sc_lv<13> > add_ln321_101_fu_2313_p2;
    sc_signal< sc_lv<13> > shl_ln321_8_fu_2318_p2;
    sc_signal< sc_lv<13> > shl_ln321_9_fu_2324_p2;
    sc_signal< sc_lv<11> > zext_ln321_155_fu_2352_p1;
    sc_signal< sc_lv<11> > add_ln321_103_fu_2356_p2;
    sc_signal< sc_lv<13> > zext_ln321_154_fu_2348_p1;
    sc_signal< sc_lv<10> > tmp_92_fu_2387_p3;
    sc_signal< sc_lv<5> > tmp_93_fu_2399_p3;
    sc_signal< sc_lv<11> > zext_ln321_159_fu_2407_p1;
    sc_signal< sc_lv<11> > zext_ln321_158_fu_2395_p1;
    sc_signal< sc_lv<11> > add_ln321_105_fu_2411_p2;
    sc_signal< sc_lv<12> > zext_ln321_160_fu_2417_p1;
    sc_signal< sc_lv<11> > zext_ln321_162_fu_2449_p1;
    sc_signal< sc_lv<11> > add_ln321_108_fu_2453_p2;
    sc_signal< sc_lv<12> > zext_ln321_161_fu_2445_p1;
    sc_signal< sc_lv<10> > tmp_79_fu_2504_p3;
    sc_signal< sc_lv<7> > tmp_84_fu_2532_p3;
    sc_signal< sc_lv<8> > zext_ln203_56_fu_2540_p1;
    sc_signal< sc_lv<8> > zext_ln203_57_fu_2562_p1;
    sc_signal< sc_lv<8> > add_ln203_34_fu_2566_p2;
    sc_signal< sc_lv<10> > tmp_54_fu_2579_p3;
    sc_signal< sc_lv<12> > p_shl37_cast_fu_2571_p3;
    sc_signal< sc_lv<12> > zext_ln203_58_fu_2587_p1;
    sc_signal< sc_lv<12> > sub_ln203_fu_2591_p2;
    sc_signal< sc_lv<1> > icmp_ln650_fu_2634_p2;
    sc_signal< sc_lv<2> > input_line_fu_2628_p2;
    sc_signal< sc_lv<6> > tmp_85_fu_2656_p3;
    sc_signal< sc_lv<7> > zext_ln203_60_fu_2664_p1;
    sc_signal< sc_lv<7> > zext_ln203_62_fu_2676_p1;
    sc_signal< sc_lv<7> > sub_ln203_4_fu_2680_p2;
    sc_signal< sc_lv<8> > sext_ln203_8_fu_2686_p1;
    sc_signal< sc_lv<9> > tmp_55_fu_2715_p3;
    sc_signal< sc_lv<13> > sext_ln203_9_fu_2722_p1;
    sc_signal< sc_lv<13> > p_shl39_cast_fu_2708_p3;
    sc_signal< sc_lv<8> > tmp_87_fu_2732_p3;
    sc_signal< sc_lv<9> > zext_ln203_61_fu_2705_p1;
    sc_signal< sc_lv<9> > zext_ln203_63_fu_2739_p1;
    sc_signal< sc_lv<13> > add_ln203_37_fu_2726_p2;
    sc_signal< sc_lv<13> > zext_ln203_65_fu_2752_p1;
    sc_signal< sc_lv<13> > add_ln203_39_fu_2755_p2;
    sc_signal< sc_lv<9> > add_ln203_38_fu_2743_p2;
    sc_signal< sc_lv<9> > zext_ln203_64_fu_2749_p1;
    sc_signal< sc_lv<11> > zext_ln1265_fu_2793_p1;
    sc_signal< sc_lv<11> > add_ln1265_fu_2797_p2;
    sc_signal< sc_lv<4> > sext_ln1265_fu_2814_p0;
    sc_signal< sc_lv<4> > sext_ln703_fu_2818_p0;
    sc_signal< sc_lv<11> > zext_ln162_4_fu_2834_p1;
    sc_signal< sc_lv<11> > add_ln162_fu_2838_p2;
    sc_signal< sc_lv<11> > trunc_ln703_fu_2849_p1;
    sc_signal< sc_lv<9> > zext_ln321_138_fu_2871_p1;
    sc_signal< sc_lv<9> > add_ln321_92_fu_2874_p2;
    sc_signal< sc_lv<10> > sext_ln321_20_fu_2880_p1;
    sc_signal< sc_lv<12> > select_ln7_fu_2898_p3;
    sc_signal< sc_lv<14> > shl_ln_fu_2908_p3;
    sc_signal< sc_lv<14> > sext_ln1118_fu_2904_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_2893_p2;
    sc_signal< sc_lv<11> > select_ln14_fu_2922_p3;
    sc_signal< sc_lv<15> > lhs_V_fu_2929_p3;
    sc_signal< sc_lv<14> > r_V_fu_2916_p2;
    sc_signal< sc_lv<16> > zext_ln728_fu_2937_p1;
    sc_signal< sc_lv<16> > sext_ln1192_fu_2941_p1;
    sc_signal< sc_lv<16> > ret_V_fu_2945_p2;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_state11;
    static const sc_lv<30> ap_ST_fsm_state12;
    static const sc_lv<30> ap_ST_fsm_pp0_stage0;
    static const sc_lv<30> ap_ST_fsm_state15;
    static const sc_lv<30> ap_ST_fsm_state16;
    static const sc_lv<30> ap_ST_fsm_state17;
    static const sc_lv<30> ap_ST_fsm_state18;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_state20;
    static const sc_lv<30> ap_ST_fsm_state21;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_pp1_stage0;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<30> ap_ST_fsm_state31;
    static const sc_lv<30> ap_ST_fsm_state32;
    static const sc_lv<30> ap_ST_fsm_state33;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<13> ap_const_lv13_6;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<13> ap_const_lv13_40;
    static const sc_lv<13> ap_const_lv13_41;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<12> ap_const_lv12_630;
    static const sc_lv<12> ap_const_lv12_631;
    static const sc_lv<12> ap_const_lv12_670;
    static const sc_lv<12> ap_const_lv12_671;
    static const sc_lv<11> ap_const_lv11_318;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<8> ap_const_lv8_C6;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_118;
    static const sc_lv<11> ap_const_lv11_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_2797_p2();
    void thread_add_ln162_fu_2838_p2();
    void thread_add_ln203_32_fu_1801_p2();
    void thread_add_ln203_33_fu_2544_p2();
    void thread_add_ln203_34_fu_2566_p2();
    void thread_add_ln203_35_fu_2597_p2();
    void thread_add_ln203_36_fu_2690_p2();
    void thread_add_ln203_37_fu_2726_p2();
    void thread_add_ln203_38_fu_2743_p2();
    void thread_add_ln203_39_fu_2755_p2();
    void thread_add_ln203_40_fu_2766_p2();
    void thread_add_ln203_fu_2858_p2();
    void thread_add_ln321_100_fu_2307_p2();
    void thread_add_ln321_101_fu_2313_p2();
    void thread_add_ln321_102_fu_2330_p2();
    void thread_add_ln321_103_fu_2356_p2();
    void thread_add_ln321_104_fu_2372_p2();
    void thread_add_ln321_105_fu_2411_p2();
    void thread_add_ln321_106_fu_2421_p2();
    void thread_add_ln321_107_fu_2427_p2();
    void thread_add_ln321_108_fu_2453_p2();
    void thread_add_ln321_109_fu_2469_p2();
    void thread_add_ln321_83_fu_1902_p2();
    void thread_add_ln321_84_fu_1942_p2();
    void thread_add_ln321_85_fu_1971_p2();
    void thread_add_ln321_86_fu_1981_p2();
    void thread_add_ln321_87_fu_1998_p2();
    void thread_add_ln321_88_fu_2032_p2();
    void thread_add_ln321_89_fu_2049_p2();
    void thread_add_ln321_90_fu_2082_p2();
    void thread_add_ln321_91_fu_2098_p2();
    void thread_add_ln321_92_fu_2874_p2();
    void thread_add_ln321_93_fu_2123_p2();
    void thread_add_ln321_94_fu_2169_p2();
    void thread_add_ln321_95_fu_2179_p2();
    void thread_add_ln321_96_fu_2196_p2();
    void thread_add_ln321_97_fu_2213_p2();
    void thread_add_ln321_98_fu_2230_p2();
    void thread_add_ln321_99_fu_2257_p2();
    void thread_add_ln321_fu_1873_p2();
    void thread_add_ln648_fu_2622_p2();
    void thread_add_ln703_fu_2807_p2();
    void thread_and_ln620_fu_1739_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state11();
    void thread_ap_block_state13_pp0_stage0_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter0();
    void thread_ap_block_state24_pp1_stage0_iter1();
    void thread_ap_block_state25_pp1_stage0_iter2();
    void thread_ap_block_state9();
    void thread_ap_condition_pp0_exit_iter0_state13();
    void thread_ap_condition_pp1_exit_iter0_state23();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_input_line_0_phi_fu_1574_p4();
    void thread_ap_ready();
    void thread_aux_sum_V_fu_2853_p2();
    void thread_biases_layer4_V_address0();
    void thread_biases_layer4_V_ce0();
    void thread_channel_from_prev_ou_address0();
    void thread_channel_from_prev_ou_ce0();
    void thread_channel_from_prev_ou_we0();
    void thread_corr3_out_V_data_V_blk_n();
    void thread_corr3_out_V_data_V_read();
    void thread_corr3_out_V_dest_V_blk_n();
    void thread_corr3_out_V_dest_V_read();
    void thread_corr3_out_V_id_V_blk_n();
    void thread_corr3_out_V_id_V_read();
    void thread_corr3_out_V_keep_V_blk_n();
    void thread_corr3_out_V_keep_V_read();
    void thread_corr3_out_V_last_V_blk_n();
    void thread_corr3_out_V_last_V_read();
    void thread_corr3_out_V_user_V_blk_n();
    void thread_corr3_out_V_user_V_read();
    void thread_corr3_out_V_valid_V_blk_n();
    void thread_corr3_out_V_valid_V_read();
    void thread_corr4_out_V_data_V_blk_n();
    void thread_corr4_out_V_data_V_din();
    void thread_corr4_out_V_data_V_write();
    void thread_corr4_out_V_dest_V_blk_n();
    void thread_corr4_out_V_dest_V_din();
    void thread_corr4_out_V_dest_V_write();
    void thread_corr4_out_V_id_V_blk_n();
    void thread_corr4_out_V_id_V_din();
    void thread_corr4_out_V_id_V_write();
    void thread_corr4_out_V_keep_V_blk_n();
    void thread_corr4_out_V_keep_V_din();
    void thread_corr4_out_V_keep_V_write();
    void thread_corr4_out_V_last_V_blk_n();
    void thread_corr4_out_V_last_V_din();
    void thread_corr4_out_V_last_V_write();
    void thread_corr4_out_V_user_V_blk_n();
    void thread_corr4_out_V_user_V_din();
    void thread_corr4_out_V_user_V_write();
    void thread_corr4_out_V_valid_V_blk_n();
    void thread_corr4_out_V_valid_V_din();
    void thread_corr4_out_V_valid_V_write();
    void thread_correlate_img_address0();
    void thread_correlate_img_ce0();
    void thread_correlate_img_we0();
    void thread_current_filter_fu_2490_p2();
    void thread_current_input_channe_8_fu_1817_p2();
    void thread_current_input_channe_9_fu_2522_p2();
    void thread_filter_line_fu_1833_p2();
    void thread_grp_CORRELATE_1_fu_1614_ap_start();
    void thread_grp_fu_1621_p4();
    void thread_grp_fu_1631_p2();
    void thread_i_fu_1697_p2();
    void thread_icmp_ln1494_fu_2893_p2();
    void thread_icmp_ln559_fu_1679_p2();
    void thread_icmp_ln562_fu_1691_p2();
    void thread_icmp_ln563_fu_1785_p2();
    void thread_icmp_ln567_fu_1811_p2();
    void thread_icmp_ln570_fu_1715_p2();
    void thread_icmp_ln572_fu_1827_p2();
    void thread_icmp_ln574_fu_2066_p2();
    void thread_icmp_ln582_fu_1721_p2();
    void thread_icmp_ln585_fu_2113_p2();
    void thread_icmp_ln601_fu_1727_p2();
    void thread_icmp_ln604_fu_2247_p2();
    void thread_icmp_ln620_fu_1733_p2();
    void thread_icmp_ln622_fu_2336_p2();
    void thread_icmp_ln631_fu_2433_p2();
    void thread_icmp_ln640_fu_2484_p2();
    void thread_icmp_ln642_fu_2516_p2();
    void thread_icmp_ln644_fu_2550_p2();
    void thread_icmp_ln648_fu_2616_p2();
    void thread_icmp_ln650_fu_2634_p2();
    void thread_icmp_ln657_fu_2776_p2();
    void thread_icmp_ln662_fu_2822_p2();
    void thread_img_channel_data_V_address0();
    void thread_img_channel_data_V_address1();
    void thread_img_channel_data_V_ce0();
    void thread_img_channel_data_V_ce1();
    void thread_img_channel_data_V_d0();
    void thread_img_channel_data_V_d1();
    void thread_img_channel_data_V_we0();
    void thread_img_channel_data_V_we1();
    void thread_img_channel_dest_V_address0();
    void thread_img_channel_dest_V_address1();
    void thread_img_channel_dest_V_ce0();
    void thread_img_channel_dest_V_ce1();
    void thread_img_channel_dest_V_d0();
    void thread_img_channel_dest_V_d1();
    void thread_img_channel_dest_V_we0();
    void thread_img_channel_dest_V_we1();
    void thread_img_channel_id_V_address0();
    void thread_img_channel_id_V_address1();
    void thread_img_channel_id_V_ce0();
    void thread_img_channel_id_V_ce1();
    void thread_img_channel_id_V_d0();
    void thread_img_channel_id_V_d1();
    void thread_img_channel_id_V_we0();
    void thread_img_channel_id_V_we1();
    void thread_img_channel_keep_V_address0();
    void thread_img_channel_keep_V_address1();
    void thread_img_channel_keep_V_ce0();
    void thread_img_channel_keep_V_ce1();
    void thread_img_channel_keep_V_d0();
    void thread_img_channel_keep_V_d1();
    void thread_img_channel_keep_V_we0();
    void thread_img_channel_keep_V_we1();
    void thread_img_channel_last_V_address0();
    void thread_img_channel_last_V_address1();
    void thread_img_channel_last_V_ce0();
    void thread_img_channel_last_V_ce1();
    void thread_img_channel_last_V_d0();
    void thread_img_channel_last_V_d1();
    void thread_img_channel_last_V_we0();
    void thread_img_channel_last_V_we1();
    void thread_img_channel_user_V_address0();
    void thread_img_channel_user_V_address1();
    void thread_img_channel_user_V_ce0();
    void thread_img_channel_user_V_ce1();
    void thread_img_channel_user_V_d0();
    void thread_img_channel_user_V_d1();
    void thread_img_channel_user_V_we0();
    void thread_img_channel_user_V_we1();
    void thread_img_channel_valid_V_address0();
    void thread_img_channel_valid_V_address1();
    void thread_img_channel_valid_V_ce0();
    void thread_img_channel_valid_V_ce1();
    void thread_img_channel_valid_V_d0();
    void thread_img_channel_valid_V_d1();
    void thread_img_channel_valid_V_we0();
    void thread_img_channel_valid_V_we1();
    void thread_index_input_element_22_fu_2828_p2();
    void thread_index_input_element_23_fu_2139_p2();
    void thread_index_input_element_24_fu_2699_p2();
    void thread_index_input_element_25_fu_2782_p2();
    void thread_index_input_element_26_fu_2273_p2();
    void thread_index_input_element_27_fu_2342_p2();
    void thread_index_input_element_28_fu_2439_p2();
    void thread_index_input_element_fu_2072_p2();
    void thread_input_line_fu_2628_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op249();
    void thread_io_acc_block_signal_op367();
    void thread_io_acc_block_signal_op714();
    void thread_j_fu_1791_p2();
    void thread_lhs_V_fu_2929_p3();
    void thread_or_ln321_fu_2015_p2();
    void thread_or_ln601_fu_1779_p2();
    void thread_out_layer_data_V_address0();
    void thread_out_layer_data_V_ce0();
    void thread_out_layer_data_V_d0();
    void thread_out_layer_data_V_we0();
    void thread_out_layer_valid_V_address0();
    void thread_out_layer_valid_V_ce0();
    void thread_p_shl33_cast_fu_1951_p3();
    void thread_p_shl37_cast_fu_2571_p3();
    void thread_p_shl39_cast_fu_2708_p3();
    void thread_p_shl_cast_fu_1882_p3();
    void thread_r_V_fu_2916_p2();
    void thread_real_start();
    void thread_ret_V_fu_2945_p2();
    void thread_row_idx_fu_1685_p2();
    void thread_select_ln14_fu_2922_p3();
    void thread_select_ln653_1_fu_2648_p3();
    void thread_select_ln653_fu_2640_p3();
    void thread_select_ln7_fu_2898_p3();
    void thread_sext_ln1118_fu_2904_p1();
    void thread_sext_ln1192_fu_2941_p1();
    void thread_sext_ln1265_fu_2814_p0();
    void thread_sext_ln1265_fu_2814_p1();
    void thread_sext_ln203_8_fu_2686_p1();
    void thread_sext_ln203_9_fu_2722_p1();
    void thread_sext_ln321_16_fu_1869_p1();
    void thread_sext_ln321_17_fu_1898_p1();
    void thread_sext_ln321_18_fu_1938_p1();
    void thread_sext_ln321_19_fu_1967_p1();
    void thread_sext_ln321_20_fu_2880_p1();
    void thread_sext_ln321_fu_1775_p1();
    void thread_sext_ln703_fu_2818_p0();
    void thread_sext_ln703_fu_2818_p1();
    void thread_shl_ln321_7_fu_1992_p2();
    void thread_shl_ln321_8_fu_2318_p2();
    void thread_shl_ln321_9_fu_2324_p2();
    void thread_shl_ln321_fu_1986_p2();
    void thread_shl_ln_fu_2908_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_4_fu_2680_p2();
    void thread_sub_ln203_fu_2591_p2();
    void thread_sub_ln321_7_fu_1863_p2();
    void thread_sub_ln321_8_fu_1932_p2();
    void thread_sub_ln321_fu_1769_p2();
    void thread_subfilter_element_fu_2556_p2();
    void thread_subfilter_layer_V_address0();
    void thread_subfilter_layer_V_ce0();
    void thread_subfilter_layer_V_d0();
    void thread_subfilter_layer_V_we0();
    void thread_tmp_51_fu_1890_p3();
    void thread_tmp_52_fu_1959_p3();
    void thread_tmp_54_fu_2579_p3();
    void thread_tmp_55_fu_2715_p3();
    void thread_tmp_76_fu_1745_p3();
    void thread_tmp_77_fu_1757_p3();
    void thread_tmp_78_fu_1703_p3();
    void thread_tmp_79_fu_2504_p3();
    void thread_tmp_80_fu_1839_p3();
    void thread_tmp_81_fu_1851_p3();
    void thread_tmp_82_fu_1908_p3();
    void thread_tmp_83_fu_1920_p3();
    void thread_tmp_84_fu_2532_p3();
    void thread_tmp_85_fu_2656_p3();
    void thread_tmp_86_fu_2668_p3();
    void thread_tmp_87_fu_2732_p3();
    void thread_tmp_88_fu_2145_p3();
    void thread_tmp_89_fu_2157_p3();
    void thread_tmp_90_fu_2283_p3();
    void thread_tmp_91_fu_2295_p3();
    void thread_tmp_92_fu_2387_p3();
    void thread_tmp_93_fu_2399_p3();
    void thread_trunc_ln203_fu_2695_p1();
    void thread_trunc_ln321_6_fu_1947_p1();
    void thread_trunc_ln321_fu_1878_p1();
    void thread_trunc_ln703_fu_2849_p1();
    void thread_weights_layer4_V_address0();
    void thread_weights_layer4_V_ce0();
    void thread_zext_ln1265_6_fu_2802_p1();
    void thread_zext_ln1265_fu_2793_p1();
    void thread_zext_ln162_4_fu_2834_p1();
    void thread_zext_ln162_5_fu_2843_p1();
    void thread_zext_ln162_fu_2500_p1();
    void thread_zext_ln203_54_fu_1806_p1();
    void thread_zext_ln203_55_fu_2528_p1();
    void thread_zext_ln203_56_fu_2540_p1();
    void thread_zext_ln203_57_fu_2562_p1();
    void thread_zext_ln203_58_fu_2587_p1();
    void thread_zext_ln203_59_fu_2602_p1();
    void thread_zext_ln203_60_fu_2664_p1();
    void thread_zext_ln203_61_fu_2705_p1();
    void thread_zext_ln203_62_fu_2676_p1();
    void thread_zext_ln203_63_fu_2739_p1();
    void thread_zext_ln203_64_fu_2749_p1();
    void thread_zext_ln203_65_fu_2752_p1();
    void thread_zext_ln203_66_fu_2761_p1();
    void thread_zext_ln203_67_fu_2772_p1();
    void thread_zext_ln203_fu_1797_p1();
    void thread_zext_ln321_125_fu_1765_p1();
    void thread_zext_ln321_126_fu_1847_p1();
    void thread_zext_ln321_127_fu_1859_p1();
    void thread_zext_ln321_128_fu_1916_p1();
    void thread_zext_ln321_129_fu_1928_p1();
    void thread_zext_ln321_130_fu_1977_p1();
    void thread_zext_ln321_131_fu_2004_p1();
    void thread_zext_ln321_132_fu_2021_p1();
    void thread_zext_ln321_133_fu_2038_p1();
    void thread_zext_ln321_134_fu_2055_p1();
    void thread_zext_ln321_135_fu_2078_p1();
    void thread_zext_ln321_136_fu_2087_p1();
    void thread_zext_ln321_137_fu_2103_p1();
    void thread_zext_ln321_138_fu_2871_p1();
    void thread_zext_ln321_139_fu_2884_p1();
    void thread_zext_ln321_140_fu_2119_p1();
    void thread_zext_ln321_141_fu_2128_p1();
    void thread_zext_ln321_142_fu_2153_p1();
    void thread_zext_ln321_143_fu_2165_p1();
    void thread_zext_ln321_144_fu_2175_p1();
    void thread_zext_ln321_145_fu_2185_p1();
    void thread_zext_ln321_146_fu_2202_p1();
    void thread_zext_ln321_147_fu_2219_p1();
    void thread_zext_ln321_148_fu_2236_p1();
    void thread_zext_ln321_149_fu_2253_p1();
    void thread_zext_ln321_150_fu_2262_p1();
    void thread_zext_ln321_151_fu_2279_p1();
    void thread_zext_ln321_152_fu_2291_p1();
    void thread_zext_ln321_153_fu_2303_p1();
    void thread_zext_ln321_154_fu_2348_p1();
    void thread_zext_ln321_155_fu_2352_p1();
    void thread_zext_ln321_156_fu_2361_p1();
    void thread_zext_ln321_157_fu_2377_p1();
    void thread_zext_ln321_158_fu_2395_p1();
    void thread_zext_ln321_159_fu_2407_p1();
    void thread_zext_ln321_160_fu_2417_p1();
    void thread_zext_ln321_161_fu_2445_p1();
    void thread_zext_ln321_162_fu_2449_p1();
    void thread_zext_ln321_163_fu_2458_p1();
    void thread_zext_ln321_164_fu_2474_p1();
    void thread_zext_ln321_fu_1753_p1();
    void thread_zext_ln563_fu_1711_p1();
    void thread_zext_ln572_fu_1823_p1();
    void thread_zext_ln642_fu_2512_p1();
    void thread_zext_ln646_1_fu_2606_p1();
    void thread_zext_ln646_fu_2496_p1();
    void thread_zext_ln659_fu_2788_p1();
    void thread_zext_ln728_fu_2937_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
