// Seed: 377627370
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always $display(id_1, 1);
  id_3(
      id_4 - id_4, id_4, 1, 1'b0, {id_4}, 1, 1, 1, id_2, (1), 1
  );
  module_2 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always_latch id_2 = id_2;
  assign id_2 = id_2.id_2;
  assign id_2 = 1 - 1;
endmodule
