// Seed: 1121138956
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5
);
  always @(negedge id_2) id_5 = id_2;
endmodule
