// Generated by CIRCT firtool-1.75.0
module SourceA(	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:33:7]
  input         clock,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:33:7]
  input         reset,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:33:7]
  output        io_req_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input         io_req_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input  [12:0] io_req_bits_tag,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input  [9:0]  io_req_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input  [2:0]  io_req_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input  [2:0]  io_req_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input         io_req_bits_block,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  input         io_a_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output        io_a_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [2:0]  io_a_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [2:0]  io_a_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [2:0]  io_a_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [2:0]  io_a_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [31:0] io_a_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [7:0]  io_a_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output [63:0] io_a_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
  output        io_a_bits_corrupt	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:35:14]
);

  Queue2_TLBundleA_a32d64s3k3z3c io_a_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (io_req_ready),
    .io_enq_valid        (io_req_valid),
    .io_enq_bits_opcode  ({2'h3, ~io_req_bits_block}),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:50:24]
    .io_enq_bits_param   (io_req_bits_param),
    .io_enq_bits_source  (io_req_bits_source),
    .io_enq_bits_address ({io_req_bits_tag[12], 3'h0, io_req_bits_tag[11:0], io_req_bits_set, 6'h0}),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:229:72, :230:8]
    .io_deq_ready        (io_a_ready),
    .io_deq_valid        (io_a_valid),
    .io_deq_bits_opcode  (io_a_bits_opcode),
    .io_deq_bits_param   (io_a_bits_param),
    .io_deq_bits_size    (io_a_bits_size),
    .io_deq_bits_source  (io_a_bits_source),
    .io_deq_bits_address (io_a_bits_address),
    .io_deq_bits_mask    (io_a_bits_mask),
    .io_deq_bits_data    (io_a_bits_data),
    .io_deq_bits_corrupt (io_a_bits_corrupt)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
endmodule

