Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Anon\Dropbox\projects\UAH\F2019\CPE523\SwapInstruction\verilog\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\Anon\Dropbox\projects\UAH\F2019\CPE523\SwapInstruction\verilog\Computer_System --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 18.0]
Progress: Parameterizing module Flash
Progress: Adding Green_LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_2nd_Core_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_2nd_Core_Floating_Point
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 18.0]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding USB [altera_up_avalon_usb 18.0]
Progress: Parameterizing module USB
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Char_Buf_Subsystem [Char_Buf_Subsystem 1.0]
Progress: Reading input file
Progress: Adding ASCII_to_Image [altera_up_avalon_video_ascii_to_image 18.0]
Progress: Parameterizing module ASCII_to_Image
Progress: Adding Char_Buf_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Char_Buf_DMA
Progress: Adding Char_Buf_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Char_Buf_RGB_Resampler
Progress: Adding Char_Buf_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Char_Buf_Scaler
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Set_Black_Transparent [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module Set_Black_Transparent
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Char_Buf_Subsystem
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Clk [clock_source 18.1]
Progress: Parameterizing module VGA_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 18.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 18.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 18.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 18.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_Edge_Detection_Subsystem [Video_In_Edge_Detection_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 18.0]
Progress: Parameterizing module Chroma_Filter
Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 18.0]
Progress: Parameterizing module Chroma_Upsampler
Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 18.0]
Progress: Parameterizing module Edge_Detection
Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 18.1]
Progress: Parameterizing module Edge_Detection_Router_Controller
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 18.0]
Progress: Parameterizing module Video_Stream_Merger
Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 18.0]
Progress: Parameterizing module Video_Stream_Splitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Edge_Detection_Subsystem
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding clock_counter_0 [clock_counter 1.0]
Progress: Parameterizing module clock_counter_0
Progress: Adding swap_instruction [swap_instruction 1.0]
Progress: Parameterizing module swap_instruction
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Anon\Dropbox\projects\UAH\F2019\CPE523\SwapInstruction\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\Anon\Dropbox\projects\UAH\F2019\CPE523\SwapInstruction\verilog\Computer_System\synthesis --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 18.0]
Progress: Parameterizing module Flash
Progress: Adding Green_LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_2nd_Core_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_2nd_Core_Floating_Point
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 18.0]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding USB [altera_up_avalon_usb 18.0]
Progress: Parameterizing module USB
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding clock_counter_0 [clock_counter 1.0]
Progress: Parameterizing module clock_counter_0
Progress: Adding swap_instruction [swap_instruction 1.0]
Progress: Parameterizing module swap_instruction
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: Computer_System.: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "Computer_System" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: Expansion_JP5: Starting RTL generation for module 'Computer_System_Expansion_JP5'
Info: Expansion_JP5:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP5 --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0143_Expansion_JP5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0143_Expansion_JP5_gen//Computer_System_Expansion_JP5_component_configuration.pl  --do_build_sim=0  ]
Info: Expansion_JP5: Done RTL generation for module 'Computer_System_Expansion_JP5'
Info: Expansion_JP5: "Computer_System" instantiated altera_avalon_pio "Expansion_JP5"
Warning: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: Flash: "Computer_System" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash"
Info: Green_LEDs: Starting RTL generation for module 'Computer_System_Green_LEDs'
Info: Green_LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Green_LEDs --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0144_Green_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0144_Green_LEDs_gen//Computer_System_Green_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: Green_LEDs: Done RTL generation for module 'Computer_System_Green_LEDs'
Info: Green_LEDs: "Computer_System" instantiated altera_avalon_pio "Green_LEDs"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0145_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0145_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0146_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0146_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer: "Computer_System" instantiated altera_avalon_timer "Interval_Timer"
Info: IrDA: Starting Generation of RS232 UART
Info: IrDA: "Computer_System" instantiated altera_up_avalon_irda "IrDA"
Info: JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0148_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0148_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART: "Computer_System" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: JTAG_to_FPGA_Bridge: "Computer_System" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: Nios2: "Computer_System" instantiated altera_nios2_gen2 "Nios2"
Info: Nios2_2nd_Core: "Computer_System" instantiated altera_nios2_gen2 "Nios2_2nd_Core"
Info: Nios2_2nd_Core_Floating_Point: "Computer_System" instantiated altera_nios_custom_instr_floating_point "Nios2_2nd_Core_Floating_Point"
Info: PS2_Port: Starting Generation of PS2 Controller
Info: PS2_Port: "Computer_System" instantiated altera_up_avalon_ps2 "PS2_Port"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0150_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0150_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: Red_LEDs: Starting RTL generation for module 'Computer_System_Red_LEDs'
Info: Red_LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Red_LEDs --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0151_Red_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0151_Red_LEDs_gen//Computer_System_Red_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: Red_LEDs: Done RTL generation for module 'Computer_System_Red_LEDs'
Info: Red_LEDs: "Computer_System" instantiated altera_avalon_pio "Red_LEDs"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0152_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0152_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Warning: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: SD_Card: "Computer_System" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: SRAM: Starting Generation of the SRAM Controller
Info: SRAM: "Computer_System" instantiated altera_up_avalon_sram "SRAM"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "Computer_System" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0155_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0155_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: USB: Starting Generation of USB Controller
Warning: Can't contact license server "1717@lm1.eng.uah.edu" -- this server will be ignored.
Info: USB: "Computer_System" instantiated altera_up_avalon_usb "USB"
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: Video_In_Subsystem: "Computer_System" instantiated Video_In_Subsystem "Video_In_Subsystem"
Info: Video_PLL: "Computer_System" instantiated altera_up_avalon_video_pll "Video_PLL"
Info: clock_counter_0: "Computer_System" instantiated clock_counter "clock_counter_0"
Info: swap_instruction: "Computer_System" instantiated swap_instruction "swap_instruction"
Info: Nios2_custom_instruction_master_translator: "Computer_System" instantiated altera_customins_master_translator "Nios2_custom_instruction_master_translator"
Info: Nios2_custom_instruction_master_comb_xconnect: "Computer_System" instantiated altera_customins_xconnect "Nios2_custom_instruction_master_comb_xconnect"
Info: Nios2_custom_instruction_master_comb_slave_translator0: "Computer_System" instantiated altera_customins_slave_translator "Nios2_custom_instruction_master_comb_slave_translator0"
Info: Nios2_custom_instruction_master_multi_xconnect: "Computer_System" instantiated altera_customins_xconnect "Nios2_custom_instruction_master_multi_xconnect"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Warning: Overwriting different file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v
Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0176_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0176_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.27 18:02:12 (*) Starting Nios II generation
Info: cpu: # 2019.10.27 18:02:12 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.27 18:02:14 (*)   Plaintext license not found.
Info: cpu: # 2019.10.27 18:02:14 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.27 18:02:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.10.27 18:02:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.27 18:02:16 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.27 18:02:16 (*)     Testbench
Info: cpu: # 2019.10.27 18:02:16 (*)     Instruction decoding
Info: cpu: # 2019.10.27 18:02:16 (*)       Instruction fields
Info: cpu: # 2019.10.27 18:02:17 (*)       Instruction decodes
Info: cpu: # 2019.10.27 18:02:18 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.27 18:02:18 (*)       Instruction controls
Info: cpu: # 2019.10.27 18:02:18 (*)     Pipeline frontend
Info: cpu: # 2019.10.27 18:02:18 (*)     Pipeline backend
Info: cpu: # 2019.10.27 18:02:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.27 18:02:25 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.27 18:02:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0177_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0177_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.27 18:02:28 (*) Starting Nios II generation
Info: cpu: # 2019.10.27 18:02:28 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.27 18:02:29 (*)   Plaintext license not found.
Info: cpu: # 2019.10.27 18:02:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.27 18:02:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.10.27 18:02:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.27 18:02:30 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.27 18:02:30 (*)     Testbench
Info: cpu: # 2019.10.27 18:02:31 (*)     Instruction decoding
Info: cpu: # 2019.10.27 18:02:31 (*)       Instruction fields
Info: cpu: # 2019.10.27 18:02:31 (*)       Instruction decodes
Info: cpu: # 2019.10.27 18:02:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.27 18:02:32 (*)       Instruction controls
Info: cpu: # 2019.10.27 18:02:32 (*)     Pipeline frontend
Info: cpu: # 2019.10.27 18:02:33 (*)     Pipeline backend
Info: cpu: # 2019.10.27 18:02:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.27 18:02:39 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.27 18:02:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'
Info: cpu: "Nios2_2nd_Core" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Char_Buf_Subsystem: "VGA_Subsystem" instantiated Char_Buf_Subsystem "Char_Buf_Subsystem"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_Pixel_DMA: Starting Generation of Video DMA Controller
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_dma_controller "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "VGA_Subsystem" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: avalon_st_adapter: "VGA_Subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: Video_In: Starting Generation of Video In Decoder
Info: Video_In: "Video_In_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "Video_In_Subsystem" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info: Video_In_Chroma_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "Video_In_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_DMA: Starting Generation of Video DMA Controller
Info: Video_In_DMA: "Video_In_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: Video_In_Edge_Detection_Subsystem: "Video_In_Subsystem" instantiated Video_In_Edge_Detection_Subsystem "Video_In_Edge_Detection_Subsystem"
Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_In_RGB_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "Video_In_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: Audio_Subsystem_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Audio_Subsystem_audio_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: Audio_Subsystem_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Audio_Subsystem_audio_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info: router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info: router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info: router_039: "mm_interconnect_0" instantiated altera_merlin_router "router_039"
Info: router_040: "mm_interconnect_0" instantiated altera_merlin_router "router_040"
Info: JTAG_to_FPGA_Bridge_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_to_FPGA_Bridge_master_limiter"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Char_LCD_16x2_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Char_LCD_16x2_avalon_lcd_slave_burst_adapter"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_009: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_009"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_014: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_014"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_016: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_016"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_020: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_020"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_demux_014: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_014"
Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_demux_020: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_020"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Nios2_data_master_to_Char_LCD_16x2_avalon_lcd_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Nios2_data_master_to_Char_LCD_16x2_avalon_lcd_slave_cmd_width_adapter"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: avalon_st_adapter_009: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_009"
Info: ASCII_to_Image: Starting Generation of ASCII to Image Stream Converter
Info: ASCII_to_Image: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_ascii_to_image "ASCII_to_Image"
Info: Char_Buf_DMA: Starting Generation of Video DMA Controller
Info: Char_Buf_DMA: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_dma_controller "Char_Buf_DMA"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: Char_Buf_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Char_Buf_RGB_Resampler: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Char_Buf_RGB_Resampler"
Info: Char_Buf_Scaler: Starting Generation of Video Scaler
Info: Char_Buf_Scaler: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_scaler "Char_Buf_Scaler"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0246_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0246_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'
Info: Onchip_SRAM: "Char_Buf_Subsystem" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Set_Black_Transparent: Starting Generation of Video Change Alpha Value IP Core
Info: Set_Black_Transparent: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_change_alpha "Set_Black_Transparent"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Char_Buf_Subsystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: Chroma_Filter: Starting Generation of Chroma Resampler
Info: Chroma_Filter: "Video_In_Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Filter"
Info: Chroma_Upsampler: Starting Generation of Chroma Resampler
Info: Chroma_Upsampler: "Video_In_Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Upsampler"
Info: Edge_Detection: Starting Generation of Video In Edge Detection
Info: Edge_Detection: "Video_In_Edge_Detection_Subsystem" instantiated altera_up_avalon_video_edge_detection "Edge_Detection"
Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0252_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Anon/AppData/Local/Temp/alt8196_1594067487201970756.dir/0252_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]
Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller: "Video_In_Edge_Detection_Subsystem" instantiated altera_avalon_pio "Edge_Detection_Router_Controller"
Info: Video_Stream_Merger: Starting Generation of Video In Stream Router
Info: Video_Stream_Merger: "Video_In_Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Merger"
Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router
Info: Video_Stream_Splitter: "Video_In_Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Splitter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_009" instantiated error_adapter "error_adapter_0"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Anon/Dropbox/projects/UAH/F2019/CPE523/SwapInstruction/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Computer_System: Done "Computer_System" with 142 modules, 262 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
