Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: topModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topModule"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : topModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Miha\Documents\faks\dn\projects\vgaController\vsync.vhd" into library work
Parsing entity <vsync>.
Parsing architecture <Behavioral> of entity <vsync>.
Parsing VHDL file "C:\Users\Miha\Documents\faks\dn\projects\vgaController\mem.vhd" into library work
Parsing entity <mem>.
Parsing architecture <Behavioral> of entity <mem>.
Parsing VHDL file "C:\Users\Miha\Documents\faks\dn\projects\vgaController\hsync.vhd" into library work
Parsing entity <hsync>.
Parsing architecture <Behavioral> of entity <hsync>.
Parsing VHDL file "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" into library work
Parsing entity <topModule>.
Parsing architecture <Behavioral> of entity <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 99: Using initial value "101" for speed1 since it is never assigned

Elaborating entity <hsync> (architecture <Behavioral>) from library <work>.

Elaborating entity <vsync> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 241. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 270. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 342. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 362. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 551: state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 552: newoffsetp1x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 553: newoffsetp1y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 554: newp1posy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 555: newp1posx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 565: state2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 566: newoffsetp2x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 567: newoffsetp2y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 568: newp2posy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 569: newp2posx should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 597: Assignment to secenable ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 633: offsetp1y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 634: posp1y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 648: posp1y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 674: posp1y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 714: scorep1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 716: ramscore should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 727: offsetp2y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 728: posp2y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 743: posp2y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 756: posp2y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 794: scorep2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd" Line 796: ramscore should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topModule>.
    Related source file is "C:\Users\Miha\Documents\faks\dn\projects\vgaController\topModule.vhd".
    Found 1-bit register for signal <state2>.
    Found 2-bit register for signal <finish1>.
    Found 2-bit register for signal <finish2>.
    Found 2-bit register for signal <finishNext1>.
    Found 4-bit register for signal <scoreP1>.
    Found 2-bit register for signal <finishNext2>.
    Found 4-bit register for signal <scoreP2>.
    Found 1-bit register for signal <inside1>.
    Found 1-bit register for signal <checkpoint1>.
    Found 1-bit register for signal <inside2>.
    Found 1-bit register for signal <checkpoint2>.
    Found 12-bit register for signal <newp1POSX>.
    Found 12-bit register for signal <newoffsetP1X>.
    Found 1-bit register for signal <movementP1X>.
    Found 12-bit register for signal <newp1POSY>.
    Found 12-bit register for signal <newoffsetP1Y>.
    Found 1-bit register for signal <movementP1Y>.
    Found 12-bit register for signal <newp2POSX>.
    Found 12-bit register for signal <newoffsetP2X>.
    Found 1-bit register for signal <movementP2X>.
    Found 12-bit register for signal <newp2POSY>.
    Found 12-bit register for signal <newoffsetP2Y>.
    Found 1-bit register for signal <movementP2Y>.
    Found 7-bit register for signal <rowSelectP1Check>.
    Found 3-bit register for signal <colCounter1>.
    Found 1-bit register for signal <check>.
    Found 7-bit register for signal <rowSelectP2Check>.
    Found 3-bit register for signal <colCounter2>.
    Found 1-bit register for signal <checkP2>.
    Found 28-bit register for signal <cnt_1s>.
    Found 1-bit register for signal <enableRead>.
    Found 1-bit register for signal <state>.
    Found 13-bit subtractor for signal <n0625> created at line 458.
    Found 13-bit subtractor for signal <n0628> created at line 470.
    Found 13-bit subtractor for signal <n0641> created at line 508.
    Found 13-bit subtractor for signal <n0644> created at line 520.
    Found 13-bit subtractor for signal <GND_6_o_GND_6_o_sub_179_OUT> created at line 674.
    Found 13-bit subtractor for signal <GND_6_o_GND_6_o_sub_182_OUT> created at line 674.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_193_OUT> created at line 681.
    Found 11-bit subtractor for signal <n0695> created at line 713.
    Found 13-bit subtractor for signal <GND_6_o_GND_6_o_sub_250_OUT> created at line 756.
    Found 13-bit subtractor for signal <GND_6_o_GND_6_o_sub_253_OUT> created at line 756.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_261_OUT> created at line 763.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_264_OUT> created at line 763.
    Found 11-bit subtractor for signal <n0742> created at line 793.
    Found 11-bit subtractor for signal <n0745> created at line 795.
    Found 4-bit adder for signal <scoreP1[3]_GND_6_o_add_3_OUT> created at line 226.
    Found 4-bit adder for signal <scoreP2[3]_GND_6_o_add_13_OUT> created at line 255.
    Found 12-bit adder for signal <p1POSX[11]_GND_6_o_add_42_OUT> created at line 381.
    Found 12-bit adder for signal <offsetP1X[11]_GND_6_o_add_43_OUT> created at line 382.
    Found 12-bit adder for signal <p1POSY[11]_GND_6_o_add_52_OUT> created at line 397.
    Found 12-bit adder for signal <offsetP1Y[11]_GND_6_o_add_53_OUT> created at line 398.
    Found 12-bit adder for signal <p2POSX[11]_GND_6_o_add_66_OUT> created at line 420.
    Found 12-bit adder for signal <offsetP2X[11]_GND_6_o_add_67_OUT> created at line 421.
    Found 12-bit adder for signal <p2POSY[11]_GND_6_o_add_76_OUT> created at line 436.
    Found 12-bit adder for signal <offsetP2Y[11]_GND_6_o_add_77_OUT> created at line 437.
    Found 12-bit adder for signal <n0624> created at line 456.
    Found 3-bit adder for signal <colCounter1[2]_GND_6_o_add_102_OUT> created at line 473.
    Found 12-bit adder for signal <n0631> created at line 479.
    Found 12-bit adder for signal <n0640> created at line 506.
    Found 3-bit adder for signal <colCounter2[2]_GND_6_o_add_129_OUT> created at line 523.
    Found 12-bit adder for signal <n0647> created at line 529.
    Found 28-bit adder for signal <cnt_1s[27]_GND_6_o_add_153_OUT> created at line 587.
    Found 12-bit adder for signal <offsetP1Y[11]_GND_6_o_add_163_OUT> created at line 633.
    Found 12-bit adder for signal <offsetP1X[11]_GND_6_o_add_164_OUT> created at line 636.
    Found 27-bit adder for signal <n0886> created at line 674.
    Found 23-bit adder for signal <n0889> created at line 681.
    Found 7-bit adder for signal <n0697> created at line 714.
    Found 12-bit adder for signal <offsetP2Y[11]_GND_6_o_add_233_OUT> created at line 727.
    Found 12-bit adder for signal <offsetP2X[11]_GND_6_o_add_235_OUT> created at line 730.
    Found 27-bit adder for signal <n0901> created at line 756.
    Found 23-bit adder for signal <n0904> created at line 763.
    Found 7-bit adder for signal <n0744> created at line 794.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_45_OUT<11:0>> created at line 385.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_46_OUT<11:0>> created at line 386.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_51_OUT<11:0>> created at line 393.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_52_OUT<11:0>> created at line 394.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_69_OUT<11:0>> created at line 424.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_70_OUT<11:0>> created at line 425.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_75_OUT<11:0>> created at line 432.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_76_OUT<11:0>> created at line 433.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_235_OUT<11:0>> created at line 727.
    Found 13x13-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_180_OUT> created at line 674.
    Found 13x13-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_183_OUT> created at line 674.
    Found 11x11-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_194_OUT> created at line 681.
    Found 3x4-bit multiplier for signal <n0891> created at line 714.
    Found 13x13-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_251_OUT> created at line 756.
    Found 13x13-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_254_OUT> created at line 756.
    Found 11x11-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_262_OUT> created at line 763.
    Found 11x11-bit multiplier for signal <GND_6_o_GND_6_o_MuLt_265_OUT> created at line 763.
    Found 3x4-bit multiplier for signal <n0906> created at line 794.
    Found 2-bit 3-to-1 multiplexer for signal <finish1[1]_X_6_o_wide_mux_8_OUT> created at line 221.
    Found 2-bit 3-to-1 multiplexer for signal <finish2[1]_X_6_o_wide_mux_18_OUT> created at line 250.
    Found 1-bit 220-to-1 multiplexer for signal <newp1POSX[11]_X_6_o_Mux_92_o> created at line 457.
    Found 1-bit 220-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_94_o> created at line 459.
    Found 1-bit 220-to-1 multiplexer for signal <newp1POSX[11]_X_6_o_Mux_101_o> created at line 472.
    Found 1-bit 220-to-1 multiplexer for signal <newp2POSX[11]_X_6_o_Mux_119_o> created at line 507.
    Found 1-bit 220-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_121_o> created at line 509.
    Found 1-bit 220-to-1 multiplexer for signal <newp2POSX[11]_X_6_o_Mux_128_o> created at line 522.
    Found 1-bit 220-to-1 multiplexer for signal <posP1X[11]_X_6_o_Mux_165_o> created at line 637.
    Found 1-bit 220-to-1 multiplexer for signal <posP2X[11]_X_6_o_Mux_236_o> created at line 731.
    Found 1-bit 6-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_296_o> created at line 796.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1X<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP1Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSY<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p1POSX<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2X<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offsetP2Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSY<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <p2POSX<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rowSelectP1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP1X<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scoreSelect<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posP2X<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <scoreP1[3]_GND_6_o_LessThan_3_o> created at line 225
    Found 4-bit comparator lessequal for signal <scoreP2[3]_GND_6_o_LessThan_13_o> created at line 254
    Found 12-bit comparator greater for signal <PWR_6_o_p1POSX[11]_LessThan_23_o> created at line 280
    Found 12-bit comparator greater for signal <p1POSX[11]_PWR_6_o_LessThan_24_o> created at line 280
    Found 12-bit comparator greater for signal <GND_6_o_p1POSY[11]_LessThan_25_o> created at line 280
    Found 12-bit comparator greater for signal <p1POSY[11]_GND_6_o_LessThan_26_o> created at line 280
    Found 12-bit comparator greater for signal <PWR_6_o_p1POSX[11]_LessThan_27_o> created at line 293
    Found 12-bit comparator greater for signal <p1POSX[11]_PWR_6_o_LessThan_28_o> created at line 293
    Found 12-bit comparator greater for signal <PWR_6_o_p2POSX[11]_LessThan_31_o> created at line 305
    Found 12-bit comparator greater for signal <p2POSX[11]_PWR_6_o_LessThan_32_o> created at line 305
    Found 12-bit comparator greater for signal <GND_6_o_p2POSY[11]_LessThan_33_o> created at line 305
    Found 12-bit comparator greater for signal <p2POSY[11]_GND_6_o_LessThan_34_o> created at line 305
    Found 12-bit comparator greater for signal <PWR_6_o_p2POSX[11]_LessThan_35_o> created at line 318
    Found 12-bit comparator greater for signal <p2POSX[11]_PWR_6_o_LessThan_36_o> created at line 318
    Found 10-bit comparator greater for signal <rows[9]_GND_6_o_LessThan_163_o> created at line 631
    Found 12-bit comparator greater for signal <PWR_6_o_posP1X[11]_LessThan_170_o> created at line 648
    Found 12-bit comparator greater for signal <posP1X[11]_PWR_6_o_LessThan_171_o> created at line 648
    Found 12-bit comparator greater for signal <GND_6_o_posP1Y[11]_LessThan_172_o> created at line 648
    Found 12-bit comparator greater for signal <posP1Y[11]_GND_6_o_LessThan_173_o> created at line 648
    Found 27-bit comparator greater for signal <GND_6_o_BUS_0071_LessThan_186_o> created at line 674
    Found 23-bit comparator greater for signal <GND_6_o_BUS_0072_LessThan_197_o> created at line 681
    Found 10-bit comparator lessequal for signal <n0345> created at line 690
    Found 10-bit comparator greater for signal <GND_6_o_rows[9]_LessThan_205_o> created at line 695
    Found 10-bit comparator lessequal for signal <n0351> created at line 695
    Found 10-bit comparator lessequal for signal <n0363> created at line 712
    Found 10-bit comparator greater for signal <rows[9]_GND_6_o_LessThan_219_o> created at line 712
    Found 12-bit comparator greater for signal <PWR_6_o_posP2X[11]_LessThan_241_o> created at line 743
    Found 12-bit comparator greater for signal <posP2X[11]_PWR_6_o_LessThan_242_o> created at line 743
    Found 12-bit comparator greater for signal <GND_6_o_posP2Y[11]_LessThan_243_o> created at line 743
    Found 12-bit comparator greater for signal <posP2Y[11]_GND_6_o_LessThan_244_o> created at line 743
    Found 27-bit comparator greater for signal <GND_6_o_BUS_0076_LessThan_257_o> created at line 756
    Found 23-bit comparator greater for signal <GND_6_o_BUS_0077_LessThan_268_o> created at line 763
    Found 10-bit comparator greater for signal <rows[9]_GND_6_o_LessThan_273_o> created at line 770
    Found 10-bit comparator lessequal for signal <n0427> created at line 775
    Found 10-bit comparator lessequal for signal <n0432> created at line 780
    Found 10-bit comparator greater for signal <PWR_6_o_column[9]_LessThan_285_o> created at line 785
    Found 10-bit comparator lessequal for signal <n0441> created at line 792
    Found 10-bit comparator greater for signal <rows[9]_GND_6_o_LessThan_290_o> created at line 792
    Found 10-bit comparator lessequal for signal <n0444> created at line 792
    Found 10-bit comparator greater for signal <column[9]_GND_6_o_LessThan_292_o> created at line 792
    Summary:
	inferred   9 Multiplier(s).
	inferred  42 Adder/Subtractor(s).
	inferred 173 D-type flip-flop(s).
	inferred 157 Latch(s).
	inferred  40 Comparator(s).
	inferred 120 Multiplexer(s).
Unit <topModule> synthesized.

Synthesizing Unit <hsync>.
    Related source file is "C:\Users\Miha\Documents\faks\dn\projects\vgaController\hsync.vhd".
    Found 1-bit register for signal <enable>.
    Found 10-bit register for signal <count>.
    Found 2-bit register for signal <countPre>.
    Found 2-bit adder for signal <countPre[1]_GND_7_o_add_2_OUT> created at line 62.
    Found 10-bit adder for signal <count[9]_GND_7_o_add_7_OUT> created at line 80.
    Found 10-bit comparator greater for signal <hvidon> created at line 92
    Found 10-bit comparator greater for signal <PWR_7_o_count[9]_LessThan_14_o> created at line 103
    Found 10-bit comparator greater for signal <count[9]_PWR_7_o_LessThan_15_o> created at line 103
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <hsync> synthesized.

Synthesizing Unit <vsync>.
    Related source file is "C:\Users\Miha\Documents\faks\dn\projects\vgaController\vsync.vhd".
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_8_o_add_2_OUT> created at line 60.
    Found 10-bit comparator greater for signal <vvidon> created at line 72
    Found 10-bit comparator greater for signal <GND_8_o_count[9]_LessThan_9_o> created at line 83
    Found 10-bit comparator greater for signal <count[9]_GND_8_o_LessThan_10_o> created at line 83
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vsync> synthesized.

Synthesizing Unit <mem>.
    Related source file is "C:\Users\Miha\Documents\faks\dn\projects\vgaController\mem.vhd".
WARNING:Xst:647 - Input <clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'RAMSCORE', unconnected in block 'mem', is tied to its initial value.
WARNING:Xst:2999 - Signal 'RAM', unconnected in block 'mem', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAMSCORE>, simulation mismatch.
    Found 35x6-bit single-port Read Only RAM <Mram_RAMSCORE> for signal <RAMSCORE>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 100x220-bit dual-port Read Only RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   3 RAM(s).
Unit <mem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 100x220-bit dual-port Read Only RAM                   : 1
 100x220-bit single-port Read Only RAM                 : 1
 35x6-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 9
 11x11-bit multiplier                                  : 3
 13x13-bit multiplier                                  : 4
 4x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 45
 10-bit adder                                          : 2
 11-bit subtractor                                     : 6
 12-bit adder                                          : 8
 12-bit addsub                                         : 8
 12-bit subtractor                                     : 1
 13-bit subtractor                                     : 8
 2-bit adder                                           : 1
 23-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 7-bit adder                                           : 2
# Registers                                            : 36
 1-bit register                                        : 14
 10-bit register                                       : 2
 12-bit register                                       : 8
 2-bit register                                        : 5
 28-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 7-bit register                                        : 2
# Latches                                              : 157
 1-bit latch                                           : 157
# Comparators                                          : 46
 10-bit comparator greater                             : 13
 10-bit comparator lessequal                           : 7
 12-bit comparator greater                             : 20
 23-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 220-to-1 multiplexer                            : 8
 1-bit 6-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 3-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 60
 7-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hsync>.
The following registers are absorbed into counter <countPre>: 1 register on signal <countPre>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <hsync> synthesized (advanced).

Synthesizing (advanced) Unit <topModule>.
The following registers are absorbed into counter <cnt_1s>: 1 register on signal <cnt_1s>.
The following registers are absorbed into counter <scoreP1>: 1 register on signal <scoreP1>.
The following registers are absorbed into counter <scoreP2>: 1 register on signal <scoreP2>.
	Multiplier <Mmult_n0891> in block <topModule> and adder/subtractor <Madd_n0697_Madd> in block <topModule> are combined into a MAC<Maddsub_n0891>.
	Multiplier <Mmult_n0906> in block <topModule> and adder/subtractor <Madd_n0744_Madd> in block <topModule> are combined into a MAC<Maddsub_n0906>.
INFO:Xst:3226 - The RAM <mm/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <rowSelectP2Check> <rowSelectP1Check>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 220-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0975>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ramDataOCheckP2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 100-word x 220-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to internal node          | low      |
    |     addrB          | connected to signal <_n0969>        |          |
    |     doB            | connected to signal <ramDataOCheck> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <mm/Mram_RAMSCORE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 35-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <scoreSelect>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ramScore>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <mm/Mram_RAM1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 220-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rowSelectP1>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ramDataO>      |          |
    -----------------------------------------------------------------------
Unit <topModule> synthesized (advanced).

Synthesizing (advanced) Unit <vsync>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <vsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 100x220-bit dual-port block Read Only RAM             : 1
 100x220-bit single-port distributed Read Only RAM     : 1
 35x6-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 2
 4x3-to-6-bit MAC                                      : 2
# Multipliers                                          : 7
 11x11-bit multiplier                                  : 3
 13x13-bit multiplier                                  : 4
# Adders/Subtractors                                   : 37
 11-bit adder                                          : 2
 11-bit subtractor                                     : 5
 12-bit adder                                          : 6
 12-bit addsub                                         : 8
 12-bit subtractor                                     : 3
 13-bit subtractor                                     : 4
 23-bit adder                                          : 2
 27-bit adder                                          : 2
 3-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
# Counters                                             : 6
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 28-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 124
 Flip-Flops                                            : 124
# Comparators                                          : 46
 10-bit comparator greater                             : 13
 10-bit comparator lessequal                           : 7
 12-bit comparator greater                             : 20
 23-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 119
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 220-to-1 multiplexer                            : 8
 1-bit 6-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 8
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 60
 7-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topModule> ...
WARNING:Xst:1293 - FF/Latch <colCounter2_2> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <colCounter1_2> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <colCounter2_2> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <colCounter1_2> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hsync> ...
WARNING:Xst:1293 - FF/Latch <scoreP1_3> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scoreP2_3> has a constant value of 0 in block <topModule>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cnt_1s_0> in Unit <topModule> is equivalent to the following FF/Latch, which will be removed : <hs/countPre_0> 
INFO:Xst:2261 - The FF/Latch <cnt_1s_1> in Unit <topModule> is equivalent to the following FF/Latch, which will be removed : <hs/countPre_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topModule, actual ratio is 3.
FlipFlop newp1POSX_4 has been replicated 1 time(s)
FlipFlop newp1POSX_5 has been replicated 1 time(s)
FlipFlop newp1POSX_6 has been replicated 1 time(s)
FlipFlop newp2POSX_4 has been replicated 1 time(s)
FlipFlop newp2POSX_5 has been replicated 1 time(s)
FlipFlop newp2POSX_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 182
 Flip-Flops                                            : 182

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2690
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 42
#      LUT2                        : 327
#      LUT3                        : 169
#      LUT4                        : 72
#      LUT5                        : 284
#      LUT6                        : 744
#      MUXCY                       : 355
#      MUXF7                       : 229
#      MUXF8                       : 98
#      VCC                         : 1
#      XORCY                       : 360
# FlipFlops/Latches                : 339
#      FD                          : 12
#      FDE                         : 114
#      FDR                         : 30
#      FDRE                        : 22
#      FDS                         : 4
#      LDE                         : 133
#      LDE_1                       : 24
# RAMS                             : 7
#      RAMB18E1                    : 1
#      RAMB36E1                    : 6
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 9
#      OBUF                        : 14
# DSPs                             : 7
#      DSP48E1                     : 7

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             339  out of  126800     0%  
 Number of Slice LUTs:                 1646  out of  63400     2%  
    Number used as Logic:              1646  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1751
   Number with an unused Flip Flop:    1412  out of   1751    80%  
   Number with an unused LUT:           105  out of   1751     5%  
   Number of fully used LUT-FF pairs:   234  out of   1751    13%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    210    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                7  out of    135     5%  
    Number using Block RAM only:          7
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  
 Number of DSP48E1s:                      7  out of    240     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk                                                              | BUFGP                  | 189   |
vvidon_hvidon_AND_26_o(vvidon_hvidon_AND_26_o1:O)                | BUFG(*)(offsetP2X_9)   | 96    |
hvidon_vvidon_AND_28_o(hvidon_vvidon_AND_28_o1:O)                | BUFG(*)(posP1Y_11)     | 30    |
rows[9]_GND_6_o_LessThan_163_o(rows[9]_GND_6_o_LessThan_163_o1:O)| BUFG(*)(posP2X_11)     | 24    |
hvidon(hs/hvidon1:O)                                             | NONE(*)(rowSelectP1_6) | 7     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
Madd_colCounter1[2]_GND_6_o_add_102_OUT_lut<2>(XST_GND:G)| NONE(mm/Mram_RAM7)     | 2     |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.422ns (Maximum Frequency: 155.725MHz)
   Minimum input arrival time before clock: 2.662ns
   Maximum output required time after clock: 14.745ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.422ns (frequency: 155.725MHz)
  Total number of paths / destination ports: 15816 / 360
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 8)
  Source:            newp2POSX_3 (FF)
  Destination:       checkP2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: newp2POSX_3 to checkP2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.478   0.782  newp2POSX_3 (newp2POSX_3)
     LUT3:I0->O           55   0.124   0.694  Msub_n0641_Madd_xor<4>11 (n0641<4>)
     LUT6:I4->O            1   0.124   0.000  Mmux_GND_6_o_X_6_o_Mux_121_o_153 (Mmux_GND_6_o_X_6_o_Mux_121_o_153)
     MUXF7:I1->O           1   0.368   0.000  Mmux_GND_6_o_X_6_o_Mux_121_o_14_f7 (Mmux_GND_6_o_X_6_o_Mux_121_o_14_f7)
     MUXF8:I0->O           2   0.296   0.722  Mmux_GND_6_o_X_6_o_Mux_121_o_12_f8 (Mmux_GND_6_o_X_6_o_Mux_121_o_12_f8)
     LUT6:I3->O            2   0.124   0.722  Mmux_GND_6_o_X_6_o_Mux_121_o_10_f8_SW0 (N101)
     LUT6:I3->O            1   0.124   0.536  n0641<11>6_SW1 (N126)
     LUT6:I4->O            2   0.124   0.542  n0641<11>7 (GND_6_o_X_6_o_Mux_121_o)
     LUT5:I3->O            1   0.124   0.399  _n1153_inv1 (_n1153_inv)
     FDRE:CE                   0.139          checkP2
    ----------------------------------------
    Total                      6.422ns (2.025ns logic, 4.397ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hvidon_vvidon_AND_28_o'
  Clock period: 1.362ns (frequency: 734.214MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.362ns (Levels of Logic = 1)
  Source:            scoreSelect_0 (LATCH)
  Destination:       scoreSelect_0 (LATCH)
  Source Clock:      hvidon_vvidon_AND_28_o falling
  Destination Clock: hvidon_vvidon_AND_28_o falling

  Data Path: scoreSelect_0 to scoreSelect_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             11   0.625   0.602  scoreSelect_0 (scoreSelect_0)
     LUT5:I3->O            1   0.124   0.000  Mmux_scoreSelect[5]_scoreSelect[5]_MUX_623_o11 (scoreSelect[5]_scoreSelect[5]_MUX_623_o)
     LDE:D                     0.011          scoreSelect_0
    ----------------------------------------
    Total                      1.362ns (0.760ns logic, 0.602ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1232 / 262
-------------------------------------------------------------------------
Offset:              2.662ns (Levels of Logic = 15)
  Source:            btnR (PAD)
  Destination:       newp1POSX_11 (FF)
  Destination Clock: clk rising

  Data Path: btnR to newp1POSX_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.001   0.687  btnR_IBUF (btnR_IBUF)
     LUT3:I1->O            1   0.124   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_lut<0> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<0> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<1> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<2> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<3> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<4> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<5> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<6> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<7> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<8> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<9> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<9>)
     MUXCY:CI->O           0   0.029   0.000  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<10> (Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_cy<10>)
     XORCY:CI->O           1   0.510   0.421  Maddsub_newp1POSX[11]_p1POSX[11]_mux_47_OUT_xor<11> (newp1POSX[11]_p1POSX[11]_mux_47_OUT<11>)
     LUT2:I1->O            1   0.124   0.000  Mmux_newp1POSX[11]_PWR_6_o_mux_58_OUT31 (newp1POSX[11]_PWR_6_o_mux_58_OUT<11>)
     FDE:D                     0.030          newp1POSX_11
    ----------------------------------------
    Total                      2.662ns (1.554ns logic, 1.108ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6415312 / 14
-------------------------------------------------------------------------
Offset:              14.467ns (Levels of Logic = 31)
  Source:            vs/count_8 (FF)
  Destination:       vga_g<1> (PAD)
  Source Clock:      clk rising

  Data Path: vs/count_8 to vga_g<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.478   1.075  vs/count_8 (vs/count_8)
     LUT6:I0->O            2   0.124   0.427  Msub_GND_6_o_GND_6_o_sub_264_OUT_cy<8>11 (Msub_GND_6_o_GND_6_o_sub_264_OUT_cy<8>)
     LUT2:I1->O           23   0.124   0.539  Msub_GND_6_o_GND_6_o_sub_264_OUT_xor<10>11 (GND_6_o_GND_6_o_sub_264_OUT<10>)
     DSP48E1:A10->P0       1   3.841   0.421  Mmult_GND_6_o_GND_6_o_MuLt_265_OUT (GND_6_o_GND_6_o_MuLt_265_OUT<0>)
     LUT2:I1->O            1   0.124   0.000  Madd_n0904_lut<0> (Madd_n0904_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_n0904_cy<0> (Madd_n0904_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<1> (Madd_n0904_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<2> (Madd_n0904_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<3> (Madd_n0904_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<4> (Madd_n0904_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<5> (Madd_n0904_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<6> (Madd_n0904_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<7> (Madd_n0904_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<8> (Madd_n0904_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<9> (Madd_n0904_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<10> (Madd_n0904_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<11> (Madd_n0904_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<12> (Madd_n0904_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<13> (Madd_n0904_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<14> (Madd_n0904_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<15> (Madd_n0904_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<16> (Madd_n0904_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<17> (Madd_n0904_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0904_cy<18> (Madd_n0904_cy<18>)
     XORCY:CI->O           2   0.510   0.925  Madd_n0904_xor<19> (n0904<19>)
     LUT5:I0->O            0   0.124   0.000  Mcompar_GND_6_o_BUS_0077_LessThan_268_o_lutdi3 (Mcompar_GND_6_o_BUS_0077_LessThan_268_o_lutdi3)
     MUXCY:DI->O           1   0.761   0.421  Mcompar_GND_6_o_BUS_0077_LessThan_268_o_cy<3> (Mcompar_GND_6_o_BUS_0077_LessThan_268_o_cy<3>)
     LUT6:I5->O            4   0.124   0.796  Mcompar_GND_6_o_BUS_0077_LessThan_268_o_cy<4> (Mcompar_GND_6_o_BUS_0077_LessThan_268_o_cy<4>)
     LUT6:I2->O            3   0.124   0.933  Mmux_vga_g3121 (Mmux_vga_g312)
     LUT5:I0->O            2   0.124   0.945  Mmux_vga_g41 (Mmux_vga_g4)
     LUT6:I0->O            2   0.124   0.405  vga_g<1>2 (vga_g_1_OBUF)
     OBUF:I->O                 0.000          vga_g_1_OBUF (vga_g<1>)
    ----------------------------------------
    Total                     14.467ns (7.580ns logic, 6.887ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hvidon_vvidon_AND_28_o'
  Total number of paths / destination ports: 22267883 / 12
-------------------------------------------------------------------------
Offset:              14.745ns (Levels of Logic = 48)
  Source:            posP1Y_0 (LATCH)
  Destination:       vga_g<1> (PAD)
  Source Clock:      hvidon_vvidon_AND_28_o falling

  Data Path: posP1Y_0 to vga_g<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.625   0.542  posP1Y_0 (posP1Y_0)
     LUT2:I0->O            1   0.124   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_lut<0> (Msub_GND_6_o_GND_6_o_sub_179_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<0> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<1> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<2> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<3> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<4> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<5> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<6> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<7> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<8> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<9> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<10> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<11> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<11>)
     XORCY:CI->O          19   0.510   0.518  Msub_GND_6_o_GND_6_o_sub_179_OUT_xor<12> (GND_6_o_GND_6_o_sub_179_OUT<12>)
     DSP48E1:A12->P0       1   3.841   0.536  Mmult_GND_6_o_GND_6_o_MuLt_180_OUT (GND_6_o_GND_6_o_MuLt_180_OUT<0>)
     LUT2:I0->O            1   0.124   0.000  Madd_n0886_lut<0> (Madd_n0886_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_n0886_cy<0> (Madd_n0886_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<1> (Madd_n0886_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<2> (Madd_n0886_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<3> (Madd_n0886_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<4> (Madd_n0886_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<5> (Madd_n0886_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<6> (Madd_n0886_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<7> (Madd_n0886_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<8> (Madd_n0886_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<9> (Madd_n0886_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<10> (Madd_n0886_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<11> (Madd_n0886_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<12> (Madd_n0886_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<13> (Madd_n0886_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<14> (Madd_n0886_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<15> (Madd_n0886_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<16> (Madd_n0886_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<17> (Madd_n0886_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<18> (Madd_n0886_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<19> (Madd_n0886_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<20> (Madd_n0886_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<21> (Madd_n0886_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<22> (Madd_n0886_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<23> (Madd_n0886_cy<23>)
     XORCY:CI->O           2   0.510   0.925  Madd_n0886_xor<24> (n0886<24>)
     LUT5:I0->O            0   0.124   0.000  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_lutdi4 (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_lutdi4)
     MUXCY:DI->O           1   0.761   0.421  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<4> (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<4>)
     LUT3:I2->O            4   0.124   0.959  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<5> (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<5>)
     LUT6:I0->O            4   0.124   0.441  Mmux_vga_g311 (Mmux_vga_g311)
     LUT5:I4->O            2   0.124   0.945  Mmux_vga_g41 (Mmux_vga_g4)
     LUT6:I0->O            2   0.124   0.405  vga_g<1>2 (vga_g_1_OBUF)
     OBUF:I->O                 0.000          vga_g_1_OBUF (vga_g<1>)
    ----------------------------------------
    Total                     14.745ns (9.054ns logic, 5.692ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rows[9]_GND_6_o_LessThan_163_o'
  Total number of paths / destination ports: 22266413 / 12
-------------------------------------------------------------------------
Offset:              14.175ns (Levels of Logic = 47)
  Source:            posP2Y_0 (LATCH)
  Destination:       vga_g<1> (PAD)
  Source Clock:      rows[9]_GND_6_o_LessThan_163_o rising

  Data Path: posP2Y_0 to vga_g<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.631   0.542  posP2Y_0 (posP2Y_0)
     LUT2:I0->O            1   0.124   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_lut<0> (Msub_GND_6_o_GND_6_o_sub_250_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<0> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<1> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<2> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<3> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<4> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<5> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<6> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<7> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<8> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<9> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<10> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<11> (Msub_GND_6_o_GND_6_o_sub_250_OUT_cy<11>)
     XORCY:CI->O          19   0.510   0.518  Msub_GND_6_o_GND_6_o_sub_250_OUT_xor<12> (GND_6_o_GND_6_o_sub_250_OUT<12>)
     DSP48E1:A12->P0       1   3.841   0.536  Mmult_GND_6_o_GND_6_o_MuLt_251_OUT (GND_6_o_GND_6_o_MuLt_251_OUT<0>)
     LUT2:I0->O            1   0.124   0.000  Madd_n0901_lut<0> (Madd_n0901_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_n0901_cy<0> (Madd_n0901_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<1> (Madd_n0901_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<2> (Madd_n0901_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<3> (Madd_n0901_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<4> (Madd_n0901_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<5> (Madd_n0901_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<6> (Madd_n0901_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<7> (Madd_n0901_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<8> (Madd_n0901_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<9> (Madd_n0901_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<10> (Madd_n0901_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<11> (Madd_n0901_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<12> (Madd_n0901_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<13> (Madd_n0901_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<14> (Madd_n0901_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<15> (Madd_n0901_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<16> (Madd_n0901_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<17> (Madd_n0901_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<18> (Madd_n0901_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<19> (Madd_n0901_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<20> (Madd_n0901_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<21> (Madd_n0901_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<22> (Madd_n0901_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0901_cy<23> (Madd_n0901_cy<23>)
     XORCY:CI->O           2   0.510   0.925  Madd_n0901_xor<24> (n0901<24>)
     LUT5:I0->O            0   0.124   0.000  Mcompar_GND_6_o_BUS_0076_LessThan_257_o_lutdi4 (Mcompar_GND_6_o_BUS_0076_LessThan_257_o_lutdi4)
     MUXCY:DI->O           3   0.761   0.435  Mcompar_GND_6_o_BUS_0076_LessThan_257_o_cy<4> (Mcompar_GND_6_o_BUS_0076_LessThan_257_o_cy<4>)
     LUT6:I5->O            3   0.124   0.933  Mmux_vga_g3121 (Mmux_vga_g312)
     LUT5:I0->O            2   0.124   0.945  Mmux_vga_g41 (Mmux_vga_g4)
     LUT6:I0->O            2   0.124   0.405  vga_g<1>2 (vga_g_1_OBUF)
     OBUF:I->O                 0.000          vga_g_1_OBUF (vga_g<1>)
    ----------------------------------------
    Total                     14.175ns (8.936ns logic, 5.239ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vvidon_hvidon_AND_26_o'
  Total number of paths / destination ports: 22982400 / 12
-------------------------------------------------------------------------
Offset:              14.639ns (Levels of Logic = 48)
  Source:            p2POSY_0 (LATCH)
  Destination:       vga_g<1> (PAD)
  Source Clock:      vvidon_hvidon_AND_26_o falling

  Data Path: p2POSY_0 to vga_g<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.625   0.435  p2POSY_0 (p2POSY_0)
     LUT2:I1->O            1   0.124   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_lut<0> (Msub_GND_6_o_GND_6_o_sub_179_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<0> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<1> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<2> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<3> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<4> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<5> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<6> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<7> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<8> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<9> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<10> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<11> (Msub_GND_6_o_GND_6_o_sub_179_OUT_cy<11>)
     XORCY:CI->O          19   0.510   0.518  Msub_GND_6_o_GND_6_o_sub_179_OUT_xor<12> (GND_6_o_GND_6_o_sub_179_OUT<12>)
     DSP48E1:A12->P0       1   3.841   0.536  Mmult_GND_6_o_GND_6_o_MuLt_180_OUT (GND_6_o_GND_6_o_MuLt_180_OUT<0>)
     LUT2:I0->O            1   0.124   0.000  Madd_n0886_lut<0> (Madd_n0886_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_n0886_cy<0> (Madd_n0886_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<1> (Madd_n0886_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<2> (Madd_n0886_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<3> (Madd_n0886_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<4> (Madd_n0886_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<5> (Madd_n0886_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<6> (Madd_n0886_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<7> (Madd_n0886_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<8> (Madd_n0886_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<9> (Madd_n0886_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<10> (Madd_n0886_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<11> (Madd_n0886_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<12> (Madd_n0886_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<13> (Madd_n0886_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<14> (Madd_n0886_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<15> (Madd_n0886_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<16> (Madd_n0886_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<17> (Madd_n0886_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<18> (Madd_n0886_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<19> (Madd_n0886_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<20> (Madd_n0886_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<21> (Madd_n0886_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<22> (Madd_n0886_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0886_cy<23> (Madd_n0886_cy<23>)
     XORCY:CI->O           2   0.510   0.925  Madd_n0886_xor<24> (n0886<24>)
     LUT5:I0->O            0   0.124   0.000  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_lutdi4 (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_lutdi4)
     MUXCY:DI->O           1   0.761   0.421  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<4> (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<4>)
     LUT3:I2->O            4   0.124   0.959  Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<5> (Mcompar_GND_6_o_BUS_0071_LessThan_186_o_cy<5>)
     LUT6:I0->O            4   0.124   0.441  Mmux_vga_g311 (Mmux_vga_g311)
     LUT5:I4->O            2   0.124   0.945  Mmux_vga_g41 (Mmux_vga_g4)
     LUT6:I0->O            2   0.124   0.405  vga_g<1>2 (vga_g_1_OBUF)
     OBUF:I->O                 0.000          vga_g_1_OBUF (vga_g<1>)
    ----------------------------------------
    Total                     14.639ns (9.054ns logic, 5.585ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hvidon'
  Total number of paths / destination ports: 67188 / 11
-------------------------------------------------------------------------
Offset:              8.684ns (Levels of Logic = 11)
  Source:            rowSelectP1_3 (LATCH)
  Destination:       vga_r<2> (PAD)
  Source Clock:      hvidon falling

  Data Path: rowSelectP1_3 to vga_r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q            244   0.625   1.118  rowSelectP1_3 (rowSelectP1_3)
     LUT5:I0->O           43   0.124   1.074  mm/Mram_RAM136_SW0 (N461)
     LUT6:I1->O            1   0.124   0.000  mm/Mram_RAM1110_F (N703)
     MUXF7:I0->O           2   0.365   0.542  mm/Mram_RAM1110 (ramDataO<109>)
     LUT6:I4->O            1   0.124   0.000  Mmux_posP2X[11]_X_6_o_Mux_236_o_149 (Mmux_posP2X[11]_X_6_o_Mux_236_o_149)
     MUXF7:I1->O           1   0.368   0.000  Mmux_posP2X[11]_X_6_o_Mux_236_o_13_f7_4 (Mmux_posP2X[11]_X_6_o_Mux_236_o_13_f75)
     MUXF8:I1->O           1   0.286   0.776  Mmux_posP2X[11]_X_6_o_Mux_236_o_12_f8_1 (Mmux_posP2X[11]_X_6_o_Mux_236_o_12_f82)
     LUT6:I2->O            1   0.124   0.776  posP2X<11>6 (posP2X<11>6)
     LUT6:I2->O            4   0.124   0.939  posP2X<11>7 (posP2X[11]_X_6_o_Mux_236_o)
     LUT6:I1->O            2   0.124   0.542  GND_6_o_column[9]_AND_346_o1 (GND_6_o_column[9]_AND_346_o_mmx_out)
     LUT4:I2->O            2   0.124   0.405  vga_r<2>1 (vga_r_2_OBUF)
     OBUF:I->O                 0.000          vga_r_2_OBUF (vga_r<2>)
    ----------------------------------------
    Total                      8.684ns (2.512ns logic, 6.172ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |    6.422|         |         |         |
vvidon_hvidon_AND_26_o|         |    4.551|         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hvidon
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    2.684|         |
hvidon_vvidon_AND_28_o        |         |         |    1.195|         |
rows[9]_GND_6_o_LessThan_163_o|         |         |    1.316|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hvidon_vvidon_AND_28_o
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |         |         |    5.023|         |
hvidon_vvidon_AND_28_o|         |         |    1.362|         |
vvidon_hvidon_AND_26_o|         |         |    2.577|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rows[9]_GND_6_o_LessThan_163_o
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |    3.303|         |         |         |
vvidon_hvidon_AND_26_o|         |    3.100|         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vvidon_hvidon_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.172|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.31 secs
 
--> 

Total memory usage is 376824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  193 (   0 filtered)
Number of infos    :    6 (   0 filtered)

