# Dijkstra's lock
# We tested with many threads 
# Memory layout:
# N - turn
# 0 - flag[0]
# 1 - flag[1]
# ...
# N - number of threads in system

memory_size 9

thread t0
initial q0

transition q0 	q1 	write 	1 0

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 0
transition q2 	q21 	check 	!= turn 0 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	0  7 

transition q3 	q4 	write 	2  0

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_2 	2
transition q42	q43	read	flag_3	3
transition q43	q44	read	flag_4	4
transition q44	q45	read	flag_5	5
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_1 2 == flag_2 2 == flag_3 2 == flag_4 2 == flag_5 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_2 2 != flag_3 2 != flag_4 2 != flag_5 2 != flag_6 2

transition q5	q0	write	0 0
end

thread t1
initial q0

transition q0 	q1 	write 	1 1

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 1
transition q2 	q21 	check 	!= turn 1 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	1  7

transition q3 	q4 	write 	2  1

transition q4	q41	read	flag_0	0
transition q41	q42	read	flag_2 	2
transition q42 	q43	read	flag_3	3
transition q43	q44	read	flag_4	4
transition q44	q45	read	flag_5	5
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_0 2 == flag_2 2 == flag_3 2 == flag_4 2 == flag_5 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_0 2 != flag_2 2 != flag_3 2 != flag_4 2 != flag_5 2 != flag_6 2

transition q5	q0	write	0 1
end

thread t2
initial q0

transition q0 	q1 	write 	1 2

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 2
transition q2 	q21 	check 	!= turn 2 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	2  7 

transition q3 	q4 	write 	2  2

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_0 	0
transition q42 	q43	read	flag_3	3
transition q43	q44	read	flag_4	4
transition q44	q45	read	flag_5	5
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_1 2 == flag_0 2 == flag_3 2 == flag_4 2 == flag_5 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_0 2 != flag_3 2 != flag_4 2 != flag_5 2 != flag_6 2

transition q5	q0	write	0 2
end


thread t3
initial q0

transition q0 	q1 	write 	1 3

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 3
transition q2 	q21 	check 	!= turn 3 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	3  7 

transition q3 	q4 	write 	2  3

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_0 	0
transition q42 	q43	read	flag_2	2
transition q43	q44	read	flag_4	4
transition q44	q45	read	flag_5	5
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_1 2 == flag_0 2 == flag_2 2 == flag_4 2 == flag_5 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_0 2 != flag_2 2 != flag_4 2 != flag_5 2 != flag_6 2

transition q5	q0	write	0 3
end


thread t4
initial q0

transition q0 	q1 	write 	1 4

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 4
transition q2 	q21 	check 	!= turn 4 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	4  7 

transition q3 	q4 	write 	2  4

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_0 	0
transition q42 	q43	read	flag_2	2
transition q43	q44	read	flag_3	3
transition q44	q45	read	flag_5	5
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_1 2 == flag_0 2 == flag_2 2 == flag_3 2 == flag_5 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_0 2 != flag_2 2 != flag_3 2 != flag_5 2 != flag_6 2

transition q5	q0	write	0 4
end

thread t5
initial q0

transition q0 	q1 	write 	1 5

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 5
transition q2 	q21 	check 	!= turn 5 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	5  7 

transition q3 	q4 	write 	2  5

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_0 	0
transition q42 	q43	read	flag_2	2
transition q43	q44	read	flag_3	3
transition q44	q45	read	flag_4	4
transition q45	q46	read	flag_6 	6
transition q46	q0	check	|| || || || || == flag_1 2 == flag_0 2 == flag_2 2 == flag_3 2 == flag_4 2 == flag_6 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_0 2 != flag_2 2 != flag_3 2 != flag_4 2 != flag_6 2

transition q5	q0	write	0 5
end

thread t6
initial q0

transition q0 	q1 	write 	1 6

transition q1 	q2 	read 	turn 7

transition q2 	q3 	check 	== turn 6
transition q2 	q21 	check 	!= turn 6 
transition q21 	q22 	read 	flag_turn turn
transition q22 	q1 	check 	!= flag_turn 0
transition q22 	q23 	check 	== flag_turn 0 
transition q23 	q1 	write 	6  7 

transition q3 	q4 	write 	2  6

transition q4	q41	read	flag_1	1
transition q41	q42	read	flag_0 	0
transition q42 	q43	read	flag_2	2
transition q43	q44	read	flag_3	3
transition q44	q45	read	flag_4	4
transition q45	q46	read	flag_5 	5
transition q46	q0	check	|| || || || || == flag_1 2 == flag_0 2 == flag_2 2 == flag_3 2 == flag_4 2 == flag_5 2
transition q46	q5	check	&& && && && && != flag_1 2 != flag_0 2 != flag_2 2 != flag_3 2 != flag_4 2 != flag_5 2

transition q5	q0	write	0 6
end
