<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>R5 MPU Macro defines</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R5 MPU Macro defines<div class="ingroups"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___a_p_i.html">R5 MPU API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Maximum number of MPU regions available in R5F SS.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1a33721c14346834c7737bc0dfb56d43"></a><a class="anchor" id="CSL_ArmR5MpuRegionNum"></a></p>
</td></tr>
<tr class="memitem:gaa9561a9efd17e06df5a2d78caac02677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9561a9efd17e06df5a2d78caac02677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa9561a9efd17e06df5a2d78caac02677">CSL_ARM_R5F_MPU_REGIONS_MAX</a>&#160;&#160;&#160;((uint32_t) 16U)</td></tr>
<tr class="memdesc:gaa9561a9efd17e06df5a2d78caac02677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of R5 MPU region. <br /></td></tr>
<tr class="separator:gaa9561a9efd17e06df5a2d78caac02677"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU sub-region disable control.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a7f1193ffad1f575c302125a09e9b75"></a>Mask for R5 MPU sub-region disable.</p>
<p><a class="anchor" id="CSL_ArmR5SubRegionDisable"></a></p>
</td></tr>
<tr class="memitem:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36ff318dc5fc4abf216d22cfa0be7c8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga36ff318dc5fc4abf216d22cfa0be7c8f">CSL_ARM_R5_MPU_SUB_REGION_ENABLE_ALL</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable all sub-regions. <br /></td></tr>
<tr class="separator:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39df6d3c779033c2ff7302a64af5ae82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39df6d3c779033c2ff7302a64af5ae82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga39df6d3c779033c2ff7302a64af5ae82">CSL_ARM_R5_MPU_SUB_REGION_0_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga39df6d3c779033c2ff7302a64af5ae82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 0. <br /></td></tr>
<tr class="separator:ga39df6d3c779033c2ff7302a64af5ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb137381067b2ae3fa242e992589a9c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb137381067b2ae3fa242e992589a9c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gafb137381067b2ae3fa242e992589a9c1">CSL_ARM_R5_MPU_SUB_REGION_1_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gafb137381067b2ae3fa242e992589a9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 1. <br /></td></tr>
<tr class="separator:gafb137381067b2ae3fa242e992589a9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20bbe1cde41f3c016dbbe40cce45da74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga20bbe1cde41f3c016dbbe40cce45da74">CSL_ARM_R5_MPU_SUB_REGION_2_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 2. <br /></td></tr>
<tr class="separator:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06d353f4c52bc46c0dbf123c317eb36c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga06d353f4c52bc46c0dbf123c317eb36c">CSL_ARM_R5_MPU_SUB_REGION_3_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x8U)</td></tr>
<tr class="memdesc:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 3. <br /></td></tr>
<tr class="separator:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8787dde192f46f12457fee27fb562e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb8787dde192f46f12457fee27fb562e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gafb8787dde192f46f12457fee27fb562e">CSL_ARM_R5_MPU_SUB_REGION_4_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x10U)</td></tr>
<tr class="memdesc:gafb8787dde192f46f12457fee27fb562e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 4. <br /></td></tr>
<tr class="separator:gafb8787dde192f46f12457fee27fb562e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa943628d404e79407a755aa49af8af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa943628d404e79407a755aa49af8af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaaa943628d404e79407a755aa49af8af0">CSL_ARM_R5_MPU_SUB_REGION_5_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x20U)</td></tr>
<tr class="memdesc:gaaa943628d404e79407a755aa49af8af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 5. <br /></td></tr>
<tr class="separator:gaaa943628d404e79407a755aa49af8af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2ce0259baef9a6b09c9cf3e43a1a631"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gae2ce0259baef9a6b09c9cf3e43a1a631">CSL_ARM_R5_MPU_SUB_REGION_6_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x40U)</td></tr>
<tr class="memdesc:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 6. <br /></td></tr>
<tr class="separator:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff094adae750e00b39772bdbe5cec52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ff094adae750e00b39772bdbe5cec52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga0ff094adae750e00b39772bdbe5cec52">CSL_ARM_R5_MPU_SUB_REGION_8_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x80U)</td></tr>
<tr class="memdesc:ga0ff094adae750e00b39772bdbe5cec52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 7. <br /></td></tr>
<tr class="separator:ga0ff094adae750e00b39772bdbe5cec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region access permissions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeab224beccba8506277a43c2db0392b6"></a>Access permissions for R5 MPU regions.</p>
<p><a class="anchor" id="CSL_ArmR5AccessPerm"></a></p>
</td></tr>
<tr class="memitem:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21d428f8180b4348f0e4c36f9ad2c284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga21d428f8180b4348f0e4c36f9ad2c284">CSL_ARM_R5_ACC_PERM_NO_ACCESS</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="mdescLeft">&#160;</td><td class="mdescRight">No accesses are permitted to MPU region. <br /></td></tr>
<tr class="separator:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe2189c11d12b2cae98f33e1eb961f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gabe2189c11d12b2cae98f33e1eb961f0a">CSL_ARM_R5_ACC_PERM_PRIV_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged accesses only. <br /></td></tr>
<tr class="separator:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6918cd7bd36ee3c30655478605ce377"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6918cd7bd36ee3c30655478605ce377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa6918cd7bd36ee3c30655478605ce377">CSL_ARM_R5_ACC_PERM_PRIV_RD_WR_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gaa6918cd7bd36ee3c30655478605ce377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read/write accesses and user read only. <br /></td></tr>
<tr class="separator:gaa6918cd7bd36ee3c30655478605ce377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c87b7ad515fe845f3cf06c2061d516c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga7c87b7ad515fe845f3cf06c2061d516c">CSL_ARM_R5_ACC_PERM_PRIV_USR_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full access to privileged and user modes. <br /></td></tr>
<tr class="separator:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa12380d69e7fb4d8d12caa3fafea3b4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa12380d69e7fb4d8d12caa3fafea3b4f">CSL_ARM_R5_ACC_PERM_PRIV_RD_ONLY</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read accesses only. <br /></td></tr>
<tr class="separator:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355867d08c27f32a9a8622b35abf5415"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga355867d08c27f32a9a8622b35abf5415"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga355867d08c27f32a9a8622b35abf5415">CSL_ARM_R5_ACC_PERM_PRIV_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:ga355867d08c27f32a9a8622b35abf5415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read only accesses to privileged and user modes. <br /></td></tr>
<tr class="separator:ga355867d08c27f32a9a8622b35abf5415"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region cache policy.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfcbd5322c174896455eb763773a2e803"></a>Inner and outer cache policy for R5 MPU region.</p>
<p><a class="anchor" id="CSL_ArmR5CachePolicy"></a></p>
</td></tr>
<tr class="memitem:ga3b0b9f7d1da58989520747467a700e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b0b9f7d1da58989520747467a700e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3b0b9f7d1da58989520747467a700e55">CSL_ARM_R5_CACHE_POLICY_NON_CACHEABLE</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga3b0b9f7d1da58989520747467a700e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Non-cacheable. <br /></td></tr>
<tr class="separator:ga3b0b9f7d1da58989520747467a700e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7352652bb77831f5dc3362812d27222d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7352652bb77831f5dc3362812d27222d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga7352652bb77831f5dc3362812d27222d">CSL_ARM_R5_CACHE_POLICY_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga7352652bb77831f5dc3362812d27222d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, write-allocate. <br /></td></tr>
<tr class="separator:ga7352652bb77831f5dc3362812d27222d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aa4dc41a5c6a1b5238a970eccd14cc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga8aa4dc41a5c6a1b5238a970eccd14cc3">CSL_ARM_R5_CACHE_POLICY_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-through, no write-allocate. <br /></td></tr>
<tr class="separator:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62091b97d3e87969f852218e716a57d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62091b97d3e87969f852218e716a57d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga62091b97d3e87969f852218e716a57d7">CSL_ARM_R5_CACHE_POLICY_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga62091b97d3e87969f852218e716a57d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, no write-allocate. <br /></td></tr>
<tr class="separator:ga62091b97d3e87969f852218e716a57d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region attributes.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2cef33bd6a171ab3572079813c68e7a"></a>Memory attributes: TEX[2:0], C, and B encodings.</p>
<p><a class="anchor" id="CSL_ArmR5MemAttr"></a></p>
</td></tr>
<tr class="memitem:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e1048f3a1d3dc671fddf65500f737a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3e1048f3a1d3dc671fddf65500f737a5">CSL_ARM_R5_MEM_ATTR_STRONGLY_ORDERED</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Strongly-ordered. <br /></td></tr>
<tr class="separator:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8125990b43f0cd50877c310b4735f775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8125990b43f0cd50877c310b4735f775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga8125990b43f0cd50877c310b4735f775">CSL_ARM_R5_MEM_ATTR_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga8125990b43f0cd50877c310b4735f775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Shareable. <br /></td></tr>
<tr class="separator:ga8125990b43f0cd50877c310b4735f775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf88941f5ed59058c821e713bc13243"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cf88941f5ed59058c821e713bc13243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3cf88941f5ed59058c821e713bc13243">CSL_ARM_R5_MEM_ATTR_CACHED_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga3cf88941f5ed59058c821e713bc13243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-through, no write-allocate. <br /></td></tr>
<tr class="separator:ga3cf88941f5ed59058c821e713bc13243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbf018edb77d036b2df3e22c0f8b3c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga9fbf018edb77d036b2df3e22c0f8b3c8">CSL_ARM_R5_MEM_ATTR_CACHED_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, no write-allocate. <br /></td></tr>
<tr class="separator:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133c0d5a1dd879d1390b8e52029f9224"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga133c0d5a1dd879d1390b8e52029f9224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga133c0d5a1dd879d1390b8e52029f9224">CSL_ARM_R5_MEM_ATTR_STRONGLY_NON_CACHED</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga133c0d5a1dd879d1390b8e52029f9224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non cacheable. <br /></td></tr>
<tr class="separator:ga133c0d5a1dd879d1390b8e52029f9224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3522333e9fc8e92f48e613689aeee4e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3522333e9fc8e92f48e613689aeee4e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3522333e9fc8e92f48e613689aeee4e3">CSL_ARM_R5_MEM_ATTR_CACHED_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:ga3522333e9fc8e92f48e613689aeee4e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, write-allocate. <br /></td></tr>
<tr class="separator:ga3522333e9fc8e92f48e613689aeee4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61f5af987a4bc446f649b0dce4b5440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac61f5af987a4bc446f649b0dce4b5440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gac61f5af987a4bc446f649b0dce4b5440">CSL_ARM_R5_MEM_ATTR_NON_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:gac61f5af987a4bc446f649b0dce4b5440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non-shareable Device. <br /></td></tr>
<tr class="separator:gac61f5af987a4bc446f649b0dce4b5440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7f395e2e4e6a3e0ebd754a02de68ca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa7f395e2e4e6a3e0ebd754a02de68ca0">CSL_ARM_R5_MEM_ATTR_MAX</a>&#160;&#160;&#160;((uint32_t) 0x7U)</td></tr>
<tr class="memdesc:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This should be passed to configuration. <br /></td></tr>
<tr class="separator:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
