Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\au_top.luc:
    Line 11, Column 4 : "io_dip" was never used
Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\dice.luc:
    Line 40, Column 12 : The signal "numhold.q" is wider than "out" and the most significant bits will be dropped
    Line 30, Column 20 : The signal "slowerclock.value" is wider than "edge_rng.in" and the most significant bits will be dropped
    Line 33, Column 21 : The signal "slowerclock.value" is wider than "edge_seed.in" and the most significant bits will be dropped
Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\game_CU.luc:
    Line 370, Column 22 : The signal "alu.out" is wider than "st_p2curr.d" and the most significant bits will be dropped
    Line 26, Column 2 : "det_diceroll" was never used
    Line 43, Column 2 : "temp" was never used
    Line 99, Column 22 : The signal "diceroll.out" is wider than "det_diceroll.in" and the most significant bits will be dropped
    Line 246, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 268, Column 22 : The signal "alu.out" is wider than "st_p2curr.d" and the most significant bits will be dropped
    Line 290, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 312, Column 22 : The signal "alu.out" is wider than "st_p2curr.d" and the most significant bits will be dropped
    Line 336, Column 21 : The signal "alu.out" is wider than "st_p1acc.d" and the most significant bits will be dropped
    Line 342, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 364, Column 21 : The signal "alu.out" is wider than "st_p2acc.d" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source {C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\work\project.tcl}
# set projDir "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado"
# set projName "Game2"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.441 ; gain = 9.551
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/au_top_0.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/reset_conditioner_1.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/game_CU_2.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/dice_seg_3.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/edge_detector_4.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/button_conditioner_5.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/alu_16_6.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/dice_7.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/pipeline_8.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/adder_16_9.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/boolean_16_10.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/shifter_16_11.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/compare_16_12.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/edge_detector_13.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/counter_14.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/pn_gen_15.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/cassi/Downloads/Apps/library/components/au.xdc" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 18:30:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Apr 15 18:30:30 2022] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.500 ; gain = 9.668
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11032
ERROR: [Common 17-70] Application Exception: Failed to launch run 'impl_1' due to failures in the following run(s):
ERROR: [Synth 8-1749] cannot have packed dimensions of type integer [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:106]
synth_1
These failed run(s) need to be reset prior to launching 'impl_1' again.

ERROR: [Synth 8-1749] cannot have packed dimensions of type integer [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:108]
ERROR: [Synth 8-1749] cannot have packed dimensions of type integer [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:110]
ERROR: [Synth 8-1749] cannot have packed dimensions of type integer [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:112]
INFO: [Synth 8-2350] module game_CU_2 ignored due to previous errors [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:7]
Failed to read verilog 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:31:01 2022...
[Fri Apr 15 18:31:06 2022] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1243.441 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:31:06 2022...
Vivado exited.

Bin file (C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\work\vivado\Game2\Game2.runs\impl_1\au_top_0.bin) could not be found! The build probably failed.
