Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 22:26:27 2024
| Host         : eecs-digital-15 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 memio/sample_index_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            memio/sample_index_reg[8]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.479ns (18.726%)  route 6.419ns (81.274%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=966, routed)         1.563     5.071    memio/clk_100mhz_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  memio/sample_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  memio/sample_index_reg[1]_rep/Q
                         net (fo=17, routed)          0.513     6.040    memio/sample_index_reg[1]_rep_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  memio/sample_index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    memio/sample_index_reg[0]_i_2_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  memio/sample_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    memio/sample_index_reg[4]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.063 r  memio/sample_index_reg[8]_i_1/O[0]
                         net (fo=46, routed)          5.906    12.970    memio/sample_index_reg[8]_i_1_n_7
    SLICE_X8Y65          FDRE                                         r  memio/sample_index_reg[8]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=966, routed)         1.434    14.763    memio/clk_100mhz_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  memio/sample_index_reg[8]_rep__10/C
                         clock pessimism              0.179    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X8Y65          FDRE (Setup_fdre_C_D)       -0.203    14.703    memio/sample_index_reg[8]_rep__10
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.734    




