// Seed: 514513422
module module_0 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply1 id_4
);
  assign id_4 = id_3;
  genvar id_6;
  assign id_6 = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wor id_10
    , id_20,
    input tri1 id_11,
    output tri0 id_12,
    output wor id_13,
    input uwire id_14,
    input supply0 id_15
    , id_21 = 1,
    input uwire id_16,
    output tri id_17,
    output wor id_18
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_15,
      id_18,
      id_8,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
