{"vcs1":{"timestamp_begin":1747553936.642876177, "rt":9.58, "ut":9.62, "st":0.67}}
{"vcselab":{"timestamp_begin":1747553946.308014517, "rt":0.39, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747553946.761604035, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553936.010640720}
{"VCS_COMP_START_TIME": 1747553936.010640720}
{"VCS_COMP_END_TIME": 1747553947.362887648}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486668}}
{"vcselab": {"peak_mem": 183884}}
