TimeQuest Timing Analyzer report for radioberry
Tue Feb 16 17:27:04 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'spi_sck'
 13. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 14. Slow 1200mV 85C Model Hold: 'spi_sck'
 15. Slow 1200mV 85C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 17. Slow 1200mV 85C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'spi_sck'
 19. Slow 1200mV 85C Model Removal: 'spi_sck'
 20. Slow 1200mV 85C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'spi_sck'
 52. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 53. Slow 1200mV 0C Model Hold: 'spi_sck'
 54. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 55. Slow 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Recovery: 'spi_sck'
 58. Slow 1200mV 0C Model Removal: 'spi_sck'
 59. Slow 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. MTBF Summary
 70. Synchronizer Summary
 71. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'spi_sck'
 90. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 91. Fast 1200mV 0C Model Hold: 'spi_sck'
 92. Fast 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 94. Fast 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'spi_sck'
 96. Fast 1200mV 0C Model Removal: 'spi_sck'
 97. Fast 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Propagation Delay
106. Minimum Propagation Delay
107. MTBF Summary
108. Synchronizer Summary
109. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
121. Multicorner Timing Analysis Summary
122. Setup Times
123. Hold Times
124. Clock to Output Times
125. Minimum Clock to Output Times
126. Progagation Delay
127. Minimum Progagation Delay
128. Board Trace Model Assignments
129. Input Transition Times
130. Slow Corner Signal Integrity Metrics
131. Fast Corner Signal Integrity Metrics
132. Setup Transfers
133. Hold Transfers
134. Recovery Transfers
135. Removal Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths
139. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; radioberry                                                      ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C25E144C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  14.3%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk_10mhz                                                 ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { clk_10mhz }                                                 ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.559  ; 73.75 MHz  ; 0.000 ; 6.779  ; 50.00      ; 8         ; 59          ;       ;        ;           ;            ; false    ; clk_10mhz ; pllclock_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pllclock_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; spi_sck                                                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { spi_sck }                                                   ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 100.89 MHz ; 100.89 MHz      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 126.14 MHz ; 126.14 MHz      ; spi_sck                                                   ;      ;
; 170.42 MHz ; 170.42 MHz      ; clk_10mhz                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.128 ; -508.598      ;
; spi_sck                                                   ; -3.464  ; -714.583      ;
; clk_10mhz                                                 ; 94.132  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.233 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.418 ; 0.000         ;
; clk_10mhz                                                 ; 0.455 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.145 ; -203.407      ;
; spi_sck                                                   ; -3.268 ; -550.430      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 2.082 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.106 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -4.000 ; -758.503      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.337  ; 0.000         ;
; clk_10mhz                                                 ; 49.758 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -17.128 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -17.128 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 14.287     ;
; -16.844 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.844 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.788     ; 13.998     ;
; -16.830 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.830 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.463     ;
; -16.720 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.720 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.879     ;
; -16.690 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.690 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.783     ; 13.849     ;
; -16.684 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
; -16.684 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.309     ; 14.317     ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.464 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                             ; spi_slave:spi_slave_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.739     ; 3.246      ;
; -3.458 ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; rxfreq[22]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.424     ; 2.306      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.453 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.412      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.392 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 0.938      ; 5.351      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.073      ; 5.471      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.343 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.388      ;
; -3.316 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.073      ; 5.410      ;
; -3.301 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                             ; spi_slave:spi_slave_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.844     ; 2.978      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.024      ; 5.327      ;
; -3.282 ; spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; rxfreq[26]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 2.325      ;
; -3.277 ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; rxfreq[4]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.411     ; 2.138      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.266 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.135      ;
; -3.246 ; spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; rxfreq[23]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 2.289      ;
; -3.234 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                   ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.444     ; 3.311      ;
; -3.212 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.324      ;
; -3.212 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.324      ;
; -3.212 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.324      ;
; -3.212 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.324      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.205 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.848      ; 5.074      ;
; -3.195 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.402     ; 3.314      ;
; -3.169 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                             ; spi_slave:spi_slave_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.739     ; 2.951      ;
; -3.163 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; rxfreq[28]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.424     ; 2.011      ;
; -3.153 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                             ; spi_slave:spi_slave_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.738     ; 2.936      ;
; -3.153 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; rxfreq[12]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.177     ; 2.248      ;
; -3.152 ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; rxfreq[6]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 2.065      ;
; -3.151 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.263      ;
; -3.151 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.263      ;
; -3.151 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.263      ;
; -3.151 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; 1.091      ; 5.263      ;
; -3.145 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                             ; spi_slave:spi_slave_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.739     ; 2.927      ;
; -3.139 ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; rxfreq[8]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 2.052      ;
; -3.137 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; rxfreq[29]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.424     ; 1.985      ;
; -3.095 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; rxfreq[29]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.118     ; 2.249      ;
; -3.083 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; rxfreq[11]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 1.996      ;
; -3.081 ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; rxfreq[10]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 1.994      ;
; -3.071 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; rxfreq[25]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.424     ; 1.919      ;
; -3.070 ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; rxfreq[7]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 1.983      ;
; -3.067 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.480     ; 3.108      ;
; -3.067 ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; rxfreq[5]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 1.980      ;
; -3.053 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                             ; spi_slave:spi_slave_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.203     ; 3.371      ;
; -3.038 ; spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; rxfreq[27]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 2.081      ;
; -3.029 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; rxfreq[28]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.118     ; 2.183      ;
; -3.012 ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; rxfreq[9]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.359     ; 1.925      ;
; -3.001 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.444     ; 3.078      ;
; -3.001 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; rxfreq[24]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -0.923     ; 2.350      ;
; -2.998 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; rxfreq[25]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.118     ; 2.152      ;
; -2.992 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; rxfreq[19]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 2.035      ;
; -2.977 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; rxfreq[31]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 2.020      ;
; -2.958 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.402     ; 3.077      ;
; -2.948 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; rxfreq[13]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.177     ; 2.043      ;
; -2.947 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; rxfreq[24]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.229     ; 1.990      ;
; -2.944 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                              ; spi_slave:spi_slave_inst|treg[0]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.675     ; 2.790      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.789      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.143 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.778      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.319 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.602      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.502 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.508 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.406      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.713 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.209      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.724 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.198      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.900 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.022      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
; 94.908 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.013      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.233 ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.573      ; 1.018      ;
; 0.278 ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 0.802      ;
; 0.279 ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rdata[10]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 0.803      ;
; 0.279 ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rdata[9]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 0.803      ;
; 0.279 ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 0.803      ;
; 0.376 ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rdata[20]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.456      ; 1.044      ;
; 0.391 ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.456      ; 1.059      ;
; 0.476 ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 1.000      ;
; 0.477 ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 1.001      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.492 ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.312      ; 1.016      ;
; 0.511 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.779      ;
; 0.525 ; spi_slave:spi_slave_inst|treg[36]                                                                                 ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_inst|treg[1]                                                                                  ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.528 ; spi_slave:spi_slave_inst|treg[2]                                                                                  ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_inst|treg[18]                                                                                 ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.796      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rreg[20]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rreg[10]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rreg[14]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rreg[17]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.541 ; spi_slave:spi_slave_inst|treg[25]                                                                                 ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.769      ; 1.522      ;
; 0.552 ; spi_slave:spi_slave_inst|rreg[0]                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.802      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[2]                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[23]                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[24]                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[25]                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[26]                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.803      ;
; 0.554 ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.803      ;
; 0.554 ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rreg[22]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.555 ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.804      ;
; 0.555 ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rdata[14]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.804      ;
; 0.555 ; spi_slave:spi_slave_inst|rreg[1]                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.556 ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.805      ;
; 0.560 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.828      ;
; 0.562 ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.228      ; 1.002      ;
; 0.569 ; spi_slave:spi_slave_inst|treg[35]                                                                                 ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.515      ; 1.296      ;
; 0.593 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.829      ;
; 0.611 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.325      ; 1.190      ;
; 0.633 ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.153      ; 0.998      ;
; 0.646 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.966      ;
; 0.648 ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.153      ; 1.013      ;
; 0.651 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.220      ; 1.125      ;
; 0.669 ; spi_slave:spi_slave_inst|treg[30]                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.935      ;
; 0.674 ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.153      ; 1.039      ;
; 0.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.220      ; 1.156      ;
; 0.684 ; reset_handler:reset_handler_inst|reset                                                                            ; rxFIFOReadStrobe                                                                                                                ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.636      ; 1.062      ;
; 0.715 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.951      ;
; 0.716 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 1.036      ;
; 0.722 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 1.042      ;
; 0.729 ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.995      ;
; 0.733 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.969      ;
; 0.734 ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.000      ;
; 0.736 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 1.056      ;
; 0.737 ; spi_slave:spi_slave_inst|rreg[17]                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 1.002      ;
; 0.737 ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.003      ;
; 0.743 ; spi_slave:spi_slave_inst|rreg[30]                                                                                 ; spi_slave:spi_slave_inst|rdata[31]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.977      ;
; 0.751 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.000        ; 0.289      ; 1.294      ;
; 0.751 ; spi_slave:spi_slave_inst|rreg[22]                                                                                 ; spi_slave:spi_slave_inst|rreg[23]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.017      ;
; 0.752 ; spi_slave:spi_slave_inst|rreg[29]                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.018      ;
; 0.753 ; spi_slave:spi_slave_inst|rreg[17]                                                                                 ; spi_slave:spi_slave_inst|rdata[18]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 1.002      ;
; 0.755 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.228      ; 1.237      ;
; 0.760 ; spi_slave:spi_slave_inst|treg[46]                                                                                 ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.030      ;
; 0.762 ; spi_slave:spi_slave_inst|treg[39]                                                                                 ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.032      ;
; 0.762 ; spi_slave:spi_slave_inst|treg[42]                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.032      ;
; 0.763 ; spi_slave:spi_slave_inst|treg[26]                                                                                 ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.033      ;
; 0.763 ; spi_slave:spi_slave_inst|treg[37]                                                                                 ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.033      ;
; 0.764 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 1.084      ;
; 0.764 ; spi_slave:spi_slave_inst|treg[41]                                                                                 ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.034      ;
; 0.764 ; spi_slave:spi_slave_inst|treg[44]                                                                                 ; spi_slave:spi_slave_inst|treg[45]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.034      ;
; 0.765 ; spi_slave:spi_slave_inst|rreg[26]                                                                                 ; spi_slave:spi_slave_inst|rdata[27]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.999      ;
; 0.765 ; spi_slave:spi_slave_inst|treg[38]                                                                                 ; spi_slave:spi_slave_inst|treg[39]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.035      ;
; 0.765 ; spi_slave:spi_slave_inst|treg[43]                                                                                 ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.035      ;
; 0.765 ; spi_slave:spi_slave_inst|treg[20]                                                                                 ; spi_slave:spi_slave_inst|treg[21]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.032      ;
; 0.766 ; spi_slave:spi_slave_inst|treg[40]                                                                                 ; spi_slave:spi_slave_inst|treg[41]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.036      ;
; 0.766 ; spi_slave:spi_slave_inst|treg[45]                                                                                 ; spi_slave:spi_slave_inst|treg[46]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.036      ;
; 0.766 ; spi_slave:spi_slave_inst|treg[17]                                                                                 ; spi_slave:spi_slave_inst|treg[18]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.033      ;
; 0.767 ; spi_slave:spi_slave_inst|treg[16]                                                                                 ; spi_slave:spi_slave_inst|treg[17]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.034      ;
; 0.769 ; spi_slave:spi_slave_inst|treg[21]                                                                                 ; spi_slave:spi_slave_inst|treg[22]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.036      ;
; 0.774 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.040      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.418 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.153      ;
; 0.419 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.154      ;
; 0.422 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.157      ;
; 0.423 ; receiver:receiver_inst|firX8R8:fir2|Iacc[14]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.160      ;
; 0.430 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.165      ;
; 0.434 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.169      ;
; 0.435 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.162      ;
; 0.436 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.171      ;
; 0.438 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.167      ;
; 0.439 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.169      ;
; 0.439 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.166      ;
; 0.442 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.170      ;
; 0.442 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.171      ;
; 0.442 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.177      ;
; 0.442 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.171      ;
; 0.442 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.169      ;
; 0.443 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.172      ;
; 0.444 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.171      ;
; 0.444 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.174      ;
; 0.444 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.172      ;
; 0.445 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.174      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.173      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.173      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|Iacc[15]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.183      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.447 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.174      ;
; 0.447 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.177      ;
; 0.449 ; receiver:receiver_inst|firX8R8:fir2|Iacc[13]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.186      ;
; 0.449 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.449 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.450 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.177      ;
; 0.451 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.186      ;
; 0.451 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.178      ;
; 0.452 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.180      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                      ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.181      ;
; 0.454 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.189      ;
; 0.454 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.189      ;
; 0.455 ; incnt[2]                                                                                                          ; incnt[2]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~porta_address_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.180      ;
; 0.456 ; incnt[3]                                                                                                          ; incnt[3]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.186      ;
; 0.458 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.186      ;
; 0.459 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.188      ;
; 0.462 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.189      ;
; 0.464 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.199      ;
; 0.465 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.194      ;
; 0.466 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.196      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.196      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.197      ;
; 0.471 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.200      ;
; 0.472 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.201      ;
; 0.474 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.203      ;
; 0.476 ; receiver:receiver_inst|firX8R8:fir2|waddr[6]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.205      ;
; 0.477 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.204      ;
; 0.477 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.204      ;
; 0.479 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.206      ;
; 0.479 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.215      ;
; 0.479 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.206      ;
; 0.479 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.206      ;
; 0.480 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.205      ;
; 0.481 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.216      ;
; 0.482 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.209      ;
; 0.482 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.211      ;
; 0.483 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.210      ;
; 0.483 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.210      ;
; 0.484 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.211      ;
; 0.484 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.211      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.212      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.212      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.214      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.213      ;
; 0.486 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.777      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.216      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.214      ;
; 0.486 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.777      ;
; 0.488 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.215      ;
; 0.489 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.218      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.215      ;
; 0.493 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.223      ;
; 0.495 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.231      ;
; 0.496 ; receiver:receiver_inst|firX8R8:fir2|Iacc[12]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.233      ;
; 0.499 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.224      ;
; 0.501 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.230      ;
; 0.502 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.043      ;
; 0.752 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.043      ;
; 0.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 1.092 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.108 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; counter[12]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; counter[14]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; counter[2]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; counter[18]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter[8]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter[0]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter[16]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.403      ;
; 1.112 ; counter[6]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.403      ;
; 1.112 ; counter[4]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.403      ;
; 1.112 ; counter[20]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.404      ;
; 1.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.404      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -5.145 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.949     ; 3.830      ;
; -5.145 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.949     ; 3.830      ;
; -5.145 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.949     ; 3.830      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.968     ; 3.810      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.968     ; 3.810      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.968     ; 3.810      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.968     ; 3.810      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.144 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.963     ; 3.815      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -5.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.965     ; 3.812      ;
; -4.686 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.494     ; 3.826      ;
; -4.674 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.496     ; 3.812      ;
; -4.673 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.494     ; 3.813      ;
; -4.673 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.495     ; 3.812      ;
; -4.670 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.494     ; 3.810      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                                                                                               ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.268 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.091      ; 3.850      ;
; -3.268 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.091      ; 3.850      ;
; -3.268 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.091      ; 3.850      ;
; -3.268 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.091      ; 3.850      ;
; -3.268 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.091      ; 3.850      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.232     ; 3.848      ;
; -3.019 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[0]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.338      ; 3.848      ;
; -3.019 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[24]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.338      ; 3.848      ;
; -3.013 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[4]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 3.849      ;
; -3.013 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[23]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 3.849      ;
; -3.013 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[35]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 3.849      ;
; -2.999 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.336      ; 3.826      ;
; -2.995 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.344      ; 3.830      ;
; -2.995 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.344      ; 3.830      ;
; -2.995 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.344      ; 3.830      ;
; -2.959 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 3.848      ;
; -2.959 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 3.848      ;
; -2.959 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 3.848      ;
; -2.785 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.539      ; 3.815      ;
; -2.785 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.539      ; 3.815      ;
; -2.785 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.539      ; 3.815      ;
; -2.785 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.539      ; 3.815      ;
; -2.743 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.696      ; 4.345      ;
; -2.743 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.696      ; 4.345      ;
; -2.743 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.696      ; 4.345      ;
; -2.743 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.696      ; 4.345      ;
; -2.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.697      ; 4.345      ;
; -2.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.697      ; 4.345      ;
; -2.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.697      ; 4.345      ;
; -2.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.697      ; 4.345      ;
; -2.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.771      ; 4.326      ;
; -2.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.771      ; 4.326      ;
; -2.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.771      ; 4.326      ;
; -2.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.771      ; 4.326      ;
; -2.640 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.798      ; 4.344      ;
; -2.640 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.798      ; 4.344      ;
; -2.640 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.798      ; 4.344      ;
; -2.640 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.798      ; 4.344      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[39]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.626 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.732      ; 3.849      ;
; -2.619 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.822      ; 4.347      ;
; -2.619 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.822      ; 4.347      ;
; -2.619 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.822      ; 4.347      ;
; -2.619 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.822      ; 4.347      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.617 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.702      ; 3.810      ;
; -2.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.829      ; 4.346      ;
; -2.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.829      ; 4.346      ;
; -2.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.829      ; 4.346      ;
; -2.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.829      ; 4.346      ;
; -2.606 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.703      ; 4.347      ;
; -2.605 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.704      ; 4.347      ;
; -2.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.837      ; 4.345      ;
; -2.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.837      ; 4.345      ;
; -2.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.837      ; 4.345      ;
; -2.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.837      ; 4.345      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.872      ; 4.344      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.872      ; 4.344      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.872      ; 4.344      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.872      ; 4.344      ;
; -2.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.330      ;
; -2.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.330      ;
; -2.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.330      ;
; -2.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.330      ;
; -2.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.861      ; 4.326      ;
; -2.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.861      ; 4.326      ;
; -2.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.861      ; 4.326      ;
; -2.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.861      ; 4.326      ;
; -2.534 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.888      ; 4.328      ;
; -2.534 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.888      ; 4.328      ;
; -2.534 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.888      ; 4.328      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                                                                                                  ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.082 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.253      ; 3.577      ;
; 2.082 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.253      ; 3.577      ;
; 2.082 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.253      ; 3.577      ;
; 2.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.578      ;
; 2.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.578      ;
; 2.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.578      ;
; 2.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.578      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.218      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.177      ; 3.578      ;
; 2.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.576      ;
; 2.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.168 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.576      ;
; 2.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 3.560      ;
; 2.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 3.560      ;
; 2.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 3.560      ;
; 2.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 3.560      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.252 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 3.576      ;
; 2.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.039      ; 3.560      ;
; 2.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.039      ; 3.560      ;
; 2.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.039      ; 3.560      ;
; 2.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.039      ; 3.560      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.054      ; 3.578      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.054      ; 3.578      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.054      ; 3.578      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.054      ; 3.578      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.054      ; 3.578      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[21]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.577      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 3.578      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 3.578      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.316 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.561      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.576      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.558      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.558      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.558      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.558      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 3.576      ;
; 2.359 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.561      ;
; 2.359 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.561      ;
; 2.359 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.561      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.561      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.561      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.561      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 5.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.861     ; 3.538      ;
; 5.109 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.863     ; 3.539      ;
; 5.109 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.862     ; 3.540      ;
; 5.110 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.862     ; 3.541      ;
; 5.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.862     ; 3.557      ;
; 5.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.355     ; 3.536      ;
; 5.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.355     ; 3.536      ;
; 5.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.355     ; 3.536      ;
; 5.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.355     ; 3.536      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.352     ; 3.540      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.599 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.350     ; 3.542      ;
; 5.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.335     ; 3.560      ;
; 5.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.335     ; 3.560      ;
; 5.602 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.335     ; 3.560      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]~_Duplicate_1                                                                                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ;
; 6.337 ; 6.738        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[18]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[19]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[20]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[21]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[22]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[23]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[24]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[25]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[26]                 ;
; 6.338 ; 6.739        ; 0.401          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[27]                 ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.833 ; 50.053       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.854 ; 49.854       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.854 ; 49.854       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 3.087 ; 3.626 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.087 ; 3.626 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.611 ; 1.841 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 3.175 ; 3.477 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.175 ; 3.477 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.729 ; -1.056 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.729 ; -1.056 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.642 ; -0.901 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; -0.875 ; -1.192 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.875 ; -1.192 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 6.170  ; 6.066  ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 6.583  ; 6.460  ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 11.802 ; 11.943 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 10.753 ; 10.312 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 10.500 ; 10.521 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 10.032 ; 9.791  ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 6.040  ; 5.936  ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 6.437  ; 6.314  ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 9.706  ; 9.817  ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 8.692  ; 8.385  ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 10.302 ; 10.329 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 9.741  ; 9.508  ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.703 ;       ;       ; 6.995 ;
; ad9866_clk ; ad9866_txclk ; 6.703 ;       ;       ; 6.995 ;
; spi_ce[0]  ; spi_miso     ; 7.633 ; 7.249 ; 7.798 ; 7.414 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.552 ;       ;       ; 6.834 ;
; ad9866_clk ; ad9866_txclk ; 6.552 ;       ;       ; 6.834 ;
; spi_ce[0]  ; spi_miso     ; 7.355 ; 6.987 ; 7.516 ; 7.148 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.835         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -1.768       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -3.067       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.819         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -1.992       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -2.827       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.788         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -1.963       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -2.825       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.632         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; -1.907       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; -2.725       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.576         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -1.381       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -3.195       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.510         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -1.794       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; -2.716       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.507         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -1.772       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; -2.735       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.478         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; -1.520       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -2.958       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.467         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -1.948       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -2.519       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.336         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; -1.522       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -2.814       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.239         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -1.558       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; -2.681       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.044         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; -1.679       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -2.365       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 106.89 MHz ; 106.89 MHz      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 128.8 MHz  ; 128.8 MHz       ; spi_sck                                                   ;      ;
; 184.57 MHz ; 184.57 MHz      ; clk_10mhz                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.491 ; -460.709      ;
; spi_sck                                                   ; -3.382  ; -666.227      ;
; clk_10mhz                                                 ; 94.582  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.174 ; 0.000         ;
; clk_10mhz                                                 ; 0.403 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.432 ; -174.999      ;
; spi_sck                                                   ; -2.926 ; -460.049      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 1.675 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.463 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -4.000 ; -764.388      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.349  ; 0.000         ;
; clk_10mhz                                                 ; 49.753 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -15.491 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.491 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 13.015     ;
; -15.208 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.208 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.180     ;
; -15.206 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.206 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.424     ; 12.725     ;
; -15.152 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.152 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.676     ;
; -15.113 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.113 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.419     ; 12.637     ;
; -15.082 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
; -15.082 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 13.054     ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.382 ; spi_slave:spi_slave_inst|rdata[22]                                                                                                ; rxfreq[22]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.455     ; 2.216      ;
; -3.336 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                            ; spi_slave:spi_slave_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.768     ; 3.090      ;
; -3.226 ; spi_slave:spi_slave_inst|rdata[26]                                                                                                ; rxfreq[26]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 2.229      ;
; -3.200 ; spi_slave:spi_slave_inst|rdata[23]                                                                                                ; rxfreq[23]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 2.203      ;
; -3.181 ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; rxfreq[4]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.440     ; 2.030      ;
; -3.180 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                            ; spi_slave:spi_slave_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.856     ; 2.846      ;
; -3.101 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; rxfreq[12]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.228     ; 2.162      ;
; -3.094 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                ; rxfreq[28]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.455     ; 1.928      ;
; -3.091 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.522     ; 3.091      ;
; -3.082 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                            ; spi_slave:spi_slave_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.768     ; 2.836      ;
; -3.077 ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; rxfreq[6]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.973      ;
; -3.068 ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; rxfreq[8]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.964      ;
; -3.066 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                ; rxfreq[29]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.455     ; 1.900      ;
; -3.050 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.478     ; 3.094      ;
; -3.049 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                            ; spi_slave:spi_slave_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.768     ; 2.803      ;
; -3.046 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                            ; spi_slave:spi_slave_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.758     ; 2.810      ;
; -3.046 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                ; rxfreq[29]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.172     ; 2.163      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.041 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.989      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.040 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 0.926      ; 4.988      ;
; -3.012 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; rxfreq[11]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.908      ;
; -3.011 ; spi_slave:spi_slave_inst|rdata[10]                                                                                                ; rxfreq[10]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.907      ;
; -3.003 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                ; rxfreq[25]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.455     ; 1.837      ;
; -2.999 ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; rxfreq[7]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.895      ;
; -2.995 ; spi_slave:spi_slave_inst|rdata[27]                                                                                                ; rxfreq[27]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.998      ;
; -2.994 ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; rxfreq[5]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.890      ;
; -2.990 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.037      ; 5.049      ;
; -2.990 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                ; rxfreq[28]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.172     ; 2.107      ;
; -2.989 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.037      ; 5.048      ;
; -2.985 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                            ; spi_slave:spi_slave_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.278     ; 3.229      ;
; -2.959 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; rxfreq[24]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.003     ; 2.245      ;
; -2.958 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                ; rxfreq[25]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.172     ; 2.075      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.952 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.966      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.951 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.992      ; 4.965      ;
; -2.949 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.560     ; 2.911      ;
; -2.948 ; spi_slave:spi_slave_inst|rdata[9]                                                                                                 ; rxfreq[9]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.393     ; 1.844      ;
; -2.942 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; rxfreq[19]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.945      ;
; -2.932 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; rxfreq[31]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.935      ;
; -2.897 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; rxfreq[24]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.900      ;
; -2.894 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; rxfreq[13]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.228     ; 1.955      ;
; -2.884 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                             ; spi_slave:spi_slave_inst|treg[0]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.721     ; 2.685      ;
; -2.883 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; rxfreq[17]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.228     ; 1.944      ;
; -2.883 ; spi_slave:spi_slave_inst|rdata[21]                                                                                                ; rxfreq[21]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.886      ;
; -2.873 ; spi_slave:spi_slave_inst|rdata[20]                                                                                                ; rxfreq[20]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.876      ;
; -2.871 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; rxfreq[19]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.003     ; 2.157      ;
; -2.869 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                 ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.522     ; 2.869      ;
; -2.865 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; rxfreq[31]~_Duplicate_1            ; spi_sck      ; spi_sck     ; 0.500        ; -1.003     ; 2.151      ;
; -2.864 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                             ; spi_slave:spi_slave_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 2.717      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.860 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.715      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.859 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.833      ; 4.714      ;
; -2.850 ; spi_slave:spi_slave_inst|rdata[30]                                                                                                ; rxfreq[30]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.286     ; 1.853      ;
; -2.848 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; rxfreq[15]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.228     ; 1.909      ;
; -2.842 ; spi_slave:spi_slave_inst|rdata[14]                                                                                                ; rxfreq[14]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.228     ; 1.903      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.582 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.349      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.583 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.348      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.757 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.174      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.841 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.084      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 94.894 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.037      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.089 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.843      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.090 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.842      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.691      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
; 95.264 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.668      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.546      ; 0.915      ;
; 0.227 ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.743      ;
; 0.228 ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rdata[9]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.744      ;
; 0.229 ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.745      ;
; 0.231 ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rdata[10]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.747      ;
; 0.317 ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rdata[20]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.454      ; 0.966      ;
; 0.329 ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.454      ; 0.978      ;
; 0.405 ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.921      ;
; 0.406 ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.922      ;
; 0.418 ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.321      ; 0.934      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.467 ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.236      ; 0.898      ;
; 0.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.717      ;
; 0.471 ; spi_slave:spi_slave_inst|treg[25]                                                                                 ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.691      ; 1.357      ;
; 0.485 ; spi_slave:spi_slave_inst|treg[35]                                                                                 ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.480      ; 1.160      ;
; 0.494 ; spi_slave:spi_slave_inst|treg[1]                                                                                  ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.735      ;
; 0.495 ; spi_slave:spi_slave_inst|treg[36]                                                                                 ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_inst|treg[18]                                                                                 ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.498 ; spi_slave:spi_slave_inst|treg[2]                                                                                  ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.739      ;
; 0.500 ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rreg[20]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rreg[14]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rreg[17]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rdata[14]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rreg[10]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.504 ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.505 ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.747      ;
; 0.512 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_inst|rreg[0]                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.758      ;
; 0.516 ; spi_slave:spi_slave_inst|rreg[2]                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.758      ;
; 0.516 ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.758      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rreg[22]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[23]                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[24]                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[25]                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[26]                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.519 ; spi_slave:spi_slave_inst|rreg[1]                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.761      ;
; 0.545 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.307      ; 1.082      ;
; 0.547 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.761      ;
; 0.556 ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.897      ;
; 0.571 ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.912      ;
; 0.592 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.892      ;
; 0.592 ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.933      ;
; 0.604 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.188      ; 1.022      ;
; 0.625 ; spi_slave:spi_slave_inst|treg[30]                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.867      ;
; 0.632 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.188      ; 1.050      ;
; 0.633 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.933      ;
; 0.639 ; reset_handler:reset_handler_inst|reset                                                                            ; rxFIFOReadStrobe                                                                                                                ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.589      ; 0.953      ;
; 0.640 ; spi_slave:spi_slave_inst|rreg[30]                                                                                 ; spi_slave:spi_slave_inst|rdata[31]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.874      ;
; 0.649 ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.891      ;
; 0.658 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.958      ;
; 0.660 ; spi_slave:spi_slave_inst|rreg[26]                                                                                 ; spi_slave:spi_slave_inst|rdata[27]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.894      ;
; 0.661 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.875      ;
; 0.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.971      ;
; 0.672 ; spi_slave:spi_slave_inst|rreg[22]                                                                                 ; spi_slave:spi_slave_inst|rdata[23]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.906      ;
; 0.679 ; spi_slave:spi_slave_inst|rreg[17]                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.923      ;
; 0.680 ; spi_slave:spi_slave_inst|rreg[0]                                                                                  ; spi_slave:spi_slave_inst|rdata[1]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.914      ;
; 0.680 ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.922      ;
; 0.681 ; spi_slave:spi_slave_inst|rreg[17]                                                                                 ; spi_slave:spi_slave_inst|rdata[18]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.923      ;
; 0.681 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.895      ;
; 0.681 ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.923      ;
; 0.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.211      ; 1.124      ;
; 0.683 ; spi_slave:spi_slave_inst|rreg[2]                                                                                  ; spi_slave:spi_slave_inst|rdata[3]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.917      ;
; 0.688 ; spi_slave:spi_slave_inst|rreg[23]                                                                                 ; spi_slave:spi_slave_inst|rdata[24]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.922      ;
; 0.692 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.938      ;
; 0.693 ; spi_slave:spi_slave_inst|rreg[22]                                                                                 ; spi_slave:spi_slave_inst|rreg[23]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.935      ;
; 0.694 ; spi_slave:spi_slave_inst|rreg[29]                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.936      ;
; 0.702 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.916      ;
; 0.704 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 1.004      ;
; 0.710 ; spi_slave:spi_slave_inst|treg[46]                                                                                 ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.953      ;
; 0.711 ; spi_slave:spi_slave_inst|treg[42]                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.954      ;
; 0.712 ; spi_slave:spi_slave_inst|treg[26]                                                                                 ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.955      ;
; 0.712 ; spi_slave:spi_slave_inst|treg[37]                                                                                 ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.955      ;
; 0.712 ; spi_slave:spi_slave_inst|treg[39]                                                                                 ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.955      ;
; 0.712 ; spi_slave:spi_slave_inst|treg[20]                                                                                 ; spi_slave:spi_slave_inst|treg[21]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.954      ;
; 0.713 ; spi_slave:spi_slave_inst|treg[16]                                                                                 ; spi_slave:spi_slave_inst|treg[17]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.956      ;
; 0.713 ; spi_slave:spi_slave_inst|treg[17]                                                                                 ; spi_slave:spi_slave_inst|treg[18]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.956      ;
; 0.714 ; spi_slave:spi_slave_inst|treg[38]                                                                                 ; spi_slave:spi_slave_inst|treg[39]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.957      ;
; 0.715 ; spi_slave:spi_slave_inst|treg[41]                                                                                 ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.958      ;
; 0.715 ; spi_slave:spi_slave_inst|treg[43]                                                                                 ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.958      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.683 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 1.005 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.272      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.010 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.276      ;
; 1.011 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.277      ;
; 1.013 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.283      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; counter[2]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.287      ;
; 1.022 ; counter[18]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.288      ;
; 1.023 ; counter[8]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; counter[12]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.289      ;
; 1.023 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.289      ;
; 1.024 ; counter[0]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; counter[6]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; counter[14]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.290      ;
; 1.024 ; counter[4]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.290      ;
; 1.026 ; counter[16]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.292      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; incnt[2]                                                                                                          ; incnt[2]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                      ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|Iacc[14]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.060      ;
; 0.404 ; incnt[3]                                                                                                          ; incnt[3]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.415 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.071      ;
; 0.417 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.067      ;
; 0.418 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.074      ;
; 0.423 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.073      ;
; 0.423 ; receiver:receiver_inst|firX8R8:fir2|Iacc[15]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.080      ;
; 0.424 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.074      ;
; 0.424 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.080      ;
; 0.424 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.080      ;
; 0.425 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.073      ;
; 0.425 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.081      ;
; 0.427 ; receiver:receiver_inst|firX8R8:fir2|Iacc[13]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.084      ;
; 0.428 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~porta_address_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.074      ;
; 0.431 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.081      ;
; 0.431 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.080      ;
; 0.431 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.079      ;
; 0.433 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.082      ;
; 0.433 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.089      ;
; 0.433 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.089      ;
; 0.434 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.083      ;
; 0.436 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.084      ;
; 0.436 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.084      ;
; 0.438 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.087      ;
; 0.439 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.088      ;
; 0.439 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.088      ;
; 0.439 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.088      ;
; 0.440 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.087      ;
; 0.440 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.089      ;
; 0.440 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.088      ;
; 0.441 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.088      ;
; 0.441 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.091      ;
; 0.441 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.097      ;
; 0.441 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.090      ;
; 0.443 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.090      ;
; 0.443 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.090      ;
; 0.445 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.094      ;
; 0.445 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.101      ;
; 0.445 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.093      ;
; 0.447 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.103      ;
; 0.448 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.095      ;
; 0.449 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.715      ;
; 0.449 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.096      ;
; 0.450 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.096      ;
; 0.451 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.100      ;
; 0.451 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.717      ;
; 0.452 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.099      ;
; 0.453 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.102      ;
; 0.453 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.109      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.101      ;
; 0.455 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.111      ;
; 0.455 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.102      ;
; 0.456 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.102      ;
; 0.456 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.103      ;
; 0.458 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.108      ;
; 0.458 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.114      ;
; 0.460 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.460 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.462 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.109      ;
; 0.462 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[2]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.112      ;
; 0.463 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[5]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.112      ;
; 0.463 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.109      ;
; 0.463 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.119      ;
; 0.464 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.113      ;
; 0.465 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.112      ;
; 0.466 ; receiver:receiver_inst|firX8R8:fir2|waddr[6]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.115      ;
; 0.466 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.115      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.118      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.117      ;
; 0.470 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.471 ; receiver:receiver_inst|cordic:cordic_inst|Z[5][0]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[6][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; receiver:receiver_inst|firX8R8:fir2|Iacc[12]                                                                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.128      ;
; 0.471 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.127      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][1]                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[10][1]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.122      ;
; 0.473 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.120      ;
; 0.474 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.121      ;
; 0.475 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.122      ;
; 0.475 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                             ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.122      ;
; 0.475 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                          ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.131      ;
; 0.475 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.131      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.432 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.561     ; 3.506      ;
; -4.431 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.493      ;
; -4.431 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.561     ; 3.505      ;
; -4.431 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.572     ; 3.494      ;
; -4.431 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.572     ; 3.494      ;
; -4.431 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.561     ; 3.505      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.573     ; 3.492      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.575     ; 3.490      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.575     ; 3.490      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.575     ; 3.490      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.575     ; 3.490      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -4.430 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.571     ; 3.494      ;
; -3.996 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.129     ; 3.502      ;
; -3.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.131     ; 3.492      ;
; -3.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.130     ; 3.493      ;
; -3.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.130     ; 3.493      ;
; -3.982 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.127     ; 3.490      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                                                                                                ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.926 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.106      ; 3.524      ;
; -2.926 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.106      ; 3.524      ;
; -2.926 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.106      ; 3.524      ;
; -2.926 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.106      ; 3.524      ;
; -2.926 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.106      ; 3.524      ;
; -2.719 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[0]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.311      ; 3.522      ;
; -2.719 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[24]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.311      ; 3.522      ;
; -2.714 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[4]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.317      ; 3.523      ;
; -2.714 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[23]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.317      ; 3.523      ;
; -2.714 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[35]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.317      ; 3.523      ;
; -2.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.317      ; 3.501      ;
; -2.684 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.329      ; 3.505      ;
; -2.684 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.329      ; 3.505      ;
; -2.684 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.329      ; 3.505      ;
; -2.667 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.363      ; 3.522      ;
; -2.667 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.363      ; 3.522      ;
; -2.667 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.363      ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.637 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.107     ; 3.522      ;
; -2.497 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.505      ; 3.494      ;
; -2.497 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.505      ; 3.494      ;
; -2.497 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.505      ; 3.494      ;
; -2.497 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.505      ; 3.494      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[39]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.347 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.684      ; 3.523      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.340 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.658      ; 3.490      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.747      ; 3.960      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.747      ; 3.960      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.747      ; 3.960      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.747      ; 3.960      ;
; -2.292 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.963      ;
; -2.292 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.963      ;
; -2.292 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.963      ;
; -2.292 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.963      ;
; -2.207 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.841      ; 3.962      ;
; -2.207 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.841      ; 3.962      ;
; -2.207 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.841      ; 3.962      ;
; -2.207 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.841      ; 3.962      ;
; -2.203 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.828      ; 3.945      ;
; -2.203 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.828      ; 3.945      ;
; -2.203 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.828      ; 3.945      ;
; -2.203 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.828      ; 3.945      ;
; -2.182 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.753      ; 3.964      ;
; -2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.763      ; 3.967      ;
; -2.174 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.873      ; 3.961      ;
; -2.174 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.873      ; 3.961      ;
; -2.174 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.873      ; 3.961      ;
; -2.174 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.873      ; 3.961      ;
; -2.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.962      ;
; -2.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.962      ;
; -2.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.962      ;
; -2.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.962      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.895      ; 3.961      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.895      ; 3.961      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.895      ; 3.961      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.895      ; 3.961      ;
; -2.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.908      ; 3.959      ;
; -2.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.908      ; 3.959      ;
; -2.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.908      ; 3.959      ;
; -2.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.908      ; 3.959      ;
; -2.130 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.949      ;
; -2.130 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.949      ;
; -2.130 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.949      ;
; -2.130 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.949      ;
; -2.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.903      ; 3.944      ;
; -2.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.903      ; 3.944      ;
; -2.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.903      ; 3.944      ;
; -2.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.903      ; 3.944      ;
; -2.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.931      ; 3.947      ;
; -2.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.931      ; 3.947      ;
; -2.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.931      ; 3.947      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.675 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.306      ; 3.206      ;
; 1.675 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.306      ; 3.206      ;
; 1.675 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.306      ; 3.206      ;
; 1.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.296      ; 3.207      ;
; 1.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.296      ; 3.207      ;
; 1.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.296      ; 3.207      ;
; 1.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.296      ; 3.207      ;
; 1.706 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.276      ; 3.207      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.745 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.236      ; 3.206      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.229      ; 3.205      ;
; 1.755 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.225      ; 3.205      ;
; 1.755 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.225      ; 3.205      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.835 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.144      ; 3.204      ;
; 1.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.191      ;
; 1.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.191      ;
; 1.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.191      ;
; 1.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.191      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[21]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.206      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.191      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.191      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.191      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.191      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.096      ; 3.207      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.096      ; 3.207      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.096      ; 3.207      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.096      ; 3.207      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.096      ; 3.207      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.067      ; 3.206      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.067      ; 3.206      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.915 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.204      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.049      ; 3.191      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.950 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 3.205      ;
; 1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.011      ; 3.188      ;
; 1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.011      ; 3.188      ;
; 1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.011      ; 3.188      ;
; 1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.011      ; 3.188      ;
; 1.960 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.191      ;
; 1.960 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.191      ;
; 1.960 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.191      ;
; 1.973 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.993      ; 3.191      ;
; 1.973 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.993      ; 3.191      ;
; 1.973 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.993      ; 3.191      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.570     ; 3.169      ;
; 4.469 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.573     ; 3.172      ;
; 4.470 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.575     ; 3.171      ;
; 4.470 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.574     ; 3.172      ;
; 4.484 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.573     ; 3.187      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.035     ; 3.172      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.038     ; 3.169      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.038     ; 3.169      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.038     ; 3.169      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.038     ; 3.169      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.931 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.033     ; 3.174      ;
; 4.932 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.034     ; 3.174      ;
; 4.932 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.034     ; 3.174      ;
; 4.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.022     ; 3.190      ;
; 4.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.022     ; 3.190      ;
; 4.937 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.022     ; 3.191      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]~_Duplicate_1                                                                                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ;
; 6.349 ; 6.731        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[18]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[19]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[20]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[21]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[22]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[23]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[24]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[25]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[26]                 ;
; 6.350 ; 6.732        ; 0.382          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[27]                 ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 2.548 ; 3.074 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 2.548 ; 3.074 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.290 ; 1.325 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 2.897 ; 3.009 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 2.897 ; 3.009 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.447 ; -0.674 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.447 ; -0.674 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.395 ; -0.502 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; -0.726 ; -0.954 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.726 ; -0.954 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 5.892  ; 5.757  ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 6.287  ; 6.121  ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 11.040 ; 11.467 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 10.278 ; 9.598  ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 10.159 ; 10.076 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 9.542  ; 9.167  ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 5.777 ; 5.642 ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 6.155 ; 5.992 ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 9.151 ; 9.475 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 8.331 ; 7.867 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 9.981 ; 9.909 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 9.276 ; 8.916 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.293 ;       ;       ; 6.470 ;
; ad9866_clk ; ad9866_txclk ; 6.293 ;       ;       ; 6.470 ;
; spi_ce[0]  ; spi_miso     ; 7.156 ; 6.780 ; 7.166 ; 6.790 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.161 ;       ;       ; 6.335 ;
; ad9866_clk ; ad9866_txclk ; 6.161 ;       ;       ; 6.335 ;
; spi_ce[0]  ; spi_miso     ; 6.900 ; 6.539 ; 6.914 ; 6.553 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.624         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -1.675       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -2.949       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.606         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -1.891       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -2.715       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.576         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -1.852       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -2.724       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.439         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; -1.821       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; -2.618       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.345         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -1.295       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -3.050       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.328         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -1.719       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; -2.609       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.310         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -1.637       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; -2.673       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.277         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -1.844       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -2.433       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.260         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; -1.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -2.825       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; -1.432       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -2.702       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.088         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -1.473       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; -2.615       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.797         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; -1.552       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -2.245       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.290 ; -246.433      ;
; spi_sck                                                   ; -1.409 ; -158.505      ;
; clk_10mhz                                                 ; 97.432 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -0.050 ; -0.050        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.146  ; 0.000         ;
; clk_10mhz                                                 ; 0.187  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.628 ; -64.114       ;
; spi_sck                                                   ; -1.009 ; -143.132      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.954 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.427 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -3.000 ; -485.105      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.528  ; 0.000         ;
; clk_10mhz                                                 ; 49.270 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -8.290 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.290 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.282      ;
; -8.152 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.152 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.333      ;
; -8.139 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.139 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 6.120      ;
; -8.085 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.085 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[24] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.077      ;
; -8.084 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.084 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.747     ; 6.265      ;
; -8.067 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
; -8.067 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[23] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 6.059      ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                           ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.409 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.581     ; 1.303      ;
; -1.409 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.581     ; 1.303      ;
; -1.409 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.581     ; 1.303      ;
; -1.409 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.581     ; 1.303      ;
; -1.372 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.327      ;
; -1.372 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.327      ;
; -1.372 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.327      ;
; -1.372 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.327      ;
; -1.367 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.322      ;
; -1.367 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.322      ;
; -1.367 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.322      ;
; -1.367 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.322      ;
; -1.363 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a8~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.372      ;
; -1.233 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.603     ; 1.105      ;
; -1.233 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.603     ; 1.105      ;
; -1.233 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.603     ; 1.105      ;
; -1.233 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.603     ; 1.105      ;
; -1.220 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.598     ; 1.097      ;
; -1.220 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.598     ; 1.097      ;
; -1.220 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.598     ; 1.097      ;
; -1.220 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.598     ; 1.097      ;
; -1.197 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.545     ; 1.127      ;
; -1.197 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.545     ; 1.127      ;
; -1.197 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.545     ; 1.127      ;
; -1.197 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.545     ; 1.127      ;
; -1.187 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.581     ; 1.135      ;
; -1.184 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 1.120      ;
; -1.184 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 1.120      ;
; -1.184 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 1.120      ;
; -1.184 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.598     ; 1.115      ;
; -1.183 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.519     ; 1.139      ;
; -1.183 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.519     ; 1.139      ;
; -1.183 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.519     ; 1.139      ;
; -1.183 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.519     ; 1.139      ;
; -1.181 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.545     ; 1.165      ;
; -1.172 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.516     ; 1.131      ;
; -1.172 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.516     ; 1.131      ;
; -1.172 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.516     ; 1.131      ;
; -1.172 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.516     ; 1.131      ;
; -1.171 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.126      ;
; -1.171 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.126      ;
; -1.171 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.126      ;
; -1.171 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.126      ;
; -1.170 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 1.106      ;
; -1.128 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 1.137      ;
; -1.120 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.623     ; 1.004      ;
; -1.077 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.548     ; 1.004      ;
; -1.077 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.548     ; 1.004      ;
; -1.077 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.548     ; 1.004      ;
; -1.077 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.548     ; 1.004      ;
; -1.030 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.524     ; 0.981      ;
; -1.030 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.524     ; 0.981      ;
; -1.030 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.524     ; 0.981      ;
; -1.030 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.524     ; 0.981      ;
; -1.027 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.584     ; 0.918      ;
; -1.027 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.584     ; 0.918      ;
; -1.027 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.584     ; 0.918      ;
; -1.027 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.584     ; 0.918      ;
; -1.025 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.603     ; 0.951      ;
; -1.005 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.524     ; 1.010      ;
; -1.001 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 0.937      ;
; -0.998 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.571     ; 0.934      ;
; -0.991 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.586     ; 0.912      ;
; -0.991 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_sck      ; spi_sck     ; 0.500        ; -0.586     ; 0.912      ;
; -0.991 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.500        ; -0.586     ; 0.912      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[3]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[2]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[1]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[0]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[31]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[30]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[27]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[26]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[24]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[23]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[21]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[20]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.970 ; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|rdata[19]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.324      ;
; -0.959 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.623     ; 0.843      ;
; -0.954 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                               ; spi_sck      ; spi_sck     ; 0.500        ; -0.607     ; 0.854      ;
; -0.954 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                               ; spi_sck      ; spi_sck     ; 0.500        ; -0.607     ; 0.854      ;
; -0.954 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.607     ; 0.854      ;
; -0.954 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.607     ; 0.854      ;
; -0.950 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.623     ; 0.834      ;
; -0.948 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.623     ; 0.832      ;
; -0.944 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.520     ; 0.953      ;
; -0.944 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.519     ; 0.954      ;
; -0.933 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.516     ; 0.946      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[3]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[2]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[1]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[0]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[31]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[30]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[27]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[26]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[24]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[23]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[21]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
; -0.926 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[20]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.347      ; 2.280      ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.519      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.437 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.514      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.516 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.435      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.531 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.415      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.687 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.264      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.692 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.259      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.188      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.180      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.050 ; reset_handler:reset_handler_inst|reset                                                                            ; rxFIFOReadStrobe                                                                                                                ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.848      ; 0.412      ;
; 0.048  ; reset_handler:reset_handler_inst|reset                                                                            ; spivalid~reg0                                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.042      ; 0.704      ;
; 0.068  ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.245      ; 0.397      ;
; 0.097  ; spi_slave:spi_slave_inst|treg[25]                                                                                 ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.421      ; 0.602      ;
; 0.145  ; spi_slave:spi_slave_inst|treg[35]                                                                                 ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.295      ; 0.524      ;
; 0.169  ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rdata[20]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.167      ; 0.420      ;
; 0.177  ; spi_slave:spi_slave_inst|rreg[20]                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.167      ; 0.428      ;
; 0.179  ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.317      ;
; 0.180  ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rdata[9]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.318      ;
; 0.180  ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.318      ;
; 0.181  ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rdata[10]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.319      ;
; 0.200  ; spi_slave:spi_slave_inst|treg[1]                                                                                  ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.202  ; spi_slave:spi_slave_inst|treg[36]                                                                                 ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.203  ; spi_slave:spi_slave_inst|treg[2]                                                                                  ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.205  ; spi_slave:spi_slave_inst|treg[18]                                                                                 ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.208  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.315      ;
; 0.210  ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[19]                                                                                 ; spi_slave:spi_slave_inst|rreg[20]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rreg[17]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[7]                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.317      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rreg[14]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.213  ; spi_slave:spi_slave_inst|rreg[8]                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.318      ;
; 0.213  ; spi_slave:spi_slave_inst|rreg[9]                                                                                  ; spi_slave:spi_slave_inst|rreg[10]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.318      ;
; 0.213  ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.215  ; spi_slave:spi_slave_inst|rreg[5]                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.320      ;
; 0.215  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[24]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 0.970      ; 0.769      ;
; 0.216  ; spi_slave:spi_slave_inst|rreg[0]                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.324      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[2]                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[23]                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[24]                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[25]                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[26]                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218  ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rreg[22]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.219  ; spi_slave:spi_slave_inst|rreg[1]                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.229  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.336      ;
; 0.235  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.024      ;
; 0.236  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[46]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.025      ;
; 0.239  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[41]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.028      ;
; 0.239  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.028      ;
; 0.241  ; spi_slave:spi_slave_inst|rreg[15]                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.317      ;
; 0.241  ; spi_slave:spi_slave_inst|rreg[12]                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.317      ;
; 0.241  ; spi_slave:spi_slave_inst|rreg[11]                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.317      ;
; 0.242  ; spi_slave:spi_slave_inst|rreg[14]                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.318      ;
; 0.242  ; spi_slave:spi_slave_inst|rreg[13]                                                                                 ; spi_slave:spi_slave_inst|rdata[14]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.318      ;
; 0.242  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[0]                                                                                                ; spi_sck      ; spi_sck     ; -0.500       ; 0.970      ; 0.796      ;
; 0.242  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.031      ;
; 0.244  ; spi_slave:spi_slave_inst|rreg[16]                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; -0.008     ; 0.320      ;
; 0.244  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.340      ;
; 0.247  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.036      ;
; 0.247  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.036      ;
; 0.248  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[4]                                                                                                ; spi_sck      ; spi_sck     ; -0.500       ; 0.965      ; 0.797      ;
; 0.249  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.038      ;
; 0.249  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[45]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.038      ;
; 0.250  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[23]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 0.965      ; 0.799      ;
; 0.250  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.039      ;
; 0.250  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[39]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.039      ;
; 0.250  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.039      ;
; 0.251  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[35]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 0.965      ; 0.800      ;
; 0.253  ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.391      ;
; 0.253  ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.385      ;
; 0.254  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.450      ;
; 0.254  ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.392      ;
; 0.260  ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.398      ;
; 0.263  ; spi_slave:spi_slave_inst|rreg[28]                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.395      ;
; 0.264  ; spi_slave:spi_slave_inst|treg[30]                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.374      ;
; 0.267  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.463      ;
; 0.270  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.396      ;
; 0.270  ; spi_slave:spi_slave_inst|rreg[21]                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                              ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.402      ;
; 0.276  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.487      ;
; 0.278  ; spi_slave:spi_slave_inst|rreg[27]                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.386      ;
; 0.279  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.405      ;
; 0.282  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[34]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.071      ;
; 0.286  ; spi_slave:spi_slave_inst|rreg[10]                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.393      ;
; 0.287  ; spi_slave:spi_slave_inst|rreg[17]                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.394      ;
; 0.288  ; spi_slave:spi_slave_inst|rreg[6]                                                                                  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.393      ;
; 0.289  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.415      ;
; 0.290  ; spi_slave:spi_slave_inst|rreg[4]                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.395      ;
; 0.291  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.014      ; 0.389      ;
; 0.291  ; spi_slave:spi_slave_inst|rreg[22]                                                                                 ; spi_slave:spi_slave_inst|rreg[23]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.399      ;
; 0.292  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; spi_slave:spi_slave_inst|rreg[29]                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.401      ;
; 0.296  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[28]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.085      ;
; 0.297  ; spi_slave:spi_slave_inst|nb[2]                                                                                    ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; spi_sck      ; spi_sck     ; -0.500       ; 1.205      ; 1.086      ;
; 0.300  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.000        ; 0.014      ; 0.398      ;
; 0.301  ; spi_slave:spi_slave_inst|treg[42]                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.413      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.146 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; receiver:receiver_inst|firX8R8:fir2|Iacc[14]                                                                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.150 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.152 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; receiver:receiver_inst|firX8R8:fir2|Iacc[15]                                                                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.157 ; receiver:receiver_inst|firX8R8:fir2|Iacc[13]                                                                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~porta_address_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.164 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.169 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|waddr[6]                                                                 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.173 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.177 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[5]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.179 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.179 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; receiver:receiver_inst|firX8R8:fir2|Iacc[12]                                                                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.181 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.508      ;
; 0.182 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.183 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.184 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[2]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.184 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.511      ;
; 0.184 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.515      ;
; 0.185 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~porta_address_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.507      ;
; 0.185 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3]                                                        ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.511      ;
; 0.185 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.512      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.561      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.569      ;
; 0.452 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; counter[2]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter[12]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; counter[8]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter[0]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter[14]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter[4]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter[18]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; counter[6]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; counter[16]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; counter[20]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.578      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.628 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.480     ; 1.768      ;
; -1.628 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.481     ; 1.767      ;
; -1.628 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.481     ; 1.767      ;
; -1.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.490     ; 1.757      ;
; -1.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.490     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.491     ; 1.755      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.493     ; 1.753      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.493     ; 1.753      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.493     ; 1.753      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.493     ; 1.753      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.626 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.489     ; 1.757      ;
; -1.446 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.302     ; 1.764      ;
; -1.438 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.304     ; 1.754      ;
; -1.438 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.303     ; 1.755      ;
; -1.438 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.303     ; 1.755      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.304     ; 1.752      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                                                                                                  ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -1.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.210     ; 1.776      ;
; -0.819 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.194      ; 1.958      ;
; -0.819 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.194      ; 1.958      ;
; -0.819 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.194      ; 1.958      ;
; -0.819 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.194      ; 1.958      ;
; -0.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.199      ; 1.956      ;
; -0.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.199      ; 1.956      ;
; -0.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.199      ; 1.956      ;
; -0.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.199      ; 1.956      ;
; -0.802 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.213      ; 1.960      ;
; -0.802 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.213      ; 1.960      ;
; -0.802 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.213      ; 1.960      ;
; -0.802 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.213      ; 1.960      ;
; -0.783 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.194      ; 1.976      ;
; -0.783 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.216      ; 1.944      ;
; -0.783 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.216      ; 1.944      ;
; -0.783 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.216      ; 1.944      ;
; -0.783 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.216      ; 1.944      ;
; -0.776 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.199      ; 1.974      ;
; -0.766 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.213      ; 1.978      ;
; -0.766 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.960      ;
; -0.766 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.960      ;
; -0.766 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.960      ;
; -0.766 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.960      ;
; -0.758 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.252      ; 1.955      ;
; -0.758 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.252      ; 1.955      ;
; -0.758 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.252      ; 1.955      ;
; -0.758 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.252      ; 1.955      ;
; -0.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.216      ; 1.962      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.565      ; 1.779      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.565      ; 1.779      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.565      ; 1.779      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.565      ; 1.779      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.565      ; 1.779      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.273      ; 1.955      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.273      ; 1.955      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.273      ; 1.955      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.273      ; 1.955      ;
; -0.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|done                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.065      ; 1.777      ;
; -0.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.065      ; 1.777      ;
; -0.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.065      ; 1.777      ;
; -0.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.281      ; 1.957      ;
; -0.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.281      ; 1.957      ;
; -0.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.281      ; 1.957      ;
; -0.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.281      ; 1.957      ;
; -0.730 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.978      ;
; -0.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.947      ;
; -0.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.947      ;
; -0.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.947      ;
; -0.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.947      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.252      ; 1.973      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.944      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.944      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.944      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.944      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.278      ; 1.945      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.278      ; 1.945      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.278      ; 1.945      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.278      ; 1.945      ;
; -0.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.942      ;
; -0.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                            ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.942      ;
; -0.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.942      ;
; -0.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.942      ;
; -0.701 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.273      ; 1.973      ;
; -0.695 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.281      ; 1.975      ;
; -0.689 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.965      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.962      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.278      ; 1.963      ;
; -0.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a8~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.277      ; 1.960      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.657 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[18]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.141      ; 1.775      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[30]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[27]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[26]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[23]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[21]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[20]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.168      ; 1.777      ;
; -0.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.165      ; 1.769      ;
; -0.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.165      ; 1.769      ;
; -0.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.165      ; 1.769      ;
; -0.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.165      ; 1.769      ;
; -0.627 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.165      ; 1.769      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[39]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.046      ; 1.614      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 0.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.017      ; 1.592      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.925      ; 1.596      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.925      ; 1.596      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.925      ; 1.596      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.925      ; 1.596      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.397      ; 1.614      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.397      ; 1.614      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.397      ; 1.614      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.397      ; 1.614      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.397      ; 1.614      ;
; 1.109 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.391      ; 1.614      ;
; 1.109 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.391      ; 1.614      ;
; 1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.389      ; 1.614      ;
; 1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.389      ; 1.614      ;
; 1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.389      ; 1.614      ;
; 1.113 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.378      ; 1.605      ;
; 1.113 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.378      ; 1.605      ;
; 1.113 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.378      ; 1.605      ;
; 1.113 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.378      ; 1.605      ;
; 1.119 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.382      ; 1.615      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.379      ; 1.614      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.379      ; 1.614      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.379      ; 1.614      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.379      ; 1.614      ;
; 1.128 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.363      ; 1.605      ;
; 1.128 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.363      ; 1.605      ;
; 1.128 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.363      ; 1.605      ;
; 1.128 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.363      ; 1.605      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.370      ; 1.614      ;
; 1.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.359      ; 1.613      ;
; 1.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.359      ; 1.613      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.146 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.352      ; 1.612      ;
; 1.148 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.850      ; 1.612      ;
; 1.148 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.850      ; 1.612      ;
; 1.148 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.850      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.149 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.349      ; 1.612      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.157 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.334      ; 1.605      ;
; 1.163 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.828      ; 1.605      ;
; 1.163 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.828      ; 1.605      ;
; 1.163 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.828      ; 1.605      ;
; 1.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.822      ; 1.601      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.427 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -0.999     ; 1.593      ;
; 2.427 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -0.998     ; 1.594      ;
; 2.427 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.000     ; 1.592      ;
; 2.427 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -0.998     ; 1.594      ;
; 2.434 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -0.998     ; 1.601      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.183     ; 1.605      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.183     ; 1.605      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.594      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.183     ; 1.605      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.192     ; 1.596      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.197     ; 1.592      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.197     ; 1.592      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.197     ; 1.592      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.197     ; 1.592      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.193     ; 1.596      ;
; 2.624 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.193     ; 1.596      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0     ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~porta_address_reg0                          ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~porta_we_reg                                ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_address_reg0                          ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_we_reg                                ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~porta_address_reg0                          ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~porta_we_reg                                ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[0]                           ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                   ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                                   ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]|clk                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[0]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[10]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[11]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[12]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[13]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[14]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[15]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[16]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[17]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[18]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[19]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[1]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[20]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[21]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[22]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[23]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[2]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[3]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[4]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[5]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[6]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[7]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[8]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[9]|clk                             ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 1.633 ; 2.331 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 1.633 ; 2.331 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 0.882 ; 1.689 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.900 ; 1.753 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.900 ; 1.753 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.525 ; -1.265 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.525 ; -1.265 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.457 ; -1.244 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.176  ; -0.555 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.176  ; -0.555 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 2.970 ; 2.944 ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 3.148 ; 3.145 ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 5.513 ; 5.277 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 5.437 ; 5.559 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 5.958 ; 6.303 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 5.189 ; 5.424 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 2.911 ; 2.883 ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 3.082 ; 3.076 ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 4.584 ; 4.386 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 4.556 ; 4.622 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 5.865 ; 6.208 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 5.055 ; 5.282 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.286 ;       ;       ; 4.045 ;
; ad9866_clk ; ad9866_txclk ; 3.286 ;       ;       ; 4.045 ;
; spi_ce[0]  ; spi_miso     ; 4.778 ; 4.402 ; 5.534 ; 5.158 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.216 ;       ;       ; 3.967 ;
; ad9866_clk ; ad9866_txclk ; 3.216 ;       ;       ; 3.967 ;
; spi_ce[0]  ; spi_miso     ; 4.598 ; 4.237 ; 5.346 ; 4.985 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.626         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -0.245       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -0.381       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.596         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -0.330       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -0.266       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.579         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -0.279       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -0.300       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -0.324       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; -0.230       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.513         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -0.097       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -0.416       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.457         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; -0.137       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -0.320       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.447         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; -0.203       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; -0.244       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.443         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -0.294       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -0.149       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.407         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -0.158       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; -0.249       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.405         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -0.195       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; -0.210       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.381         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; -0.080       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -0.301       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.341         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; -0.273       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -0.068       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -17.128   ; -0.050 ; -5.145   ; 0.954   ; -4.000              ;
;  clk_10mhz                                                 ; 94.132    ; 0.187  ; N/A      ; N/A     ; 49.270              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.128   ; 0.146  ; -5.145   ; 2.427   ; 6.337               ;
;  spi_sck                                                   ; -3.464    ; -0.050 ; -3.268   ; 0.954   ; -4.000              ;
; Design-wide TNS                                            ; -1223.181 ; -0.05  ; -753.837 ; 0.0     ; -764.388            ;
;  clk_10mhz                                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -508.598  ; 0.000  ; -203.407 ; 0.000   ; 0.000               ;
;  spi_sck                                                   ; -714.583  ; -0.050 ; -550.430 ; 0.000   ; -764.388            ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 3.087 ; 3.626 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.087 ; 3.626 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.611 ; 1.841 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 3.175 ; 3.477 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.175 ; 3.477 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.447 ; -0.674 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.447 ; -0.674 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.395 ; -0.502 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.176  ; -0.555 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.176  ; -0.555 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 6.170  ; 6.066  ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 6.583  ; 6.460  ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 11.802 ; 11.943 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 10.753 ; 10.312 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 10.500 ; 10.521 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 10.032 ; 9.791  ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DEBUG_LED1 ; clk_10mhz  ; 2.911 ; 2.883 ; Rise       ; clk_10mhz       ;
; DEBUG_LED2 ; clk_10mhz  ; 3.082 ; 3.076 ; Rise       ; clk_10mhz       ;
; controlio  ; spi_sck    ; 4.584 ; 4.386 ; Rise       ; spi_sck         ;
; DEBUG_LED4 ; spi_sck    ; 4.556 ; 4.622 ; Fall       ; spi_sck         ;
; spi_miso   ; spi_sck    ; 5.865 ; 6.208 ; Fall       ; spi_sck         ;
; spivalid   ; spi_sck    ; 5.055 ; 5.282 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.703 ;       ;       ; 6.995 ;
; ad9866_clk ; ad9866_txclk ; 6.703 ;       ;       ; 6.995 ;
; spi_ce[0]  ; spi_miso     ; 7.633 ; 7.249 ; 7.798 ; 7.414 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.216 ;       ;       ; 3.967 ;
; ad9866_clk ; ad9866_txclk ; 3.216 ;       ;       ; 3.967 ;
; spi_ce[0]  ; spi_miso     ; 4.598 ; 4.237 ; 5.346 ; 4.985 ;
+------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; controlio       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spivalid        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; controlio       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spivalid        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; controlio       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spivalid        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz                                                 ; clk_10mhz                                                 ; 1224     ; 0        ; 0        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 136418   ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 31038528 ; 0        ; 0        ;
; clk_10mhz                                                 ; spi_sck                                                   ; 0        ; 0        ; 2        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                   ; 12       ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; spi_sck                                                   ; 1378     ; 88       ; 626      ; 47       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz                                                 ; clk_10mhz                                                 ; 1224     ; 0        ; 0        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 136418   ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 31038528 ; 0        ; 0        ;
; clk_10mhz                                                 ; spi_sck                                                   ; 0        ; 0        ; 2        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                   ; 12       ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; spi_sck                                                   ; 1378     ; 88       ; 626      ; 47       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_sck                                                   ; 183      ; 0        ; 48       ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_sck                                                   ; 183      ; 0        ; 48       ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 16 17:26:57 2016
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rph1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'radioberry.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name clk_10mhz clk_10mhz
    Info (332110): create_generated_clock -source {pllclock_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 59 -duty_cycle 50.00 -name {pllclock_inst|altpll_component|auto_generated|pll1|clk[0]} {pllclock_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_sck spi_sck
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.128      -508.598 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.464      -714.583 spi_sck 
    Info (332119):    94.132         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is 0.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.233         0.000 spi_sck 
    Info (332119):     0.418         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455         0.000 clk_10mhz 
Info (332146): Worst-case recovery slack is -5.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.145      -203.407 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.268      -550.430 spi_sck 
Info (332146): Worst-case removal slack is 2.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.082         0.000 spi_sck 
    Info (332119):     5.106         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000      -758.503 spi_sck 
    Info (332119):     6.337         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.758         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.491      -460.709 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.382      -666.227 spi_sck 
    Info (332119):    94.582         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.174         0.000 spi_sck 
    Info (332119):     0.403         0.000 clk_10mhz 
    Info (332119):     0.403         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.432      -174.999 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.926      -460.049 spi_sck 
Info (332146): Worst-case removal slack is 1.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.675         0.000 spi_sck 
    Info (332119):     4.463         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000      -764.388 spi_sck 
    Info (332119):     6.349         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.753         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.290      -246.433 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.409      -158.505 spi_sck 
    Info (332119):    97.432         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is -0.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.050        -0.050 spi_sck 
    Info (332119):     0.146         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 clk_10mhz 
Info (332146): Worst-case recovery slack is -1.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.628       -64.114 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.009      -143.132 spi_sck 
Info (332146): Worst-case removal slack is 0.954
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.954         0.000 spi_sck 
    Info (332119):     2.427         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -485.105 spi_sck 
    Info (332119):     6.528         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.270         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 593 megabytes
    Info: Processing ended: Tue Feb 16 17:27:04 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


