
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir [file normalize $::env(ADI_PHDL_DIR)]
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## variable p_board
## variable p_device
## variable sys_zynq
## variable p_prcfg_init
## variable p_prcfg_list
## variable p_prcfg_status
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2018.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set ADI_POWER_OPTIMIZATION 0
## proc adi_project_xilinx {project_name {mode 0}} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board "xilinx.com:ac701:part0:1.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board "xilinx.com:kc705:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board "xilinx.com:vc707:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board "xilinx.com:kcu105:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "em.avnet.com:zed:part0:1.3"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "xilinx.com:zc702:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "xilinx.com:zc706:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board "xilinx.com:zcu102:part0:3.2"
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##     puts -nonewline "got $VIVADO_VERSION.\n"
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## }
## proc adi_project_files {project_name project_files} {
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
##   global ADI_POWER_OPTIMIZATION
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   file mkdir $project_name.sdk
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## variable sys_cpu_interconnect_index
## variable sys_hp0_interconnect_index
## variable sys_hp1_interconnect_index
## variable sys_hp2_interconnect_index
## variable sys_hp3_interconnect_index
## variable sys_mem_interconnect_index
## variable xcvr_index
## variable xcvr_tx_index
## variable xcvr_rx_index
## variable xcvr_instance
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name "$p_name_2\_$p_size"
##     if {[get_bd_cells -quiet $p_cell_name] eq ""} {
##       if {$p_name_2 eq "VCC"} {
##         set p_value [expr (1 << $p_size) - 1]
##       } else {
##         set p_value 0
##       }
##       ad_ip_instance xlconstant $p_cell_name
##       set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##       set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     }
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_name_1] [get_bd_pins $p_cell_name/dout]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_reconct {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   ad_connect $p_name_1 $p_name_2
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
## #  set jesd204_vlnv [get_property VLNV $a_jesd]
## #
## #  if {[string first "analog.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 0
## #  } elseif {[string first "xilinx.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 1
## #  } else {
## #    return -code 1 "Unsupported JESD204 core type."
## #  }
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   if {$device_clk == {}} {
##     set device_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${m}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${m}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${m}
##       }
##     }
## 
##     if {(($m%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##     }
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##       if {$phys_lane != {}} {
##         set phys_lane [expr $phys_lane + $index]
##       }
##     } else {
##       set phys_lane $m
##     }
## 
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${m}
##     ad_connect  ${device_clk} ${u_xcvr}/${txrx}_clk_${m}
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
## #    if {$tx_or_rx_n == 0} {
## #      ad_connect  ${a_xcvr}/up_status ${a_jesd}/phy_ready
## #    }
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance axi_interconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP0_FPD/PLLPD_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP1_FPD/HP0_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP2_FPD/HP1_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP3_FPD/HP2_DDR_LOW]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##     assign_bd_address $m_addr_seg
##   }
## 
##   if {$m_interconnect_index > 1} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project_xilinx daq2_zc706
CRITICAL WARNING: vivado version mismatch; expected 2018.2, got 2018.3.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <C:\adi\hdl\projects\daq2\zc706\daq2_zc706.srcs\sources_1\bd\system\system.bd> 
## set adc_fifo_name axi_ad9680_fifo
## set adc_fifo_address_width 16
## set adc_data_width 128
## set adc_dma_data_width 64
## set dac_fifo_name axi_ad9144_fifo
## set dac_fifo_address_width 16
## set dac_data_width 128
## set dac_dma_data_width 128
## source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 23 -to 0 hdmi_data
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.preset ZC706
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 24_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.SYNC_TRANSFER_START 0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'SYNC_TRANSFER_START' of cell '/axi_hdmi_dma' is ignored
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i sys_ps7/GPIO_I
connect_bd_net /gpio_i /sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_o sys_ps7/GPIO_O
connect_bd_net /gpio_o /sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_t sys_ps7/GPIO_T
connect_bd_net /gpio_t /sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/hdmi_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/hdmi_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_24_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_24_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_24_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_24_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_24_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_24_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_24_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_24_data /hdmi_data
### ad_connect  axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect  sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect  sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_cpu_resetn axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_ps7/DMA0_REQ axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_200m_clk sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15 axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13 GND
connect_bd_net GND_1/dout sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net GND_1/dout sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11 GND
connect_bd_net GND_1/dout sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10 GND
connect_bd_net GND_1/dout sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9 GND
connect_bd_net GND_1/dout sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net GND_1/dout sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net GND_1/dout sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net GND_1/dout sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net GND_1/dout sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4 GND
connect_bd_net GND_1/dout sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3 GND
connect_bd_net GND_1/dout sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2 GND
connect_bd_net GND_1/dout sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1 GND
connect_bd_net GND_1/dout sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0 GND
connect_bd_net GND_1/dout sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_dma/s_axi
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_spdif_tx_core/s_axi
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
</sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_hdmi_dma/m_src_axi> at <0x00000000 [ 1G ]>
## source $ad_hdl_dir/projects/common/zc706/zc706_plddr3_adcfifo_bd.tcl
### ad_ip_instance proc_sys_reset axi_rstgen
### ad_ip_instance mig_7series axi_ddr_cntrl
### file copy -force $ad_hdl_dir/projects/common/zc706/zc706_plddr3_mig.prj [get_property IP_DIR \
###   [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]
### ad_ip_parameter axi_ddr_cntrl CONFIG.XML_INPUT_FILE zc706_plddr3_mig.prj
### create_bd_port -dir I -type rst sys_rst
### set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
### ad_connect  sys_rst axi_ddr_cntrl/sys_rst
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
### ad_connect  sys_clk axi_ddr_cntrl/SYS_CLK
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/SYS_CLK
### ad_connect  ddr3 axi_ddr_cntrl/DDR3
connect_bd_intf_net /ddr3 /axi_ddr_cntrl/DDR3
### ad_ip_instance axi_adcfifo $adc_fifo_name
### ad_ip_parameter $adc_fifo_name CONFIG.ADC_DATA_WIDTH $adc_data_width
### ad_ip_parameter $adc_fifo_name CONFIG.DMA_DATA_WIDTH $adc_dma_data_width
### ad_ip_parameter $adc_fifo_name CONFIG.AXI_DATA_WIDTH 512
### ad_ip_parameter $adc_fifo_name CONFIG.DMA_READY_ENABLE 1
### ad_ip_parameter $adc_fifo_name CONFIG.AXI_SIZE 6
### ad_ip_parameter $adc_fifo_name CONFIG.AXI_LENGTH 4
### ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS 0x80000000
### ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS_LIMIT 0xa0000000
### ad_connect  axi_ddr_cntrl/S_AXI $adc_fifo_name/axi
connect_bd_intf_net /axi_ddr_cntrl/S_AXI /axi_ad9680_fifo/axi
### ad_connect  axi_ddr_cntrl/ui_clk $adc_fifo_name/axi_clk
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_ad9680_fifo/axi_clk
### ad_connect  axi_ddr_cntrl/ui_clk axi_rstgen/slowest_sync_clk
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_resetn axi_rstgen/ext_reset_in
connect_bd_net -net /sys_cpu_resetn /axi_rstgen/ext_reset_in
### ad_connect  axi_rstgen/peripheral_aresetn $adc_fifo_name/axi_resetn
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ad9680_fifo/axi_resetn
### ad_connect  axi_rstgen/peripheral_aresetn axi_ddr_cntrl/aresetn
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ddr_cntrl/aresetn
### ad_connect  axi_ddr_cntrl/device_temp_i GND
connect_bd_net GND_12/dout axi_ddr_cntrl/device_temp_i
### assign_bd_address [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
</axi_ddr_cntrl/memmap/memaddr> is being mapped into </axi_ad9680_fifo/axi> at <0x80000000 [ 1G ]>
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### if {$dac_data_width != $dac_dma_data_width} {
###   return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
### }
### ad_ip_instance util_dacfifo $dac_fifo_name
### ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
### ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
## source ../common/daq2_bd.tcl
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
####     create_bd_pin -dir O "${ip_name}/phy_en_char_align"
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
### ad_ip_instance axi_adxcvr axi_ad9144_xcvr
### ad_ip_parameter axi_ad9144_xcvr CONFIG.NUM_OF_LANES 4
### ad_ip_parameter axi_ad9144_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_ad9144_xcvr CONFIG.TX_OR_RX_N 1
### adi_axi_jesd204_tx_create axi_ad9144_jesd 4
connect_bd_net /axi_ad9144_jesd/tx_axi/core_reset /axi_ad9144_jesd/tx/reset
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_ctrl /axi_ad9144_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_cfg /axi_ad9144_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_event /axi_ad9144_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_status /axi_ad9144_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_ilas_config /axi_ad9144_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9144_jesd/s_axi_aclk /axi_ad9144_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9144_jesd/s_axi_aresetn /axi_ad9144_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9144_jesd/s_axi /axi_ad9144_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9144_jesd/tx_axi/irq /axi_ad9144_jesd/irq
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx/clk
connect_bd_net /axi_ad9144_jesd/sync /axi_ad9144_jesd/tx/sync
connect_bd_net /axi_ad9144_jesd/sysref /axi_ad9144_jesd/tx/sysref
connect_bd_intf_net /axi_ad9144_jesd/tx_data /axi_ad9144_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy0 /axi_ad9144_jesd/tx_phy0
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy1 /axi_ad9144_jesd/tx_phy1
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy2 /axi_ad9144_jesd/tx_phy2
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy3 /axi_ad9144_jesd/tx_phy3
### ad_ip_instance axi_ad9144 axi_ad9144_core
### ad_ip_parameter axi_ad9144_core CONFIG.QUAD_OR_DUAL_N 0
### ad_ip_instance util_upack axi_ad9144_upack
### ad_ip_parameter axi_ad9144_upack CONFIG.CHANNEL_DATA_WIDTH 64
### ad_ip_parameter axi_ad9144_upack CONFIG.NUM_OF_CHANNELS 2
### ad_ip_instance axi_dmac axi_ad9144_dma
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9144_dma CONFIG.ID 1
### ad_ip_parameter axi_ad9144_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9144_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_DATA_WIDTH_SRC 128
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_DATA_WIDTH_DEST 128
### ad_ip_instance axi_adxcvr axi_ad9680_xcvr
### ad_ip_parameter axi_ad9680_xcvr CONFIG.NUM_OF_LANES 4
### ad_ip_parameter axi_ad9680_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.TX_OR_RX_N 0
### adi_axi_jesd204_rx_create axi_ad9680_jesd 4
connect_bd_net /axi_ad9680_jesd/rx_axi/core_reset /axi_ad9680_jesd/rx/reset
connect_bd_intf_net /axi_ad9680_jesd/rx_axi/rx_cfg /axi_ad9680_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_event /axi_ad9680_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_status /axi_ad9680_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_ilas_config /axi_ad9680_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9680_jesd/s_axi_aclk /axi_ad9680_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9680_jesd/s_axi_aresetn /axi_ad9680_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_jesd/s_axi /axi_ad9680_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9680_jesd/rx_axi/irq /axi_ad9680_jesd/irq
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx/clk
connect_bd_net /axi_ad9680_jesd/rx/sync /axi_ad9680_jesd/sync
connect_bd_net /axi_ad9680_jesd/sysref /axi_ad9680_jesd/rx/sysref
connect_bd_net /axi_ad9680_jesd/rx/phy_en_char_align /axi_ad9680_jesd/phy_en_char_align
connect_bd_net /axi_ad9680_jesd/rx/rx_data /axi_ad9680_jesd/rx_data_tdata
connect_bd_net /axi_ad9680_jesd/rx/rx_valid /axi_ad9680_jesd/rx_data_tvalid
connect_bd_net /axi_ad9680_jesd/rx/rx_eof /axi_ad9680_jesd/rx_eof
connect_bd_net /axi_ad9680_jesd/rx/rx_sof /axi_ad9680_jesd/rx_sof
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy0 /axi_ad9680_jesd/rx_phy0
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy1 /axi_ad9680_jesd/rx_phy1
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy2 /axi_ad9680_jesd/rx_phy2
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy3 /axi_ad9680_jesd/rx_phy3
### ad_ip_instance axi_ad9680 axi_ad9680_core
### ad_ip_instance util_cpack axi_ad9680_cpack
### ad_ip_parameter axi_ad9680_cpack CONFIG.CHANNEL_DATA_WIDTH 64
### ad_ip_parameter axi_ad9680_cpack CONFIG.NUM_OF_CHANNELS 2
### ad_ip_instance axi_dmac axi_ad9680_dma
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_SRC 1
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_ip_instance util_adxcvr util_daq2_xcvr
### ad_ip_parameter util_daq2_xcvr CONFIG.RX_NUM_OF_LANES 4
### ad_ip_parameter util_daq2_xcvr CONFIG.TX_NUM_OF_LANES 4
### ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_REFCLK_DIV 1
### ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_FBDIV_RATIO 1
### ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_FBDIV 0x30;
### ad_ip_parameter util_daq2_xcvr CONFIG.RX_OUT_DIV 1
### ad_ip_parameter util_daq2_xcvr CONFIG.TX_OUT_DIV 1
### ad_ip_parameter util_daq2_xcvr CONFIG.RX_DFE_LPM_CFG 0x0104
### ad_ip_parameter util_daq2_xcvr CONFIG.RX_CDR_CFG 0x0B000023FF10400020
### ad_connect  sys_cpu_resetn util_daq2_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_daq2_xcvr/up_rstn
### ad_connect  sys_cpu_clk util_daq2_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_daq2_xcvr/up_clk
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  tx_ref_clk_0 util_daq2_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_daq2_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9144_xcvr/up_pll_rst util_daq2_xcvr/up_qpll_rst_*
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9144_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_qpll_rst_0(undef)
### ad_xcvrpll  axi_ad9680_xcvr/up_pll_rst util_daq2_xcvr/up_cpll_rst_*
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_3(undef)
### ad_xcvrcon  util_daq2_xcvr axi_ad9144_xcvr axi_ad9144_jesd {0 2 3 1}
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9144_xcvr/up_cm_0 /util_daq2_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_0 /util_daq2_xcvr/up_tx_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_0
connect_bd_intf_net /util_daq2_xcvr/tx_0 /axi_ad9144_jesd/tx_phy0
connect_bd_net /util_daq2_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_daq2_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_1 /util_daq2_xcvr/up_tx_1
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_1
connect_bd_intf_net /util_daq2_xcvr/tx_2 /axi_ad9144_jesd/tx_phy1
connect_bd_net /util_daq2_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_daq2_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_2 /util_daq2_xcvr/up_tx_2
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_2
connect_bd_intf_net /util_daq2_xcvr/tx_3 /axi_ad9144_jesd/tx_phy2
connect_bd_net /util_daq2_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_daq2_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_3 /util_daq2_xcvr/up_tx_3
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_3
connect_bd_intf_net /util_daq2_xcvr/tx_1 /axi_ad9144_jesd/tx_phy3
connect_bd_net /util_daq2_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_daq2_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9144_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9144_jesd/sync /tx_sync_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd/device_clk
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_core/tx_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_core/tx_clk
### ad_connect  axi_ad9144_jesd/tx_data_tdata axi_ad9144_core/tx_data
connect_bd_net /axi_ad9144_jesd/tx_data_tdata /axi_ad9144_core/tx_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_jesd/tx_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection tx_data
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_upack/dac_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_upack/dac_clk
### ad_connect  axi_ad9144_core/dac_enable_0 axi_ad9144_upack/dac_enable_0
connect_bd_net /axi_ad9144_core/dac_enable_0 /axi_ad9144_upack/dac_enable_0
### ad_connect  axi_ad9144_core/dac_ddata_0 axi_ad9144_upack/dac_data_0
connect_bd_net /axi_ad9144_core/dac_ddata_0 /axi_ad9144_upack/dac_data_0
### ad_connect  axi_ad9144_core/dac_valid_0 axi_ad9144_upack/dac_valid_0
connect_bd_net /axi_ad9144_core/dac_valid_0 /axi_ad9144_upack/dac_valid_0
### ad_connect  axi_ad9144_core/dac_enable_1 axi_ad9144_upack/dac_enable_1
connect_bd_net /axi_ad9144_core/dac_enable_1 /axi_ad9144_upack/dac_enable_1
### ad_connect  axi_ad9144_core/dac_ddata_1 axi_ad9144_upack/dac_data_1
connect_bd_net /axi_ad9144_core/dac_ddata_1 /axi_ad9144_upack/dac_data_1
### ad_connect  axi_ad9144_core/dac_valid_1 axi_ad9144_upack/dac_valid_1
connect_bd_net /axi_ad9144_core/dac_valid_1 /axi_ad9144_upack/dac_valid_1
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_fifo/dac_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_fifo/dac_clk
### ad_connect  axi_ad9144_jesd_rstgen/peripheral_reset axi_ad9144_fifo/dac_rst
connect_bd_net /axi_ad9144_jesd_rstgen/peripheral_reset /axi_ad9144_fifo/dac_rst
### ad_connect  axi_ad9144_upack/dac_valid axi_ad9144_fifo/dac_valid
connect_bd_net /axi_ad9144_upack/dac_valid /axi_ad9144_fifo/dac_valid
### ad_connect  axi_ad9144_upack/dac_data axi_ad9144_fifo/dac_data
connect_bd_net /axi_ad9144_upack/dac_data /axi_ad9144_fifo/dac_data
### ad_connect  axi_ad9144_core/dac_dunf axi_ad9144_fifo/dac_dunf
connect_bd_net /axi_ad9144_core/dac_dunf /axi_ad9144_fifo/dac_dunf
### ad_connect  sys_cpu_clk axi_ad9144_fifo/dma_clk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_fifo/dma_clk
### ad_connect  sys_cpu_reset axi_ad9144_fifo/dma_rst
connect_bd_net -net /sys_cpu_reset /axi_ad9144_fifo/dma_rst
### ad_connect  sys_cpu_clk axi_ad9144_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_axis_aclk
### ad_connect  sys_cpu_resetn axi_ad9144_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/m_src_axi_aresetn
### ad_connect  axi_ad9144_fifo/dma_xfer_req axi_ad9144_dma/m_axis_xfer_req
connect_bd_net /axi_ad9144_fifo/dma_xfer_req /axi_ad9144_dma/m_axis_xfer_req
### ad_connect  axi_ad9144_fifo/dma_ready axi_ad9144_dma/m_axis_ready
connect_bd_net /axi_ad9144_fifo/dma_ready /axi_ad9144_dma/m_axis_ready
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_data axi_ad9144_dma/m_axis_data
connect_bd_net /axi_ad9144_fifo/dma_data /axi_ad9144_dma/m_axis_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_valid axi_ad9144_dma/m_axis_valid
connect_bd_net /axi_ad9144_fifo/dma_valid /axi_ad9144_dma/m_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_xfer_last axi_ad9144_dma/m_axis_last
connect_bd_net /axi_ad9144_fifo/dma_xfer_last /axi_ad9144_dma/m_axis_last
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_last is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_xcvrcon  util_daq2_xcvr axi_ad9680_xcvr axi_ad9680_jesd
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9680_xcvr/up_es_0 /util_daq2_xcvr/up_es_0
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_0 /util_daq2_xcvr/up_rx_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_0
connect_bd_intf_net /util_daq2_xcvr/rx_0 /axi_ad9680_jesd/rx_phy0
connect_bd_net /util_daq2_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_daq2_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_1 /util_daq2_xcvr/up_es_1
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_1 /util_daq2_xcvr/up_rx_1
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_1
connect_bd_intf_net /util_daq2_xcvr/rx_1 /axi_ad9680_jesd/rx_phy1
connect_bd_net /util_daq2_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_daq2_xcvr/rx_1_n /rx_data_1_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_2 /util_daq2_xcvr/up_es_2
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_2 /util_daq2_xcvr/up_rx_2
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_2
connect_bd_intf_net /util_daq2_xcvr/rx_2 /axi_ad9680_jesd/rx_phy2
connect_bd_net /util_daq2_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_daq2_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_3 /util_daq2_xcvr/up_es_3
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_3 /util_daq2_xcvr/up_rx_3
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_3
connect_bd_intf_net /util_daq2_xcvr/rx_3 /axi_ad9680_jesd/rx_phy3
connect_bd_net /util_daq2_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_daq2_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9680_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9680_jesd/sync /rx_sync_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd/device_clk
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_core/rx_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_core/rx_clk
### ad_connect  axi_ad9680_jesd/rx_sof axi_ad9680_core/rx_sof
connect_bd_net /axi_ad9680_jesd/rx_sof /axi_ad9680_core/rx_sof
### ad_connect  axi_ad9680_jesd/rx_data_tdata axi_ad9680_core/rx_data
connect_bd_net /axi_ad9680_jesd/rx_data_tdata /axi_ad9680_core/rx_data
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_cpack/adc_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_cpack/adc_clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_cpack/adc_rst
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_cpack/adc_rst
### ad_connect  axi_ad9680_core/adc_enable_0 axi_ad9680_cpack/adc_enable_0
connect_bd_net /axi_ad9680_core/adc_enable_0 /axi_ad9680_cpack/adc_enable_0
### ad_connect  axi_ad9680_core/adc_valid_0 axi_ad9680_cpack/adc_valid_0
connect_bd_net /axi_ad9680_core/adc_valid_0 /axi_ad9680_cpack/adc_valid_0
### ad_connect  axi_ad9680_core/adc_data_0 axi_ad9680_cpack/adc_data_0
connect_bd_net /axi_ad9680_core/adc_data_0 /axi_ad9680_cpack/adc_data_0
### ad_connect  axi_ad9680_core/adc_enable_1 axi_ad9680_cpack/adc_enable_1
connect_bd_net /axi_ad9680_core/adc_enable_1 /axi_ad9680_cpack/adc_enable_1
### ad_connect  axi_ad9680_core/adc_valid_1 axi_ad9680_cpack/adc_valid_1
connect_bd_net /axi_ad9680_core/adc_valid_1 /axi_ad9680_cpack/adc_valid_1
### ad_connect  axi_ad9680_core/adc_data_1 axi_ad9680_cpack/adc_data_1
connect_bd_net /axi_ad9680_core/adc_data_1 /axi_ad9680_cpack/adc_data_1
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_fifo/adc_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_fifo/adc_clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_fifo/adc_rst
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_fifo/adc_rst
### ad_connect  axi_ad9680_cpack/adc_valid axi_ad9680_fifo/adc_wr
connect_bd_net /axi_ad9680_cpack/adc_valid /axi_ad9680_fifo/adc_wr
### ad_connect  axi_ad9680_cpack/adc_data axi_ad9680_fifo/adc_wdata
connect_bd_net /axi_ad9680_cpack/adc_data /axi_ad9680_fifo/adc_wdata
### ad_connect  sys_cpu_clk axi_ad9680_fifo/dma_clk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_fifo/dma_clk
### ad_connect  sys_cpu_clk axi_ad9680_dma/s_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axis_aclk
### ad_connect  sys_cpu_resetn axi_ad9680_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/m_dest_axi_aresetn
### ad_connect  axi_ad9680_fifo/dma_wr axi_ad9680_dma/s_axis_valid
connect_bd_net /axi_ad9680_fifo/dma_wr /axi_ad9680_dma/s_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_wdata axi_ad9680_dma/s_axis_data
connect_bd_net /axi_ad9680_fifo/dma_wdata /axi_ad9680_dma/s_axis_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_wready axi_ad9680_dma/s_axis_ready
connect_bd_net /axi_ad9680_fifo/dma_wready /axi_ad9680_dma/s_axis_ready
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_xfer_req axi_ad9680_dma/s_axis_xfer_req
connect_bd_net /axi_ad9680_fifo/dma_xfer_req /axi_ad9680_dma/s_axis_xfer_req
### ad_connect  axi_ad9680_core/adc_dovf axi_ad9680_fifo/adc_wovf
connect_bd_net /axi_ad9680_core/adc_dovf /axi_ad9680_fifo/adc_wovf
### ad_cpu_interconnect 0x44A60000 axi_ad9144_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_ad9144_xcvr/s_axi
### ad_cpu_interconnect 0x44A00000 axi_ad9144_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_ad9144_core/s_axi
### ad_cpu_interconnect 0x44A90000 axi_ad9144_jesd
/axi_ad9144_jesd/tx_axi/s_axi_aclk
/axi_ad9144_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_ad9144_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_ad9144_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_ad9144_dma/s_axi
### ad_cpu_interconnect 0x44A50000 axi_ad9680_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_ad9680_xcvr/s_axi
### ad_cpu_interconnect 0x44A10000 axi_ad9680_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_ad9680_core/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_ad9680_jesd
/axi_ad9680_jesd/rx_axi/s_axi_aclk
/axi_ad9680_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_ad9680_jesd/s_axi
### ad_cpu_interconnect 0x7c400000 axi_ad9680_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_ad9680_dma/s_axi
### ad_mem_hp3_interconnect sys_cpu_clk sys_ps7/S_AXI_HP3
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps7/S_AXI_HP3
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP3_ACLK
### ad_mem_hp3_interconnect sys_cpu_clk axi_ad9680_xcvr/m_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_ad9680_xcvr/m_axi
</sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </axi_ad9680_xcvr/m_axi> at <0x00000000 [ 1G ]>
### ad_mem_hp1_interconnect sys_cpu_clk sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
### ad_mem_hp1_interconnect sys_cpu_clk axi_ad9144_dma/m_src_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9144_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_src_axi_aclk
</sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_ad9144_dma/m_src_axi> at <0x00000000 [ 1G ]>
### ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
### ad_mem_hp2_interconnect sys_cpu_clk axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/m_dest_axi_aclk
</sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </axi_ad9680_dma/m_dest_axi> at <0x00000000 [ 1G ]>
### ad_cpu_interrupt ps-10 mb-15 axi_ad9144_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In10
connect_bd_net /sys_concat_intc/In10 /axi_ad9144_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In11
connect_bd_net /sys_concat_intc/In11 /axi_ad9680_jesd/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9144_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9144_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9680_dma/irq
### ad_connect  axi_ad9144_fifo/bypass GND
connect_bd_net GND_1/dout axi_ad9144_fifo/bypass
Wrote  : <C:\adi\hdl\projects\daq2\zc706\daq2_zc706.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/hdmi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_hdmi_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/hdmi_out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_hdmi_core_0_hdmi_out_clk 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/vdma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/spdif_data_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_audio_clkgen_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/dma_req_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_fifo/adc_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_fifo/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_fifo/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_fifo/axi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_fifo/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_fifo/dma_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_fifo/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_fifo/dac_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_core/tx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_upack/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_core/rx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_cpack/adc_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_cpack/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_jesd/tx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_jesd/tx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9144_jesd/tx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9680_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 815.125 ; gain = 0.000
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\adi\hdl\projects\daq2\zc706\daq2_zc706.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
WARNING: [IP_Flow 19-1971] File named "../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/common/ad_mem.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_upack .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/common/ad_mem.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_cpack .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/common/ad_mem.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_daq2_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd_rstgen .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect/s00_couplers/auto_ds .
Exporting to file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.219 ; gain = 304.625
# adi_project_files daq2_zc706 [list \
#   "../common/daq2_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_plddr3_constr.xdc" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc" ]
# adi_project_run daq2_zc706
[Mon Aug 31 17:36:33 2020] Launched synth_1...
Run output will be captured here: C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/runme.log
[Mon Aug 31 17:36:33 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10676 
WARNING: [Synth 8-2611] redeclaration of ansi port up_es_reset is not allowed [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:167]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.664 ; gain = 153.664
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [c:/adi/hdl/projects/daq2/zc706/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'daq2_spi' [c:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'daq2_spi' (4#1) [c:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (5#1) [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (5#1) [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3523]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (7#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (8#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_12_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (8#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_12_0' (9#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_core_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e097/axi_ad9144.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter QUAD_OR_DUAL_N bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (10#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (11#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (11#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (12#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (13#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (13#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (14#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (15#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (16#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' (17#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_core' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_core.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DAC_CDW bound to: 64 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_CDW bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_channel.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 20 - type: integer 
	Parameter DDS_P_DW bound to: 18 - type: integer 
	Parameter C_T_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 20 - type: integer 
	Parameter DDS_P_DW bound to: 18 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 18 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 262144 - type: integer 
	Parameter X_FSCALE bound to: 1048576 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 20'b01001101101110100011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized11' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized12' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized13' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized14' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized14' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized15' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized15' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (19#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 21 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 21 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (20#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (21#1) [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (22#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (23#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (24#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (25#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel' (26#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_framer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 4 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 8 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 8 - type: integer 
	Parameter TAIL_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (27#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (27#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_framer' (28#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_pn' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_pn.v:26]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DW bound to: 63 - type: integer 
	Parameter PN7_W bound to: 63 - type: integer 
	Parameter PN15_W bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_pn' (29#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_pn.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_core' (30#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac' (31#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac.v:26]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144' (32#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e097/axi_ad9144.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_core_0' (33#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9144_core' of module 'system_axi_ad9144_core_0' requires 33 connections, but only 31 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4588]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_dma_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 256 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262753 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (34#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (35#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (36#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (36#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (37#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (38#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (39#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 26 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 26 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (40#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (41#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (42#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/splitter.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 4'b1000 
	Parameter MAX_LENGTH bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (43#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (44#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (44#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (45#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (46#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BURST_LEN bound to: 8 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 3 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (47#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (48#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (49#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (50#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (50#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (50#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 57 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (50#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (51#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (51#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (52#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (54#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (55#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_dma_0' (56#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_fifo_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 65531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_b2g' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g' (57#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b' (58#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized0' (58#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo_bypass' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:38]
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter DAC_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_BUF_THRESHOLD_HI bound to: 11 - type: integer 
	Parameter DAC_BUF_THRESHOLD_LO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (59#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'ad_b2g__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g__parameterized0' (59#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b__parameterized0' (59#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_mem_rea_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:217]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo_bypass' (60#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_xfer_req_d_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:185]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo' (61#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_fifo_0' (62#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9144_fifo' of module 'system_axi_ad9144_fifo_0' requires 14 connections, but only 13 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4664]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_tx_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_lane' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (63#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_scrambler.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_lane' (64#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_lmfc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (65#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_lmfc.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_ctrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_ctrl.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (65#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_ctrl' (66#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator' (67#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_eof_generator.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx' (68#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_0' (69#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57]
WARNING: [Synth 8-350] instance 'tx' of module 'system_tx_0' requires 32 connections, but only 30 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:181]
INFO: [Synth 8-6157] synthesizing module 'system_tx_axi_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/axi_jesd204_tx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (69#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:296]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon__parameterized0' (69#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common' (70#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_sysref' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (70#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (70#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_sysref.v:121]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_sysref' (71#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/jesd204_up_tx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_data' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data' (72#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized1' (72#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/jesd204_up_tx.v:155]
WARNING: [Synth 8-5856] 3D RAM up_cfg_ilas_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_tx' (73#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/jesd204_up_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_tx' (74#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/axi_jesd204_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_axi_0' (75#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' (76#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_ad9144_jesd' of module 'axi_ad9144_jesd_imp_1POUUDD' requires 36 connections, but only 35 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4678]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_jesd_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (77#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (78#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (79#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (80#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (81#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (82#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_jesd_rstgen_0' (83#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9144_jesd_rstgen' of module 'system_axi_ad9144_jesd_rstgen_0' requires 10 connections, but only 6 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4714]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_upack_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_upack_0/synth/system_axi_ad9144_upack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_upack' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_upack_dsf' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 64 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:195]
INFO: [Synth 8-6155] done synthesizing module 'util_upack_dsf' (84#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_upack_dsf__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 128 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_req_d1_reg' into 'dac_valid_d1_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:91]
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_d1_reg' into 'dac_valid_d1_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_req_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:91]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_sync_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:92]
INFO: [Synth 8-6155] done synthesizing module 'util_upack_dsf__parameterized0' (84#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_upack_dmx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:38]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:961]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:962]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1154]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1644]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1836]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:2496]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_6_2_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:961]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:962]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1154]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1644]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1836]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_4_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:2496]
INFO: [Synth 8-6155] done synthesizing module 'util_upack_dmx' (85#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack' (86#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_upack_0' (87#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_upack_0/synth/system_axi_ad9144_upack_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9144_upack' of module 'system_axi_ad9144_upack_0' requires 12 connections, but only 9 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4721]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_xcvr_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/synth/system_axi_ad9144_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp' (88#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_es' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111101 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000000111011 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010001 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010000 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101001111 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_es' (90#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_es.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_up' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:397]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_up' (91#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized2' (91#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr' (92#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_xcvr_0' (93#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/synth/system_axi_ad9144_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9144_xcvr' of module 'system_axi_ad9144_xcvr_0' requires 97 connections, but only 96 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4731]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_core_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6658/axi_ad9680.v:38]
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (93#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (93#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:329]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (95#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' (96#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_core' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_core.v:26]
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CDW_RAW bound to: 56 - type: integer 
	Parameter CDW_FMT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_channel.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (97#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_pnmon.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 55 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (98#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' (99#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_pnmon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_channel' (100#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_deframer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter TAIL_BITS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter H bound to: 1 - type: integer 
	Parameter HD bound to: 1 - type: integer 
	Parameter OCT_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_xcvr_rx_if' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_xcvr_rx_if' (101#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' (102#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_deframer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_core' (103#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc' (104#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc.v:26]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680' (105#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6658/axi_ad9680.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_core_0' (106#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9680_core' of module 'system_axi_ad9680_core_0' requires 34 connections, but only 32 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4828]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_cpack_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_cpack_mux' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack_mux' (107#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_mux.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_cpack_dsf' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:135]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack_dsf' (108#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_cpack_dsf__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_samples_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:79]
WARNING: [Synth 8-6014] Unused sequential element adc_data_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:80]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack_dsf__parameterized0' (108#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:206]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack' (109#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_cpack_0' (110#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9680_cpack' of module 'system_axi_ad9680_cpack_0' requires 11 connections, but only 10 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4861]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_dma_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262753 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (110#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized0' (110#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator__parameterized0' (110#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_handler.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (111#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (112#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (112#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_axi_stream' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/data_mover.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 1 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (113#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/data_mover.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_axi_stream' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized1' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized1' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized2' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized5' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 60 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized6' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized0' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_dma_0' (115#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_fifo_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adcfifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo.v:38]
	Parameter ADC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DMA_READY_ENABLE bound to: 1 - type: integer 
	Parameter AXI_SIZE bound to: 6 - type: integer 
	Parameter AXI_LENGTH bound to: 4 - type: integer 
	Parameter AXI_ADDRESS bound to: -2147483648 - type: integer 
	Parameter AXI_ADDRESS_LIMIT bound to: -1610612736 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_adcfifo_adc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_adc.v:38]
	Parameter ADC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADC_MEM_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (115#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adcfifo_adc' (116#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_adc.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adcfifo_wr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_wr.v:38]
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_SIZE bound to: 6 - type: integer 
	Parameter AXI_LENGTH bound to: 4 - type: integer 
	Parameter AXI_ADDRESS bound to: -2147483648 - type: integer 
	Parameter AXI_ADDRESS_LIMIT bound to: -1610612736 - type: integer 
	Parameter AXI_BYTE_WIDTH bound to: 64 - type: integer 
	Parameter AXI_AWINCR bound to: 256 - type: integer 
	Parameter BUF_THRESHOLD_LO bound to: 8'b00000110 
	Parameter BUF_THRESHOLD_HI bound to: 8'b11111010 
INFO: [Synth 8-6157] synthesizing module 'ad_axis_inf_rx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_axis_inf_rx.v:38]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_axis_inf_rx' (117#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_axis_inf_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized2' (117#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adcfifo_wr' (118#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_wr.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adcfifo_rd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_rd.v:38]
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_SIZE bound to: 6 - type: integer 
	Parameter AXI_LENGTH bound to: 4 - type: integer 
	Parameter AXI_ADDRESS bound to: -2147483648 - type: integer 
	Parameter AXI_ADDRESS_LIMIT bound to: -1610612736 - type: integer 
	Parameter AXI_BYTE_WIDTH bound to: 64 - type: integer 
	Parameter AXI_AWINCR bound to: 256 - type: integer 
	Parameter BUF_THRESHOLD_LO bound to: 6'b000011 
	Parameter BUF_THRESHOLD_HI bound to: 6'b111100 
INFO: [Synth 8-6155] done synthesizing module 'axi_adcfifo_rd' (119#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_rd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adcfifo_dma' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_dma.v:38]
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_READY_ENABLE bound to: 1 - type: integer 
	Parameter DMA_MEM_RATIO bound to: 8 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:41]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
	Parameter A_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter A_DATA_WIDTH bound to: 512 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter MEM_RATIO bound to: 8 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:107]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym__parameterized0' (119#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'ad_axis_inf_rx__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_axis_inf_rx.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_axis_inf_rx__parameterized0' (119#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_axis_inf_rx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adcfifo_dma' (120#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_dma.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adcfifo' (121#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_fifo_0' (122#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9680_fifo' of module 'system_axi_ad9680_fifo_0' requires 55 connections, but only 51 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4920]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:261]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 128 - type: integer 
	Parameter CW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (123#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/align_mux.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (124#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/align_mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (124#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler__parameterized0' (124#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_scrambler.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (124#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/elastic_buffer.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (125#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/elastic_buffer.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:104]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:112]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:121]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:131]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (126#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_cgs.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_cgs.v:92]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (127#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_cgs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (128#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 176 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (128#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (128#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_ctrl.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_ctrl.v:114]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (129#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator__parameterized0' (129#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_eof_generator.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_lane_latency_monitor.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (130#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_lane_latency_monitor.v:47]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:336]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:337]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (131#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (132#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_0' requires 38 connections, but only 36 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:472]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_rx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/axi_jesd204_rx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:296]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common__parameterized0' (132#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx_lane' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_ilas_mem' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_ilas_mem' (133#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx_lane' (134#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 138 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized0' (134#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized1' (134#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_data.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:179]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx' (135#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_rx' (136#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/axi_jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (137#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (138#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:261]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd' of module 'axi_ad9680_jesd_imp_9H50XX' requires 46 connections, but only 44 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:4972]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (139#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd_rstgen' of module 'system_axi_ad9680_jesd_rstgen_0' requires 10 connections, but only 6 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5017]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_xcvr_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_es__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111101 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000000111011 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010001 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010000 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101001111 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_es__parameterized0' (139#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_es.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_up__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:427]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:288]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:291]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:291]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_up__parameterized0' (139#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr__parameterized0' (139#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_xcvr_0' (140#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9680_xcvr' of module 'system_axi_ad9680_xcvr_0' requires 138 connections, but only 125 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5024]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:6351]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (141#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:692]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (142#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:692]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:838]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (143#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:838]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:984]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (144#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:984]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1130]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (145#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1130]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1276]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (146#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1276]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1422]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (147#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1422]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1568]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (148#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1568]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1714]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (149#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1714]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17AVPN9' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17AVPN9' (150#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:1860]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1J5SI6G' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2006]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1J5SI6G' (151#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2006]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_T19VO9' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2152]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_T19VO9' (152#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2152]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_I5JGX7' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2298]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_I5JGX7' (153#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2298]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3217]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (154#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (155#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (156#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (157#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (158#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (159#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (159#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (160#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (161#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (162#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (162#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (162#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (163#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (164#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (164#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (164#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (164#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (165#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (166#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (167#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (168#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (169#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (170#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (171#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3217]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 13 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 832'b0000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001010000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 416'b00000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 416'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 416'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 416'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 416'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 13'b1111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 13'b1111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 13 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 832'b0000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001010000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 832'b0000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000100010010101010001111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101001011111111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000010001001010100100111111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100010010100110111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000000011111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 13'b1111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 13'b1111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 14 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 13'b0000000000000 
	Parameter P_M_AXILITE_MASK bound to: 13'b0000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 13 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 832'b0000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001010000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 832'b0000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000100010010101010001111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101001011111111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000010001001010100100111111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100010010100110111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000000011111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 14'b01111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (172#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (173#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (174#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (175#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (176#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (177#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (177#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 14 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (178#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (178#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 14 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (178#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (178#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 14 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (178#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (179#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (180#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (181#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (182#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:6351]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_mig' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:75]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:715]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:717]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:715]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (183#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (184#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (185#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (186#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (187#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (188#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (189#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:612]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 625 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 224 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 223 - type: integer 
	Parameter QCNTR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (189#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (190#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (191#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:612]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:614]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (192#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 8 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter CWL_T bound to: 8 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 4 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nWR_CK bound to: 12 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nRRD_CK bound to: 5 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR_CK bound to: 6 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter nRTP_CK bound to: 6 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter CL_M bound to: 11 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter nADD_RRD bound to: -3 - type: integer 
	Parameter nRRD_CLKS bound to: 1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 18 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 5 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
	Parameter CASRD2CASWR bound to: 11 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (193#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:196]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (194#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (195#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (195#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:101]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (196#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (197#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:198]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:198]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nWTP bound to: 24 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (198#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (199#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (200#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:188]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (201#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:104]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 22 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:104]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:106]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (202#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (202#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (203#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (204#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (205#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:198]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:198]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (206#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' requires 74 connections, but only 73 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (207#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (208#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (209#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000100000000000100000000000000000010000000100000000000000000000000000000000000000000000000000010000000000000000001000000000000010000000000100000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: C - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.519200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 14.540400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (210#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28479]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (211#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28479]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_DCIEN' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23906]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_DCIEN' (212#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23906]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23746]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (213#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23746]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (214#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (215#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (216#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (216#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0111 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0001 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 1250 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 1250 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b0 
	Parameter PO_CIRC_BUF_OFFSET bound to: 30.250000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 547.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 547.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 56 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b0111 
	Parameter DATA_CTL_N bound to: 4'b0111 
	Parameter BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 3 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (217#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (217#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40731]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (218#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40731]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23547]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (219#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23547]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40868]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (220#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40868]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32330]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (221#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32330]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2_FINEDELAY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter FINEDELAY bound to: ADD_DLY - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2_FINEDELAY' (222#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22519]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (223#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (224#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (224#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (225#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (226#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (227#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (227#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (227#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (227#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (227#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (228#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (229#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40943]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (230#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40943]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-3848] Net D_pi_dqs_out_of_range in module/entity mig_7series_v4_2_ddr_phy_4lanes does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:516]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0001 
	Parameter BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0001 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 1 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b100011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40868]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (231#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40868]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32330]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (231#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32330]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b100011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (231#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b101111110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b101111110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized4' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b011111010100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b011111010100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized5' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL__parameterized0' (231#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized6' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized6' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized7' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized7 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized7 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized7' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized8' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized8 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized8 does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized8' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL__parameterized1' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL__parameterized1' (231#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:40959]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized1' (231#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (232#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' requires 89 connections, but only 88 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (233#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:347]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[4] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[5] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[6] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[7] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[4] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[5] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[6] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[7] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' (234#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 9 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' (235#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:347]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'oclk_calib.size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_oclkdelay_cal' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_lim' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:69]
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter TDQSS_DEGREES bound to: 60 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter DIV_FACTOR bound to: 6 - type: integer 
	Parameter TDQSS_LIM_MMCM_TAPS bound to: 9 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter IDLE bound to: 14'b00000000000001 
	Parameter INIT bound to: 14'b00000000000010 
	Parameter WAIT_WR_REQ bound to: 14'b00000000000100 
	Parameter WAIT_POC_DONE bound to: 14'b00000000001000 
	Parameter WAIT_STG3 bound to: 14'b00000000010000 
	Parameter STAGE3_INC bound to: 14'b00000000100000 
	Parameter STAGE3_DEC bound to: 14'b00000001000000 
	Parameter STAGE2_INC bound to: 14'b00000010000000 
	Parameter STAGE2_DEC bound to: 14'b00000100000000 
	Parameter STG3_INCDEC_WAIT bound to: 14'b00001000000000 
	Parameter STG2_INCDEC_WAIT bound to: 14'b00010000000000 
	Parameter STAGE2_TAP_CHK bound to: 14'b00100000000000 
	Parameter PRECH_REQUEST bound to: 14'b01000000000000 
	Parameter LIMIT_DONE bound to: 14'b10000000000000 
WARNING: [Synth 8-6014] Unused sequential element oclkdelay_calib_done_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:268]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_left_lim_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:394]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_right_lim_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:409]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_lim' (236#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v:68]
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_tap_base' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:119]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter SAMP_WAIT_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:119]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:121]
WARNING: [Synth 8-6014] Unused sequential element pd_out_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_tap_base' (237#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:99]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_meta' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:106]
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter NINETY bound to: 14 - type: integer 
	Parameter TAPSPERKCLKX2 bound to: 112 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:193]
WARNING: [Synth 8-6014] Unused sequential element prev_valid_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:281]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_meta' (238#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:106]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_edge_store' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_edge_store' (239#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_cc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter SAMPS_SOLID_THRESH bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_cc' (240#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_top' (241#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_mux' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:72]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:91]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PO_WAIT bound to: 15 - type: integer 
	Parameter POW_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:91]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:93]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_mux' (242#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_data' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:120]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter OCAL_DQ_MASK bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element second_half_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_shifted_reg' and it is trimmed from '64' to '8' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_data' (243#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_samp' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:109]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:126]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter ONE bound to: 1 - type: integer 
	Parameter CMPLX_DATA_CNT bound to: 157 - type: integer 
	Parameter SIMP_DATA_CNT bound to: 1 - type: integer 
	Parameter DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter CMPLX_SAMPS bound to: 50 - type: integer 
	Parameter SAMP_CNT_WIDTH bound to: 10 - type: integer 
	Parameter SIMP_SAMPS_SOLID_THRESH bound to: 486 - type: integer 
	Parameter SIMP_SAMPS_HALF_THRESH bound to: 243 - type: integer 
	Parameter CMPLX_SAMPS_SOLID_THRESH bound to: 48 - type: integer 
	Parameter CMPLX_SAMPS_HALF_THRESH bound to: 24 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:126]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:128]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_samp' (244#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_edge' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:91]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_edge' (245#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_cntlr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_cntlr' (246#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_po_cntlr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:130]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter POC_SAMPLE_CLEAR_WAIT bound to: 1024 - type: integer 
	Parameter MAX_RESUME_WAIT bound to: 1024 - type: integer 
	Parameter RESUME_WAIT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:420]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:130]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:132]
WARNING: [Synth 8-6014] Unused sequential element phy_rddata_en_3_second_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:359]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_po_cntlr' (247#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_2_ddr_phy_oclkdelay_cal does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:207]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_oclkdelay_cal' (248#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100010111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:1115]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:1145]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:691]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal' (249#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (250#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_prbs_rdlvl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall0_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall1_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall2_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall3_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element rd_valid_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element samples_cnt1_en_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:646]
WARNING: [Synth 8-6014] Unused sequential element samples_cnt2_en_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:662]
WARNING: [Synth 8-6014] Unused sequential element prbs_dec_tap_calc_plus_3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:848]
WARNING: [Synth 8-6014] Unused sequential element prbs_dec_tap_calc_minus_3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:849]
WARNING: [Synth 8-6014] Unused sequential element prbs_tap_mod_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_prbs_rdlvl' (251#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:126]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:126]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:128]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (252#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
	Parameter tCK bound to: 1250 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 40 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 1250 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 12 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0011 
	Parameter REG_RC10 bound to: 8'b10011010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1814]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_done_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1815]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr2_r_reg[1] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr1_r_reg[1] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr2_r_reg[2] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr1_r_reg[2] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr2_r_reg[3] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr1_r_reg[3] was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (253#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' requires 131 connections, but only 130 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (254#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (255#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:347]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:349]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (256#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (257#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (258#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (259#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_wr_data' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 9 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (260#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_rd_data' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (261#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (262#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axi_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:71]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_a_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 24 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (263#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (264#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_carry_latch_and' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:38]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'AND2B1L' (265#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_carry_latch_and' (266#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_carry_and' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_carry_and' (267#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_command_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_carry_latch_or' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31872]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'OR2L' (268#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31872]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_carry_latch_or' (269#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v:61]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (270#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_command_fifo' (271#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v:61]
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_a_upsizer' (272#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_w_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_comparator_sel_static' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 6'b000000 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 3 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_comparator_sel_static' (273#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_carry_or' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_carry_or' (274#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v:61]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (275#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (275#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
	Parameter INIT bound to: 16'b1100110011001010 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (276#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (277#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (278#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_comparator_sel_static__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 8'b00000000 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_comparator_sel_static__parameterized0' (278#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_comparator_sel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_comparator_sel' (279#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (279#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_WUSER_II_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v:1056]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_w_upsizer' (280#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v:63]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_a_upsizer__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 24 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_a_upsizer__parameterized0' (280#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_r_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ruser_wrap_buffer_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v:814]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_r_upsizer' (281#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice' (282#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 581 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized0' (282#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized1' (282#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized2' (282#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice' (283#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized3' (283#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:183]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized4' (283#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice__parameterized0' (283#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:255]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axi_upsizer' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized5' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 581 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized6' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized7' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized8' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice__parameterized1' (284#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_aw_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd' (285#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd' (286#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator' (287#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wr_cmd_fsm' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wr_cmd_fsm' (288#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_aw_channel' (289#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v:57]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_w_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_w_channel' (290#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_b_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo' (291#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_b_channel' (292#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_ar_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd__parameterized0' (292#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0' (292#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator__parameterized0' (292#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_fsm' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_fsm' (293#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_ar_channel' (294#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v:57]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_r_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized0' (294#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized1' (294#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-6014] Unused sequential element rd_last_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:216]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_r_channel' (295#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:67]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_arbiter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_arbiter' (296#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc' (297#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' (298#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:715]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:717]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:715]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:784]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:786]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:788]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:790]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:793]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:796]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:798]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:801]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:810]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:811]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_mig' (299#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:75]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (300#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0.v:70]
WARNING: [Synth 8-350] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' requires 70 connections, but only 58 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5464]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_clkgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/759f/axi_clkgen.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 11 - type: integer 
	Parameter VCO_MUL bound to: 49.000000 - type: float 
	Parameter CLK0_DIV bound to: 6.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized3' (300#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (301#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 49.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 6.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_ULTRASCALE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized1' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized1' (301#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (302#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (303#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/759f/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_clkgen_0' (304#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_core_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter INTERFACE bound to: 24_BIT - type: string 
	Parameter OUT_CLK_POLARITY bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
	Parameter XILINX_7SERIES bound to: 0 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (304#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'up_hdmi_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 236 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (304#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_hdmi_tx' (305#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_vdma' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_vdma.v:39]
	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_vdma' (306#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_core' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized3' (306#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_RGB2CrYCb' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO__parameterized0' [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO__parameterized0' (306#1) [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (306#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul' (307#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul__parameterized0' (307#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add' (308#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1' (309#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add__parameterized0' (309#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1__parameterized0' (309#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_RGB2CrYCb' (310#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
INFO: [Synth 8-6157] synthesizing module 'ad_ss_444to422' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ss_444to422' (311#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_es' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_es.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_es' (312#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_es.v:39]
INFO: [Synth 8-4471] merging register 'hdmi_24_hsync_reg' into 'hdmi_36_hsync_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:468]
INFO: [Synth 8-4471] merging register 'hdmi_24_vsync_reg' into 'hdmi_36_vsync_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:469]
INFO: [Synth 8-4471] merging register 'hdmi_24_data_e_reg' into 'hdmi_36_data_e_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:470]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_hsync_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:468]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_vsync_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:469]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_data_e_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:470]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_core' (313#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx_core.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx' (314#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef21/axi_hdmi_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_core_0' (315#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_dma_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262753 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized7' (315#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized1' (315#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized1' (315#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'dmac_2d_transfer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/2d_transfer.v:38]
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmac_2d_transfer' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/2d_transfer.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream__parameterized0' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi__parameterized0' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized1' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized1' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized1' (316#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_dma_0' (317#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 42 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5580]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8476]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_372X83' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2444]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_372X83' (318#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2444]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (319#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8476]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8636]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_H1ZQRK' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2548]
INFO: [Synth 8-6157] synthesizing module 'system_auto_ds_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/synth/system_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (320#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (338#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (339#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' (340#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' (341#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_18_axi3_conv does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1056]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' (342#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' (342#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (342#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (342#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' (343#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' (344#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' (345#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (346#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_ds_0' (347#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/synth/system_auto_ds_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_H1ZQRK' (348#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2548]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (349#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8636]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8806]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SELTG5' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3092]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SELTG5' (350#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (351#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8806]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp3_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8996]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_MCTRXI' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2710]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized1' (351#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (352#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' (353#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (354#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' (355#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized11' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized12' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized13' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized2' (356#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' (357#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' (357#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (358#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_MCTRXI' (359#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:2710]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp3_interconnect_0' (360#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:8996]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (361#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (362#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (363#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (364#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (365#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (366#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (367#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (368#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (368#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (369#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (370#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n' (371#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (372#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' (372#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (373#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (374#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (375#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (375#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (376#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (377#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (378#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (378#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (379#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (380#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (381#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5789]
INFO: [Synth 8-638] synthesizing module 'system_axi_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/synth/system_axi_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/synth/system_axi_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_rstgen_0' (382#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/synth/system_axi_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_rstgen' of module 'system_axi_rstgen_0' requires 10 connections, but only 6 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5816]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_spdif_tx' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/axi_spdif_tx.vhd:45' bound to instance 'U0' of component 'axi_spdif_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/axi_spdif_tx.vhd:105]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (383#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (384#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tx_encoder' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/axi_spdif_tx.vhd:230]
INFO: [Synth 8-638] synthesizing module 'tx_encoder' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:77]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder' (385#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (386#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx' (387#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/axi_spdif_tx.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (388#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized2' (388#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (389#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (390#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (391#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (392#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (393#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (394#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (395#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:1015]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (396#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 289 connections, but only 237 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:5878]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (396#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (396#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (397#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:6116]
INFO: [Synth 8-6157] synthesizing module 'system_util_daq2_xcvr_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xcm' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (398#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xcm' (399#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr_xcm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xch' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_POLARITY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b11111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter ES_SDATA_MASK bound to: 80'b11111111111111111111111111111111111111110000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 1994880 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (400#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xch' (401#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr_xch.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr' (402#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9a2f/util_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_util_daq2_xcvr_0' (403#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'util_daq2_xcvr' of module 'system_util_daq2_xcvr_0' requires 230 connections, but only 224 given [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:6124]
INFO: [Synth 8-6155] done synthesizing module 'system' (404#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.v:3523]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (405#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (406#1) [c:/adi/hdl/projects/daq2/zc706/system_top.v:38]
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_es_reset
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_5
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_6
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_7
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_8
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_9
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_10
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_11
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_12
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_13
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_14_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_14_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_14
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_15
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_15
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_15_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_15_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_15
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_15
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_15
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1295.824 ; gain = 947.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[887] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[886] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[885] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[884] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[883] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[882] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[881] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[880] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[879] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[878] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[877] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[876] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[875] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[874] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[873] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[872] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[799] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[798] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[797] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[796] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[795] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[794] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[793] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[792] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[711] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[710] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[709] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[708] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[707] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[706] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[705] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[704] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[639] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[638] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[637] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[636] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[631] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[630] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[629] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[628] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[623] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[622] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[621] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[620] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[615] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[614] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[613] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[612] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[603] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[602] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[601] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[600] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[599] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[598] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[597] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[596] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[591] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[590] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[589] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[588] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[587] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[586] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[585] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[584] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[583] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[582] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[581] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[580] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[575] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[574] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[573] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[572] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[571] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[570] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[569] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[568] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[567] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[566] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[565] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[564] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[563] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[562] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[561] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[560] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[559] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[558] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[557] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[556] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[551] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[550] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[549] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[548] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[543] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[542] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[541] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[540] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[527] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[526] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[525] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[524] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[519] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[518] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[517] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[516] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[511] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[510] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[509] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[508] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[507] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[506] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[505] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[504] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[503] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[502] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[501] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[500] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[499] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[498] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[497] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[496] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[495] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[494] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[493] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[492] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[491] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[490] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[489] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[488] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[487] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[486] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[485] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[484] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[483] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[482] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[481] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[480] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[479] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[478] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[477] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[476] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[475] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[474] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[473] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[472] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[471] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[470] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[469] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[468] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[467] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[466] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[465] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[464] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[463] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[462] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[461] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[460] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[447] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[446] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[445] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[444] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[439] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[438] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[437] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[436] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[431] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[430] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[429] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[428] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[423] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[422] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[421] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[420] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[415] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[414] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[413] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[412] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[407] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[406] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[405] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[404] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[391] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[390] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[389] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[388] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[387] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[386] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[385] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[384] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[315] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[314] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[313] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[312] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[307] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[306] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[305] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[304] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[299] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[298] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[297] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[296] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[295] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[294] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[293] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[292] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[291] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[290] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[289] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[288] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[287] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[286] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[285] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[284] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[283] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[282] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[281] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[280] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[275] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[274] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[273] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[272] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[267] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[266] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[265] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[264] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[259] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[258] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[257] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[256] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[239] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[238] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[237] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[236] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[235] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[234] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[233] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[232] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[83] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[82] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[81] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[80] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[71] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[70] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[69] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[68] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[67] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[66] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[65] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[64] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[118] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[110] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[109] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[108] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[99] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[91] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[88] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[85] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[79] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[78] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[77] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[76] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[75] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[74] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[73] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[72] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[71] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[70] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[69] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[68] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[67] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[66] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[65] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[64] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[63] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[62] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[61] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[60] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[59] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[58] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[57] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[56] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[55] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[54] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[53] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[52] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[51] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[50] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[48] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[41] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[30] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[29] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[26] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[14] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[10] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[8] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[5] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dqs_in[7] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dqs_in[6] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dqs_in[5] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dqs_in[3] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[8] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[7] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[6] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[5] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[4] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[3] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[2] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[1] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy_wrapper:po_counter_load_val[0] to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1087]
WARNING: [Synth 8-3295] tying undriven pin mem_intfc0:error to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:707]
WARNING: [Synth 8-3295] tying undriven pin u_ui_top:app_correct_en to constant 0 [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:916]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1295.824 ; gain = 947.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1295.824 ; gain = 947.824
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:821]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:828]
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2082.934 ; gain = 0.000
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2090.203 ; gain = 0.656
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2090.863 ; gain = 0.660
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2094.473 ; gain = 0.664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 400 instances were transformed.
  DSP48E => DSP48E1: 25 instances
  FDR => FDRE: 63 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 187 instances
  SRL16 => SRL16E: 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2095.133 ; gain = 0.660
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 2099.652 ; gain = 5.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
INFO: [Synth 8-5546] ROM "spi_rd_wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__2'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager'
INFO: [Synth 8-5544] ROM "burst_pointer_end" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '512' to '64' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:196]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:390]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:391]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:392]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:394]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:395]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager__parameterized0'
INFO: [Synth 8-5544] ROM "burst_pointer_end" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi_rlast_reg' into 'axi_rd_req_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/18b3/axi_adcfifo_wr.v:297]
INFO: [Synth 8-5544] ROM "axi_waddr_rel_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_raddr_rel_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es__parameterized0'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_mux.maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5544] ROM "po_coarse_overflow0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[4][5:0]' into 'smallest_reg[4][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[5][5:0]' into 'smallest_reg[5][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[6][5:0]' into 'smallest_reg[6][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[7][5:0]' into 'smallest_reg[7][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fine_inc_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "corse_dec_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "po_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_level_done_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dq_cnt_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dqs_wl_po_stg2_c_incdec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_poc_tap_base'
INFO: [Synth 8-5544] ROM "psen_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_ends_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oneeighty_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2z_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o2f_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2o_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5544] ROM "wrlvl_final_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lim_start_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ocd_prech_req_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-5544] ROM "stg2_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ninety_offsets_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ninety_offsets_final_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_finish_scan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_slew" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_center_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][32][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][33][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][34][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][35][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][36][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][37][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][38][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][39][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][40][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][41][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][42][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][43][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][44][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][45][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][46][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][47][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][48][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][49][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][50][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][51][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][52][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][53][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][54][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][55][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][56][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][57][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][58][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][59][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][60][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][61][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][62][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][63][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "complex_victim_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare_err_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_dqs_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_err_win_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_pi_incdec_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_init_pi_dec_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_flag_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fine_delay_incdec_pb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_cas_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4007]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_we_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4008]
INFO: [Synth 8-4471] merging register 'oclkdelay_calib_start_reg' into 'oclkdelay_calib_start_int_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1409]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[27:14]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_address_reg[41:28]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_address_reg[55:42]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stg1_wr_rd_cnt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "complex_address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "complex_num_writes" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "calib_cmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1118]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[2][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[3][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[4][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[5][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[6][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[7][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[2][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[3][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[4][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[5][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[6][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[7][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:806]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4:4]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5:5]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early1_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6:6]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:806]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7:7]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal2_done_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_y_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__1'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder'
INFO: [Synth 8-5546] ROM "inv_preamble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-5544] ROM "s_axi_arready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |         000000000000000000000001 |                            00000
     ES_FSM_HOFFSET_READ |         000000000000000000000010 |                            00001
     ES_FSM_HOFFSET_RRDY |         000000000000000000000100 |                            00010
    ES_FSM_HOFFSET_WRITE |         000000000000000000001000 |                            00011
     ES_FSM_HOFFSET_WRDY |         000000000000000000010000 |                            00100
     ES_FSM_VOFFSET_READ |         000000000000000000100000 |                            00101
     ES_FSM_VOFFSET_RRDY |         000000000000000001000000 |                            00110
    ES_FSM_VOFFSET_WRITE |         000000000000000010000000 |                            00111
     ES_FSM_VOFFSET_WRDY |         000000000000000100000000 |                            01000
        ES_FSM_CTRL_READ |         000000000000001000000000 |                            01001
        ES_FSM_CTRL_RRDY |         000000000000010000000000 |                            01010
      ES_FSM_START_WRITE |         000000000000100000000000 |                            01011
       ES_FSM_START_WRDY |         000000000001000000000000 |                            01100
      ES_FSM_STATUS_READ |         000000000010000000000000 |                            01101
      ES_FSM_STATUS_RRDY |         000000000100000000000000 |                            01110
       ES_FSM_STOP_WRITE |         000000001000000000000000 |                            01111
        ES_FSM_STOP_WRDY |         000000010000000000000000 |                            10000
        ES_FSM_SCNT_READ |         000000100000000000000000 |                            10001
        ES_FSM_SCNT_RRDY |         000001000000000000000000 |                            10010
        ES_FSM_ECNT_READ |         000010000000000000000000 |                            10011
        ES_FSM_ECNT_RRDY |         000100000000000000000000 |                            10100
        ES_FSM_AXI_WRITE |         001000000000000000000000 |                            10101
        ES_FSM_AXI_READY |         010000000000000000000000 |                            10110
           ES_FSM_UPDATE |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'one-hot' in module 'axi_adxcvr_es__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_poc_tap_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE5 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 000000000000000000000000000000000100 |                           000000
       CAL1_NEW_DQS_WAIT | 000000000000000000000100000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 000000000000000000100000000000000000 |                           000010
         CAL1_PAT_DETECT | 000000000000001000000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 000000000000000000000000000000100000 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 000000000000000000000000000001000000 |                           000101
     CAL1_MPR_PAT_DETECT | 000000000000000000000000100000000000 |                           011111
         CAL1_VALID_WAIT | 100000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 000100000000000000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 000000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 000000000000000000000000000000001000 |                           100010
       CAL1_IDEL_DEC_CPT | 000000000000000000000000000000010000 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 000000000000000000010000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 001000000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 000000000000000000000000000010000000 |                           001110
          CAL1_REGL_LOAD | 000000000000000000000000000100000000 |                           011011
               CAL1_DONE | 000000000000000000000000000000000001 |                           001111
                  iSTATE | 000000000000000000000000000000000010 |                           111111
    CAL1_NEW_DQS_PREWAIT | 000000000000000000000000001000000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 000000000000000000000000010000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 000000000000000000001000000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 000000000000000000000001000000000000 |                           100001
       CAL1_IDEL_INC_CPT | 000000000000000000000010000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 000010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 000000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_cha |                              001 |                              001
                 cha_rdy |                              010 |                              011
                read_chb |                              011 |                              010
                 chb_rdy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_dds_2                                             |           4|     10751|
|2     |ad_dds__GC0                                          |           1|       645|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0                   |           1|       716|
|4     |ad_ip_jesd204_tpl_dac_core__GC0                      |           1|       472|
|5     |ad_ip_jesd204_tpl_dac_regmap                         |           1|      5850|
|6     |util_upack_dmx                                       |           4|     31428|
|7     |util_upack__GC0                                      |           1|      2957|
|8     |util_cpack_mux                                       |           4|     25025|
|9     |util_cpack__GC0                                      |           1|      7352|
|10    |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0  |           1|       462|
|11    |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      3260|
|12    |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      8844|
|13    |case__1356_mig_7series_v4_2_ddr_mc_phy_wrapper__GD   |           1|     46449|
|14    |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2            |           1|      3125|
|15    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     35106|
|16    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|     18167|
|17    |mig_7series_v4_2_ddr_calib_top__GB2                  |           1|     12457|
|18    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|       698|
|19    |mig_7series_v4_2_mc                                  |           1|      5056|
|20    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|     18456|
|21    |system_axi_ddr_cntrl_0_mig__GC0                      |           1|       271|
|22    |system__GCB0                                         |           1|     29740|
|23    |system__GCB1                                         |           1|     17014|
|24    |system__GCB2                                         |           1|     16877|
|25    |system__GCB3                                         |           1|     18827|
|26    |system__GCB4                                         |           1|     21028|
|27    |system_top__GC0                                      |           1|        89|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 10    
	   5 Input     32 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 21    
	   3 Input     24 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 544   
	   2 Input     20 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 273   
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 25    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 16    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 33    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 29    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 97    
	   3 Input      6 Bit       Adders := 34    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 92    
	   2 Input      4 Bit       Adders := 91    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 60    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 96    
	   3 Input      2 Bit       Adders := 6     
	   8 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 2     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 28    
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     57 Bit         XORs := 1     
	   2 Input     56 Bit         XORs := 4     
	   2 Input     49 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 8     
	   2 Input     20 Bit         XORs := 544   
	   2 Input     18 Bit         XORs := 272   
	   2 Input      1 Bit         XORs := 385   
+---XORs : 
	                2 Bit    Wide XORs := 6     
+---Registers : 
	             5056 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              519 Bit    Registers := 2     
	              512 Bit    Registers := 23    
	              320 Bit    Registers := 1     
	              236 Bit    Registers := 2     
	              176 Bit    Registers := 1     
	              167 Bit    Registers := 4     
	              138 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 19    
	              112 Bit    Registers := 8     
	               96 Bit    Registers := 12    
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 28    
	               78 Bit    Registers := 4     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 66    
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               55 Bit    Registers := 2     
	               48 Bit    Registers := 33    
	               47 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 5     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 133   
	               30 Bit    Registers := 17    
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 7     
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 24    
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 640   
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 290   
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 1303  
	               15 Bit    Registers := 13    
	               14 Bit    Registers := 22    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 64    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 44    
	                8 Bit    Registers := 140   
	                7 Bit    Registers := 31    
	                6 Bit    Registers := 211   
	                5 Bit    Registers := 153   
	                4 Bit    Registers := 276   
	                3 Bit    Registers := 199   
	                2 Bit    Registers := 204   
	                1 Bit    Registers := 4209  
+---RAMs : 
	            8192K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              24K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               8K Bit         RAMs := 3     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
	              136 Bit         RAMs := 1     
	              128 Bit         RAMs := 4     
	              104 Bit         RAMs := 2     
	               64 Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
	   2 Input    519 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 16    
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   9 Input    112 Bit        Muxes := 4     
	  13 Input     96 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 4     
	  17 Input     96 Bit        Muxes := 4     
	  17 Input     80 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 31    
	   9 Input     80 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 33    
	  17 Input     64 Bit        Muxes := 16    
	   7 Input     64 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     49 Bit        Muxes := 2     
	  17 Input     48 Bit        Muxes := 12    
	   2 Input     48 Bit        Muxes := 38    
	   9 Input     48 Bit        Muxes := 4     
	  10 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 2     
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 27    
	   2 Input     32 Bit        Muxes := 103   
	  25 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 4     
	  17 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 19    
	  18 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  27 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 49    
	   4 Input     30 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 12    
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 20    
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 8     
	   6 Input     21 Bit        Muxes := 2     
	   5 Input     21 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 16    
	   6 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 16    
	   3 Input     18 Bit        Muxes := 16    
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 487   
	  17 Input     16 Bit        Muxes := 184   
	   9 Input     16 Bit        Muxes := 104   
	  13 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 242   
	   4 Input     16 Bit        Muxes := 40    
	   7 Input     16 Bit        Muxes := 20    
	  11 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   3 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 14    
	   2 Input      9 Bit        Muxes := 49    
	   3 Input      9 Bit        Muxes := 2     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 250   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 75    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 186   
	   4 Input      6 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 2     
	  23 Input      6 Bit        Muxes := 6     
	  25 Input      6 Bit        Muxes := 5     
	  16 Input      6 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 10    
	   8 Input      6 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 97    
	  17 Input      5 Bit        Muxes := 28    
	   8 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	  25 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	  13 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 185   
	   8 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	  14 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 244   
	   4 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 12    
	  16 Input      3 Bit        Muxes := 256   
	  23 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 22    
	   7 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 174   
	  17 Input      2 Bit        Muxes := 168   
	   9 Input      2 Bit        Muxes := 24    
	  13 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 115   
	   8 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	  25 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2447  
	   3 Input      1 Bit        Muxes := 115   
	   9 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 96    
	   7 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 283   
	   4 Input      1 Bit        Muxes := 271   
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 29    
	  10 Input      1 Bit        Muxes := 49    
	  23 Input      1 Bit        Muxes := 33    
	  25 Input      1 Bit        Muxes := 30    
	  16 Input      1 Bit        Muxes := 21    
	  27 Input      1 Bit        Muxes := 51    
	  12 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:214]
Hierarchical RTL Component report 
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_dac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ad_dds_cordic_pipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_sine_cordic__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module ad_dds_cordic_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_sine_cordic 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module ad_dds_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 4     
Module ad_dds 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_dac_channel 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_ip_jesd204_tpl_dac_pn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     57 Bit         XORs := 1     
	   2 Input     49 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 46    
	   2 Input     16 Bit        Muxes := 89    
	   9 Input     16 Bit        Muxes := 26    
	  13 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 5     
	  17 Input      2 Bit        Muxes := 42    
	   9 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             5056 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module mig_7series_v4_2_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_2_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_2_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_mc 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_if_post_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 9     
	   4 Input     30 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      9 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 47    
Module mig_7series_v4_2_ddr_if_post_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_2_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 63    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 24    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_lim 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_tap_base 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_poc_meta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_edge_store__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_samp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_2_ddr_phy_ocd_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_ocd_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 11    
Module mig_7series_v4_2_ddr_phy_ocd_po_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 48    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 351   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 29    
	  23 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 128   
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 169   
	  23 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 687   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 8     
	  25 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 4     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 135   
	   8 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 15    
	  25 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 24    
Module mig_7series_v4_2_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 33    
	  27 Input      6 Bit        Muxes := 10    
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
	   3 Input      1 Bit        Muxes := 9     
	  27 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_2_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 303   
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 64    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_2_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_2_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_command_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_w_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_command_fifo__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_r_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_ddr_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              519 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    519 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module mig_7series_v4_2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module util_adxcvr_xcm 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module up_xfer_status__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_adcfifo_adc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ad_axis_inf_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ad_mem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module axi_adcfifo_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_adcfifo_rd 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_mem_asym__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ad_axis_inf_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_adcfifo_dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pipeline_stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              176 Bit    Registers := 1     
Module pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
Module jesd204_lmfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_lane_latency_monitor 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module align_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__3 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module up_axi__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              138 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module jesd204_up_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_adxcvr_mdrp__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module up_axi__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module jesd204_lmfc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_tx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module jesd204_up_tx 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 4     
Module axi_jesd204_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_es__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 15    
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module fifo_address_sync__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ad_mem__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_adc_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_xcvr_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_b2g 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_g2b__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_g2b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 1     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ad_b2g__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_g2b__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_b2g__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_g2b__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module util_dacfifo_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_dacfifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_address_sync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               57 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module xpm_cdc_async_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_18_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dmac_2d_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dmac_reset_manager__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dmac_request_arb__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module up_axi__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              236 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_hdmi_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_hdmi_tx_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ad_mem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ad_csc_1_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_mul__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_add__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module up_axi__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_iic_v2_0_21_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_21_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_21_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module tx_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_spdif_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module daq2_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-4471] merging register 'dac_dds_incr_0_reg[15:0]' into 'dac_dds_incr_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:92]
INFO: [Synth 8-4471] merging register 'dac_dds_incr_1_reg[15:0]' into 'dac_dds_incr_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:93]
INFO: [Synth 8-4471] merging register 'bank_cntrl[0].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[0].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[1].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[2].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[3].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_core/\inst/i_dac_jesd204/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg )
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_1_reg[0]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_1_reg[1]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_0_reg[0]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds__GC0:/\dac_dds_incr_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[52]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[53]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[54]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_C.ddr_byte_lane_Ci_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/ddr_phy_top0i_8/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[128]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[129]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[130]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[131]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[132]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[133]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[134]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[135]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[136]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[137]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[138]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[139]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[140]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[141]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[142]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[143]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[144]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[145]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[146]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[147]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[148]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[149]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[150]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[151]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[152]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[153]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[154]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[155]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[156]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[157]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[158]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[159]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[160]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[161]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[162]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[163]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[164]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[165]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[166]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[167]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[168]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[169]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[170]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[171]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[172]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[173]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[174]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[175]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[176]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[177]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[178]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[179]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[180]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[181]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[182]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[183]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[184]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[185]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[186]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[187]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[188]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[189]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[190]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[192]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[193]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[194]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[195]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[196]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[197]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[198]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[199]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[200]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[201]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[202]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[203]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[204]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[205]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[206]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[207]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[208]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[209]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[210]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[211]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[212]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[213]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[214]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[215]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[216]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[217]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[218]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[219]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[220]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[221]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[222]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[223]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[224]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[225]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[226]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[227]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[228]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[229]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[230]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[231]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[232]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[233]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[234]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[235]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[236]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[237]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[238]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[239]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[240]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[241]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[242]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[243]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[244]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[245]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[246]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[247]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[248]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[249]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[250]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[251]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[252]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[253]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[254]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[3].adc_data_d_reg[255]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[256]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[257]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[258]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[259]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[260]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[261]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[262]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[263]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[264]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[265]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[266]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[267]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[268]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[269]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[270]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[271]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[272]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[273]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[274]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[275]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[276]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[277]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[278]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[279]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[280]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[281]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[282]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[283]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[284]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[285]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[286]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[287]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[288]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[289]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[290]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[291]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[292]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[293]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[294]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[295]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[296]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[297]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[298]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[299]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[300]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[301]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[302]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[303]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[304]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[305]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[306]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[307]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[308]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[309]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[310]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[311]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[312]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[313]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[314]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[315]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[316]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[317]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[318]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[4].adc_data_d_reg[319]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[320]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[321]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[322]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[323]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[324]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[325]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[326]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[327]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[328]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[329]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[330]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[331]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[332]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[333]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[334]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[335]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[336]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[337]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[338]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[339]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[340]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[341]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[342]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[343]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[344]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[345]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[346]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[347]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[348]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[349]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[350]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[351]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[352]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[353]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[354]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[355]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[356]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[357]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[358]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[359]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[360]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[361]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[362]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[363]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[364]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[365]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[366]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[367]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[368]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[369]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[370]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[371]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[372]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[373]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[374]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[375]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[376]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[377]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[378]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[379]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[380]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[381]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[382]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[5].adc_data_d_reg[383]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[384]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[385]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[386]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[387]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[388]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[389]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[390]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[391]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[392]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[393]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[394]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[395]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[396]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[397]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[398]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[399]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[400]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[401]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[402]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[403]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[404]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[405]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[406]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[407]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[408]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[409]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[410]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[411]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[412]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[413]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[414]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[415]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[416]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[417]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[418]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[419]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[420]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[421]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[422]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[423]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[424]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[425]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[426]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[427]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[428]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[429]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[430]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[431]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[432]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[433]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[434]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[435]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[436]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[437]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[438]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[439]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[440]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[441]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[442]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[443]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[444]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[445]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[446]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[6].adc_data_d_reg[447]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[448]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[449]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[450]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[451]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[452]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[453]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[454]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[455]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[456]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[457]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[458]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[459]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[460]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[461]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[462]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[463]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[464]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[465]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[466]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[467]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[468]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[469]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[470]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[471]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[472]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[473]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[474]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[475]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[476]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[477]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[478]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[479]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[480]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[481]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[482]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[483]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[484]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[485]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[486]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[487]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[488]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[489]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[490]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[491]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[492]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[493]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[494]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[495]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[496]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[497]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[498]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[499]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[500]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[501]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[502]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[503]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[504]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[505]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[506]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[507]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[508]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[509]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[510]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[7].adc_data_d_reg[511]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9680_cpack/insti_0/\g_in[7].adc_data_d_reg[511] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1 /\ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2796]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "u_poc_meta/run_ends_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrlvl_final_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lim_start_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prde_r1_reg' (FD) to 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg'
INFO: [Synth 8-3886] merging instance 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prde_r2_reg' (FD) to 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_ocd_cntlr/complex_oclkdelay_calib_done_r_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0]' (FDSE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/calib_tap_inc_done_r1_reg' (FD) to 'u_ddr_phy_init/tg_timer_go_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[0]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[3]' (FDR) to 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[2]' (FDR) to 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][0]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][0]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][1]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][0]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][0]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/new_burst_r_reg' (FD) to 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/tg_timer_go_reg' (FD) to 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[279] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[10]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[11]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[12]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/single_rank.chip_cnt_r_reg[0]' (FD) to 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/single_rank.chip_cnt_r_reg[1]' (FD) to 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_ras_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/even_cwl.phy_cas_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_ras_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2]' (FD) to 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[13]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[0]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[1]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[2]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'ref_bit_reg[7:0]' into 'ref_bit_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:397]
INFO: [Synth 8-5546] ROM "prbs_dqs_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fine_delay_incdec_pb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_pi_incdec_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_err_win_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_victim_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[25]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fine_inc_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_level_done_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ui_top/\ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ui_top/\ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[14].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[14].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[47].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_ddr_a_upsizer__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/axi_mc_r_channel_0/trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/axi_mc_r_channel_0/trans_buf_out_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi_mc/USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data1_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5544] ROM "dma_raddr_rel_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_waddr_rel_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_up_rx/up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_up_rx/up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_jesd/rx/inst/i_eof_gen/sof_reg[1]' (FDR) to 'axi_ad9680_jesd/rx/inst/i_eof_gen/sof_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_jesd/rx/inst/i_eof_gen/eof_reg[0]' (FD) to 'axi_ad9680_jesd/rx/inst/i_eof_gen/eof_reg[2]'
INFO: [Synth 8-5544] ROM "i_tx_ctrl/ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-5545] ROM "inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '27' to '1' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:97]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg' and it is trimmed from '8' to '7' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:298]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 128 RAM instances of RAM i_mem_fifo/m_ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]__0' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]__0' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]__0' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]__0' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg_rep[3]' (FDR) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg_rep[2]' (FDR) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg_rep[1]' (FDR) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg_rep[0]' (FDR) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[0]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[1]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[2]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[3]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[4]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[5]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[6]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[7]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[8]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[9]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[10]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[11]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[12]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[13]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[14]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[15]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[16]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[17]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[18]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[19]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[20]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[21]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[22]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[23]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[24]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[25]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[26]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[27]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[28]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[29]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[30]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_adc_gpio_out_int_reg[31]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[7]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[7]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[13]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[13]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[14]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[14]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[15]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[15]' (FDR) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[0]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[1]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[2]' (FD) to 'axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:97]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg' and it is trimmed from '8' to '7' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:298]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p3_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p3_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p1_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p1_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:108]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p2_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p2_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:118]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p3_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p3_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:126]
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:244]
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/1f7b/tx_encoder.vhd:244]
INFO: [Synth 8-5546] ROM "TENC/inv_preamble" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[3]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[1]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[2]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_id_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[0]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[1]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[2]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[3]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_hdmi_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[1]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[2]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_transfer/i_2d_transfer/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[3]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[4]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[5]' (FDE) to 'axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_d_reg' (FD) to 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg' (FD) to 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_2d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg' (FD) to 'axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[0]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[1]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[2]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[3]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[4]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[5]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[6]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[7]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[12]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[13]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[14]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[15]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[16]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[17]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[18]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[19]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[24]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[25]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[26]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[27]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[28]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[29]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[30]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[31]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]' (FD) to 'axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p3_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3886] merging instance 'axi_ad9680_jesd_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'axi_ad9680_jesd_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_ad9680_jesd_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'axi_ad9680_jesd_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.dtre_i_reg' (FDR) to 'axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[6]' (FDR) to 'axi_iic_main/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_spdif_tx_core/U0/\TENC/DA16.audio_reg[0] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:04 ; elapsed = 00:06:12 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|ad_mem__parameterized2:      | m_ram_reg  | 256 x 512(NO_CHANGE)   | W |   | 256 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|ad_mem_asym__parameterized0: | m_ram_reg  | 32 x 512(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ad_mem__parameterized1:      | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0:      | m_ram_reg  | 64 K x 128(NO_CHANGE)  | W |   | 64 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 
|ad_mem_asym:                 | m_ram_reg  | 16 x 128(NO_CHANGE)    | W |   | 16 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem:                      | m_ram_reg  | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem__parameterized1:      | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized3:      | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                                                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                                                                       | Implied        | 16 x 8               | RAM32M x 2     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 34               | RAM32M x 6     | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_spdif_tx_core/U0                                                                                                                                                                                                             | pl330_dma_gen.fifo/fifo/data_fifo_reg                                                                                   | Implied        | 8 x 32               | RAM32M x 6     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_6/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/i_16/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9680_fifo/inst/i_wr/i_23/i_mem/m_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9680_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_4/axi_hdmi_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_dds_2                                             |           8|      6534|
|2     |ad_dds__GC0                                          |           2|       625|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0                   |           2|       714|
|4     |ad_ip_jesd204_tpl_dac_core__GC0                      |           1|       675|
|5     |ad_ip_jesd204_tpl_dac_regmap                         |           1|      3219|
|6     |util_upack_dmx                                       |           4|     13129|
|7     |util_upack__GC0                                      |           1|      1467|
|8     |util_cpack_mux                                       |           4|     14115|
|9     |util_cpack__GC0                                      |           1|      2478|
|10    |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0  |           1|       273|
|11    |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      1809|
|12    |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      6177|
|13    |case__1356_mig_7series_v4_2_ddr_mc_phy_wrapper__GD   |           1|       715|
|14    |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2            |           1|      1183|
|15    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     11128|
|16    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|     10550|
|17    |mig_7series_v4_2_ddr_calib_top__GB2                  |           1|      7165|
|18    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|      1918|
|19    |mig_7series_v4_2_mc                                  |           1|      2987|
|20    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|     22244|
|21    |system_axi_ddr_cntrl_0_mig__GC0                      |           1|       266|
|22    |system__GCB0                                         |           1|     24190|
|23    |system__GCB1                                         |           1|      7429|
|24    |system__GCB2                                         |           1|      8678|
|25    |system__GCB3                                         |           1|     12599|
|26    |system__GCB4                                         |           1|     12791|
|27    |system_top__GC0                                      |           1|        89|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 834 of c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:834]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:31 ; elapsed = 00:06:39 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/phy_data_full_r_reg)
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[64]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[65]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[66]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[67]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[68]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[69]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[70]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[71]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[72]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[73]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[74]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[75]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[76]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[77]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[78]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[79]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[80]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[82]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[83]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[84]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[85]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[86]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[87]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[88]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[89]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[90]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[91]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[92]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[93]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[94]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[96]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[97]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[98]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[99]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[100]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[101]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[102]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[103]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[104]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[105]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[106]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[107]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[108]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[109]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[110]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[111]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[112]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[113]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[114]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[115]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[116]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[117]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[118]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[119]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[128]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[129]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[130]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[131]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[132]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[133]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[134]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[135]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[147]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[148]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[149]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[150]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[151]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[152]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[153]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[154]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[155]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[156]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[157]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[158]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[159]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[160]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[161]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[162]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[163]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[164]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[165]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[166]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[167]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[168]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[169]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[170]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[171]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[172]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[173]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[174]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[175]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[176]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[177]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[178]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[179]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[180]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[181]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[182]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[183]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[192]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[193]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[194]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[195]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[196]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[197]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[198]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[199]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[200]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[201]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[202]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[203]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[204]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[205]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[206]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[207]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[208]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[209]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[210]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[211]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[212]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[213]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[214]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[215]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[216]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[217]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[218]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[219]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[220]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[221]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[222]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[223]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[224]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[225]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[226]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[227]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[228]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[229]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[230]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[231]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[232]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[233]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[234]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[235]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[236]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[237]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[238]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[239]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[240]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[241]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[242]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[243]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[244]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[245]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[246]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[247]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[256]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[257]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[258]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[259]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[260]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[261]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[262]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[263]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[264]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[265]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[266]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[267]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[268]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[269]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[270]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[271]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[272]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[273]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[274]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[275]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[276]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[277]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[278]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[279]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[280]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[281]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[282]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[283]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[284]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[285]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[286]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[287]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[288]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[289]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[290]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[291]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[292]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[293]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[294]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[295]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[296]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[297]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[298]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[299]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[300]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[301]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[302]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[303]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[304]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[305]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[306]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[307]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[308]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[309]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[310]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[311]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[320]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[321]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[322]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[323]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[324]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[325]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[326]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[327]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[328]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[329]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[330]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[331]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[332]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[333]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[334]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[335]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[336]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[337]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[338]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[339]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[340]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[341]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[342]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[343]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[344]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[345]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[346]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[347]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[348]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[349]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[350]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[351]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[352]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[353]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[354]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[355]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[356]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[357]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[358]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[359]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[360]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[361]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[362]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[363]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[364]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[365]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[366]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[367]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[368]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[369]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[370]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[371]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[372]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[373]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[374]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[375]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[384]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[385]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[386]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[387]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[388]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[389]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[390]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[391]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[392]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[393]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[394]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[395]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[396]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[397]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[398]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[399]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[400]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[401]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[402]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[403]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[404]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[405]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[406]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[407]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[408]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[409]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[410]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[411]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[412]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[413]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[414]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[415]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[416]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[417]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[418]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[419]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[420]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[421]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[422]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[423]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[424]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[425]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[426]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[427]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[428]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[429]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[430]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[431]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[432]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[433]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[434]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[435]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[436]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[437]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[438]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[439]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[448]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[449]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[450]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[451]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[452]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[453]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[454]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[455]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[456]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[457]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[458]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[459]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[460]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[461]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[462]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[463]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[464]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[465]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[466]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[467]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[468]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[469]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[470]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[471]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[472]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[473]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[474]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[475]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[476]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[477]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[478]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[479]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[480]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[481]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[482]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[483]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[484]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[485]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[486]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[487]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[488]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[489]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[490]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[491]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[492]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[493]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[494]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[495]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[496]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[497]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[498]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[499]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[500]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[501]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[502]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_5/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[510]'
WARNING: [Synth 8-3332] Sequential element (p_2_out[3]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (p_2_out[2]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (p_2_out[1]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (p_2_out[0]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_sel_po_incdec_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_inc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_sel_pi_incdec_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_inc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_en_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_inc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_inc_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_pi_f_inc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_po_f_stg23_sel_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_pi_f_inc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_pi_f_inc_r_reg' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_pi_f_en_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_calib_topi_7/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/\adc_mux_data_1_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_cpack_mux:/adc_mux_enable_1_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /dac_dmx_enable_1_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_1_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_1_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_1_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/\inst/g_dmx[0].i_dmx /\dac_dmx_data_0_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/dac_dmx_enable_1_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_1_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_7_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_6_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_5_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_4_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_3_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_upack_dmx__1:/\dac_dmx_data_1_2_2_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/byte_sel_data_map_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__3'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[2]__1' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__5'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__2' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__3'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__3' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/A[3]__0' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[26]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:23 ; elapsed = 00:07:31 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|ad_mem__parameterized2:      | m_ram_reg  | 256 x 512(NO_CHANGE)   | W |   | 256 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|ad_mem_asym__parameterized0: | m_ram_reg  | 32 x 512(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:              | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ad_mem__parameterized1:      | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0:      | m_ram_reg  | 64 K x 128(NO_CHANGE)  | W |   | 64 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 
|ad_mem_asym:                 | m_ram_reg  | 16 x 128(NO_CHANGE)    | W |   | 16 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem:                      | m_ram_reg  | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem__parameterized1:      | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized3:      | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-----------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                                                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                        | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                   | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14    | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                                                                     | Implied        | 4 x 32               | RAM32M x 6     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                                                                       | Implied        | 16 x 8               | RAM32M x 2     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9680_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/eot_mem_src_reg                                                                                | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/eot_mem_dest_reg                                                                               | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                                                               | Implied        | 4 x 34               | RAM32M x 6     | 
|axi_hdmi_dma/inst                                                                                                                                                                                                                | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                                                          | Implied        | 8 x 8                | RAM32M x 2     | 
|axi_spdif_tx_core/U0                                                                                                                                                                                                             | pl330_dma_gen.fifo/fifo/data_fifo_reg                                                                                   | Implied        | 8 x 32               | RAM32M x 6     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |ad_dds_2                                            |           8|      6534|
|2     |ad_dds__GC0                                         |           2|       625|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0                  |           2|       714|
|4     |ad_ip_jesd204_tpl_dac_core__GC0                     |           1|       675|
|5     |ad_ip_jesd204_tpl_dac_regmap                        |           1|      3219|
|6     |util_upack_dmx                                      |           1|       341|
|7     |util_upack__GC0                                     |           1|      1467|
|8     |util_cpack_mux                                      |           4|       225|
|9     |util_cpack__GC0                                     |           1|      2478|
|10    |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0 |           1|       269|
|11    |case__1356_mig_7series_v4_2_ddr_mc_phy_wrapper__GD  |           1|       112|
|12    |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2           |           1|      1110|
|13    |mig_7series_v4_2_ddr_calib_top__GB1                 |           1|      9786|
|14    |mig_7series_v4_2_ddr_calib_top__GB2                 |           1|      6868|
|15    |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|      1403|
|16    |mig_7series_v4_2_mc                                 |           1|      2936|
|17    |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|     22238|
|18    |system_axi_ddr_cntrl_0_mig__GC0                     |           1|       266|
|19    |system__GCB0                                        |           1|     24190|
|20    |system__GCB1                                        |           1|      7429|
|21    |system__GCB2                                        |           1|      8678|
|22    |system__GCB3                                        |           1|     12599|
|23    |system__GCB4                                        |           1|     12791|
|24    |system_top__GC0                                     |           1|        89|
|25    |util_upack_dmx__1                                   |           3|       338|
|26    |system_axi_ddr_cntrl_0_GT0                          |           1|     15042|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_1_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_1_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_1_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[2].i_dmx/dac_dmx_enable_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_dmx_enable_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_dmx_enable_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_mux_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_mux_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_0_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_mux_enable_1_0_reg' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_mux_enable_1_0_reg' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_1_0_reg' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_1_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_valid_d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_valid_d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_valid_d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_valid_d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_valid_d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_valid_d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_mux_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_mux_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_0_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_0_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_mux_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_mux_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_enable_1_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_enable_1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[2].i_mux/adc_mux_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[3].i_mux/adc_mux_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/adc_mux_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[1].i_mux/adc_mux_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_hi_pri_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/was_priority_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_stg1_done_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/prbs_rdlvl_done_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/phy_if_empty_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_last_reg_reg' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_wren_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r2_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r3_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r2_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[503]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_req_m_reg[0]' (FDC) to 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_xfer_req_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_req_m_reg[1]' (FDC) to 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_xfer_req_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_xfer_req_m_reg[2]' (FDC) to 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_req_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_xfer_init_reg' (FDC) to 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_init_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_eof_gen/sof_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_eof_gen/eof_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_eof_gen/sof_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_eof_gen/eof_reg[2]'
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/m_ram_reg_1_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:10 ; elapsed = 00:08:19 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/adc_mux_enable_reg[0] is being inverted and renamed to inst/adc_mux_enable_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 523 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 2031 to 97 by creating 21 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 80 to 40 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 55 to 20 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 528 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1508 to 49 by creating 31 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 1363 to 49 by creating 28 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:345]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:344]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:344]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:364]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:363]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:200]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:956]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:896]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:360]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:362]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:673]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:366]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:361]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:200]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:349]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:349]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:349]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:349]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:347]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:347]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:347]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:278]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:278]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:278]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:278]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:276]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:276]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:275]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:275]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:275]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:274]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:274]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:274]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:274]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:439]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:373]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:372]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:697]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:375]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:375]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:375]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:375]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:374]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:371]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:376]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:376]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:376]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:376]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:897]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:525]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:370]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:633]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:526]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:200]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1238]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1238]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1238]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1238]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1006]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1007]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:641]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5057]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5069]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5069]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5069]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:718]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6445]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6270]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6913]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6141]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6143]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6143]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6143]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6142]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6142]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6142]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6912]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1007]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:640]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5262]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5059]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5059]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5059]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5386]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5386]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:718]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1006]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:17 ; elapsed = 00:08:26 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:18 ; elapsed = 00:08:28 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:38 ; elapsed = 00:08:47 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:38 ; elapsed = 00:08:48 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:41 ; elapsed = 00:08:51 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:42 ; elapsed = 00:08:51 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ad9144_core_0  | inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dac_dds_data_reg[62]                                                                                                                             | 4      | 120   | NO           | YES                | YES               | 120    | 0       | 
|system_axi_ad9144_upack_0 | inst/g_dmx[0].i_dmx/dac_valid_int_reg                                                                                                                                                                   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|system_axi_ad9680_cpack_0 | inst/g_mux[1].i_mux/adc_mux_valid_reg                                                                                                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0    | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                                                                                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                                                                                                                                                | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                                                                                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                                                                                                                                                | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx               | i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p3_sign_reg                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx               | i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/ddata_out_reg[4]                                                                                                                                          | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|axi_hdmi_tx               | i_tx_core/i_ss_444to422/s422_sync_reg[4]                                                                                                                                                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|axi_hdmi_tx               | i_tx_core/i_es/hdmi_data_5d_reg[15]                                                                                                                                                                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|axi_hdmi_tx               | i_tx_core/i_es/hdmi_data_5d_reg[14]                                                                                                                                                                     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|axi_hdmi_tx               | i_tx_core/hdmi_vsync_data_e_reg                                                                                                                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx               | i_tx_core/hdmi_hsync_data_e_reg                                                                                                                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx               | i_tx_core/hdmi_vsync_reg                                                                                                                                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx               | i_tx_core/hdmi_hsync_reg                                                                                                                                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[7]                 | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[31]                | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[29]                | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
|dsrl__7     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        25|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |DSP48E                 |     1|
|2     |DSP48E__1              |     1|
|3     |DSP48E__10             |     1|
|4     |DSP48E__11             |     1|
|5     |DSP48E__12             |     1|
|6     |DSP48E__13             |     1|
|7     |DSP48E__14             |     1|
|8     |DSP48E__15             |     1|
|9     |DSP48E__16             |     1|
|10    |DSP48E__17             |     1|
|11    |DSP48E__18             |     1|
|12    |DSP48E__19             |     1|
|13    |DSP48E__2              |     1|
|14    |DSP48E__20             |     1|
|15    |DSP48E__21             |     1|
|16    |DSP48E__22             |     1|
|17    |DSP48E__23             |     1|
|18    |DSP48E__24             |     1|
|19    |DSP48E__3              |     1|
|20    |DSP48E__4              |     1|
|21    |DSP48E__5              |     1|
|22    |DSP48E__6              |     1|
|23    |DSP48E__7              |     1|
|24    |DSP48E__8              |     1|
|25    |DSP48E__9              |     1|
|26    |AND2B1L                |    14|
|27    |BIBUF                  |   130|
|28    |BUFG                   |    26|
|29    |BUFH                   |     1|
|30    |BUFIO                  |     3|
|31    |CARRY4                 |  5006|
|32    |GTXE2_CHANNEL          |     4|
|33    |GTXE2_COMMON           |     1|
|34    |IBUFDS_GTE2            |     2|
|35    |IDDR                   |     8|
|36    |IDELAYCTRL             |     2|
|37    |IDELAYE2_FINEDELAY     |    64|
|38    |IN_FIFO                |     8|
|39    |ISERDESE2              |    64|
|40    |LUT1                   |  6439|
|41    |LUT2                   |  6284|
|42    |LUT3                   | 21432|
|43    |LUT4                   |  5114|
|44    |LUT5                   |  5500|
|45    |LUT6                   | 10019|
|46    |LUT6_2                 |    28|
|47    |MMCME2_ADV             |     4|
|48    |MUXCY                  |   161|
|49    |MUXCY_L                |     9|
|50    |MUXF7                  |  1052|
|51    |MUXF8                  |    12|
|52    |ODDR                   |    17|
|53    |ODDR_1                 |     1|
|54    |OR2L                   |     2|
|55    |OSERDESE2              |    23|
|56    |OSERDESE2_1            |     8|
|57    |OSERDESE2_2            |    72|
|58    |OUT_FIFO               |     3|
|59    |OUT_FIFO_1             |     8|
|60    |PHASER_IN_PHY          |     8|
|61    |PHASER_OUT_PHY         |     3|
|62    |PHASER_OUT_PHY_1       |     8|
|63    |PHASER_REF             |     3|
|64    |PHY_CONTROL            |     3|
|65    |PLLE2_ADV              |     1|
|66    |PS7                    |     1|
|67    |RAM16X1D               |     9|
|68    |RAM32M                 |   470|
|69    |RAM32X1D               |     1|
|70    |RAMB18E1               |     1|
|71    |RAMB18E1_2             |     4|
|72    |RAMB36E1_1             |    11|
|73    |RAMB36E1_3             |   128|
|74    |RAMB36E1_4             |   128|
|75    |RAMB36E1_5             |     8|
|76    |RAMB36E1_6             |     2|
|77    |RAMB36E1_7             |     1|
|78    |SRL16                  |     4|
|79    |SRL16E                 |   220|
|80    |SRLC32E                |   698|
|81    |XORCY                  |    78|
|82    |FDCE                   |  6331|
|83    |FDPE                   |   221|
|84    |FDR                    |    43|
|85    |FDRE                   | 49406|
|86    |FDSE                   |   853|
|87    |IBUF                   |     5|
|88    |IBUFDS                 |     4|
|89    |IBUFGDS                |     1|
|90    |IOBUF                  |    27|
|91    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|92    |IOBUF_DCIEN            |    64|
|93    |OBUF                   |    58|
|94    |OBUFDS                 |     2|
|95    |OBUFT                  |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------+
|      |Instance                                                                                |Module                                                                |Cells  |
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------+
|1     |top                                                                                     |                                                                      | 124192|
|2     |  i_spi                                                                                 |daq2_spi                                                              |     20|
|3     |  i_system_wrapper                                                                      |system_wrapper                                                        | 124101|
|4     |    system_i                                                                            |system                                                                | 124097|
|5     |      axi_ad9144_core                                                                   |system_axi_ad9144_core_0                                              |  50154|
|6     |        inst                                                                            |axi_ad9144                                                            |  50154|
|7     |          i_dac_jesd204                                                                 |ad_ip_jesd204_tpl_dac                                                 |  50154|
|8     |            i_core                                                                      |ad_ip_jesd204_tpl_dac_core                                            |  47170|
|9     |              \g_channel[0].i_channel                                                   |ad_ip_jesd204_tpl_dac_channel                                         |  23457|
|10    |                i_dds                                                                   |ad_dds_441                                                            |  23392|
|11    |                  \dds_phase[1].i_dds_2                                                 |ad_dds_2_442                                                          |   5748|
|12    |                    i_dds_1_0                                                           |ad_dds_1_572                                                          |   2778|
|13    |                      i_dds_scale                                                       |ad_mul_594                                                            |    154|
|14    |                        i_mult_macro                                                    |MULT_MACRO_613                                                        |    154|
|15    |                      i_dds_sine                                                        |ad_dds_sine_cordic_595                                                |   2579|
|16    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_596                                                |    169|
|17    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_597                                |    148|
|18    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_598                               |    148|
|19    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_599                               |    148|
|20    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_600                               |    148|
|21    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_601                               |    148|
|22    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_602                               |    148|
|23    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_603                               |    148|
|24    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_604                                |    148|
|25    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_605                                |    148|
|26    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_606                                |    148|
|27    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_607                                |    148|
|28    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_608                                |    148|
|29    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_609                                |    148|
|30    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_610                                |    148|
|31    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_611                                |    148|
|32    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_612                                |    148|
|33    |                    i_dds_1_1                                                           |ad_dds_1_573                                                          |   2753|
|34    |                      i_dds_scale                                                       |ad_mul_574                                                            |    154|
|35    |                        i_mult_macro                                                    |MULT_MACRO_593                                                        |    154|
|36    |                      i_dds_sine                                                        |ad_dds_sine_cordic_575                                                |   2579|
|37    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_576                                                |    169|
|38    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_577                                |    148|
|39    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_578                               |    148|
|40    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_579                               |    148|
|41    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_580                               |    148|
|42    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_581                               |    148|
|43    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_582                               |    148|
|44    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_583                               |    148|
|45    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_584                                |    148|
|46    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_585                                |    148|
|47    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_586                                |    148|
|48    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_587                                |    148|
|49    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_588                                |    148|
|50    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_589                                |    148|
|51    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_590                                |    148|
|52    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_591                                |    148|
|53    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_592                                |    148|
|54    |                  \dds_phase[2].i_dds_2                                                 |ad_dds_2_443                                                          |   5748|
|55    |                    i_dds_1_0                                                           |ad_dds_1_530                                                          |   2778|
|56    |                      i_dds_scale                                                       |ad_mul_552                                                            |    154|
|57    |                        i_mult_macro                                                    |MULT_MACRO_571                                                        |    154|
|58    |                      i_dds_sine                                                        |ad_dds_sine_cordic_553                                                |   2579|
|59    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_554                                                |    169|
|60    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_555                                |    148|
|61    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_556                               |    148|
|62    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_557                               |    148|
|63    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_558                               |    148|
|64    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_559                               |    148|
|65    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_560                               |    148|
|66    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_561                               |    148|
|67    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_562                                |    148|
|68    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_563                                |    148|
|69    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_564                                |    148|
|70    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_565                                |    148|
|71    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_566                                |    148|
|72    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_567                                |    148|
|73    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_568                                |    148|
|74    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_569                                |    148|
|75    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_570                                |    148|
|76    |                    i_dds_1_1                                                           |ad_dds_1_531                                                          |   2753|
|77    |                      i_dds_scale                                                       |ad_mul_532                                                            |    154|
|78    |                        i_mult_macro                                                    |MULT_MACRO_551                                                        |    154|
|79    |                      i_dds_sine                                                        |ad_dds_sine_cordic_533                                                |   2579|
|80    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_534                                                |    169|
|81    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_535                                |    148|
|82    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_536                               |    148|
|83    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_537                               |    148|
|84    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_538                               |    148|
|85    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_539                               |    148|
|86    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_540                               |    148|
|87    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_541                               |    148|
|88    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_542                                |    148|
|89    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_543                                |    148|
|90    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_544                                |    148|
|91    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_545                                |    148|
|92    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_546                                |    148|
|93    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_547                                |    148|
|94    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_548                                |    148|
|95    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_549                                |    148|
|96    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_550                                |    148|
|97    |                  \dds_phase[3].i_dds_2                                                 |ad_dds_2_444                                                          |   5748|
|98    |                    i_dds_1_0                                                           |ad_dds_1_488                                                          |   2778|
|99    |                      i_dds_scale                                                       |ad_mul_510                                                            |    154|
|100   |                        i_mult_macro                                                    |MULT_MACRO_529                                                        |    154|
|101   |                      i_dds_sine                                                        |ad_dds_sine_cordic_511                                                |   2579|
|102   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_512                                                |    169|
|103   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_513                                |    148|
|104   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_514                               |    148|
|105   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_515                               |    148|
|106   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_516                               |    148|
|107   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_517                               |    148|
|108   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_518                               |    148|
|109   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_519                               |    148|
|110   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_520                                |    148|
|111   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_521                                |    148|
|112   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_522                                |    148|
|113   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_523                                |    148|
|114   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_524                                |    148|
|115   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_525                                |    148|
|116   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_526                                |    148|
|117   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_527                                |    148|
|118   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_528                                |    148|
|119   |                    i_dds_1_1                                                           |ad_dds_1_489                                                          |   2753|
|120   |                      i_dds_scale                                                       |ad_mul_490                                                            |    154|
|121   |                        i_mult_macro                                                    |MULT_MACRO_509                                                        |    154|
|122   |                      i_dds_sine                                                        |ad_dds_sine_cordic_491                                                |   2579|
|123   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_492                                                |    169|
|124   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_493                                |    148|
|125   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_494                               |    148|
|126   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_495                               |    148|
|127   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_496                               |    148|
|128   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_497                               |    148|
|129   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_498                               |    148|
|130   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_499                               |    148|
|131   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_500                                |    148|
|132   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_501                                |    148|
|133   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_502                                |    148|
|134   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_503                                |    148|
|135   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_504                                |    148|
|136   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_505                                |    148|
|137   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_506                                |    148|
|138   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_507                                |    148|
|139   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_508                                |    148|
|140   |                  \dds_phase[4].i_dds_2                                                 |ad_dds_2_445                                                          |   5780|
|141   |                    i_dds_1_0                                                           |ad_dds_1_446                                                          |   2778|
|142   |                      i_dds_scale                                                       |ad_mul_468                                                            |    154|
|143   |                        i_mult_macro                                                    |MULT_MACRO_487                                                        |    154|
|144   |                      i_dds_sine                                                        |ad_dds_sine_cordic_469                                                |   2579|
|145   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_470                                                |    169|
|146   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_471                                |    148|
|147   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_472                               |    148|
|148   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_473                               |    148|
|149   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_474                               |    148|
|150   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_475                               |    148|
|151   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_476                               |    148|
|152   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_477                               |    148|
|153   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_478                                |    148|
|154   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_479                                |    148|
|155   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_480                                |    148|
|156   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_481                                |    148|
|157   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_482                                |    148|
|158   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_483                                |    148|
|159   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_484                                |    148|
|160   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_485                                |    148|
|161   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_486                                |    148|
|162   |                    i_dds_1_1                                                           |ad_dds_1_447                                                          |   2753|
|163   |                      i_dds_scale                                                       |ad_mul_448                                                            |    154|
|164   |                        i_mult_macro                                                    |MULT_MACRO_467                                                        |    154|
|165   |                      i_dds_sine                                                        |ad_dds_sine_cordic_449                                                |   2579|
|166   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_450                                                |    169|
|167   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_451                                |    148|
|168   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_452                               |    148|
|169   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_453                               |    148|
|170   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_454                               |    148|
|171   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_455                               |    148|
|172   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_456                               |    148|
|173   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_457                               |    148|
|174   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_458                                |    148|
|175   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_459                                |    148|
|176   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_460                                |    148|
|177   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_461                                |    148|
|178   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_462                                |    148|
|179   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_463                                |    148|
|180   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_464                                |    148|
|181   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_465                                |    148|
|182   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_466                                |    148|
|183   |              \g_channel[1].i_channel                                                   |ad_ip_jesd204_tpl_dac_channel_290                                     |  23457|
|184   |                i_dds                                                                   |ad_dds                                                                |  23392|
|185   |                  \dds_phase[1].i_dds_2                                                 |ad_dds_2                                                              |   5748|
|186   |                    i_dds_1_0                                                           |ad_dds_1_399                                                          |   2778|
|187   |                      i_dds_scale                                                       |ad_mul_421                                                            |    154|
|188   |                        i_mult_macro                                                    |MULT_MACRO_440                                                        |    154|
|189   |                      i_dds_sine                                                        |ad_dds_sine_cordic_422                                                |   2579|
|190   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_423                                                |    169|
|191   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_424                                |    148|
|192   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_425                               |    148|
|193   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_426                               |    148|
|194   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_427                               |    148|
|195   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_428                               |    148|
|196   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_429                               |    148|
|197   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_430                               |    148|
|198   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_431                                |    148|
|199   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_432                                |    148|
|200   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_433                                |    148|
|201   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_434                                |    148|
|202   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_435                                |    148|
|203   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_436                                |    148|
|204   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_437                                |    148|
|205   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_438                                |    148|
|206   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_439                                |    148|
|207   |                    i_dds_1_1                                                           |ad_dds_1_400                                                          |   2753|
|208   |                      i_dds_scale                                                       |ad_mul_401                                                            |    154|
|209   |                        i_mult_macro                                                    |MULT_MACRO_420                                                        |    154|
|210   |                      i_dds_sine                                                        |ad_dds_sine_cordic_402                                                |   2579|
|211   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_403                                                |    169|
|212   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_404                                |    148|
|213   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_405                               |    148|
|214   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_406                               |    148|
|215   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_407                               |    148|
|216   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_408                               |    148|
|217   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_409                               |    148|
|218   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_410                               |    148|
|219   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_411                                |    148|
|220   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_412                                |    148|
|221   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_413                                |    148|
|222   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_414                                |    148|
|223   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_415                                |    148|
|224   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_416                                |    148|
|225   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_417                                |    148|
|226   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_418                                |    148|
|227   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_419                                |    148|
|228   |                  \dds_phase[2].i_dds_2                                                 |ad_dds_2_291                                                          |   5748|
|229   |                    i_dds_1_0                                                           |ad_dds_1_357                                                          |   2778|
|230   |                      i_dds_scale                                                       |ad_mul_379                                                            |    154|
|231   |                        i_mult_macro                                                    |MULT_MACRO_398                                                        |    154|
|232   |                      i_dds_sine                                                        |ad_dds_sine_cordic_380                                                |   2579|
|233   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_381                                                |    169|
|234   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_382                                |    148|
|235   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_383                               |    148|
|236   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_384                               |    148|
|237   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_385                               |    148|
|238   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_386                               |    148|
|239   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_387                               |    148|
|240   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_388                               |    148|
|241   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_389                                |    148|
|242   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_390                                |    148|
|243   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_391                                |    148|
|244   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_392                                |    148|
|245   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_393                                |    148|
|246   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_394                                |    148|
|247   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_395                                |    148|
|248   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_396                                |    148|
|249   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_397                                |    148|
|250   |                    i_dds_1_1                                                           |ad_dds_1_358                                                          |   2753|
|251   |                      i_dds_scale                                                       |ad_mul_359                                                            |    154|
|252   |                        i_mult_macro                                                    |MULT_MACRO_378                                                        |    154|
|253   |                      i_dds_sine                                                        |ad_dds_sine_cordic_360                                                |   2579|
|254   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_361                                                |    169|
|255   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_362                                |    148|
|256   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_363                               |    148|
|257   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_364                               |    148|
|258   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_365                               |    148|
|259   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_366                               |    148|
|260   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_367                               |    148|
|261   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_368                               |    148|
|262   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_369                                |    148|
|263   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_370                                |    148|
|264   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_371                                |    148|
|265   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_372                                |    148|
|266   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_373                                |    148|
|267   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_374                                |    148|
|268   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_375                                |    148|
|269   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_376                                |    148|
|270   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_377                                |    148|
|271   |                  \dds_phase[3].i_dds_2                                                 |ad_dds_2_292                                                          |   5748|
|272   |                    i_dds_1_0                                                           |ad_dds_1_315                                                          |   2778|
|273   |                      i_dds_scale                                                       |ad_mul_337                                                            |    154|
|274   |                        i_mult_macro                                                    |MULT_MACRO_356                                                        |    154|
|275   |                      i_dds_sine                                                        |ad_dds_sine_cordic_338                                                |   2579|
|276   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_339                                                |    169|
|277   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_340                                |    148|
|278   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_341                               |    148|
|279   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_342                               |    148|
|280   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_343                               |    148|
|281   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_344                               |    148|
|282   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_345                               |    148|
|283   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_346                               |    148|
|284   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_347                                |    148|
|285   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_348                                |    148|
|286   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_349                                |    148|
|287   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_350                                |    148|
|288   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_351                                |    148|
|289   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_352                                |    148|
|290   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_353                                |    148|
|291   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_354                                |    148|
|292   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_355                                |    148|
|293   |                    i_dds_1_1                                                           |ad_dds_1_316                                                          |   2753|
|294   |                      i_dds_scale                                                       |ad_mul_317                                                            |    154|
|295   |                        i_mult_macro                                                    |MULT_MACRO_336                                                        |    154|
|296   |                      i_dds_sine                                                        |ad_dds_sine_cordic_318                                                |   2579|
|297   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_319                                                |    169|
|298   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_320                                |    148|
|299   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_321                               |    148|
|300   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_322                               |    148|
|301   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_323                               |    148|
|302   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_324                               |    148|
|303   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_325                               |    148|
|304   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_326                               |    148|
|305   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_327                                |    148|
|306   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_328                                |    148|
|307   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_329                                |    148|
|308   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_330                                |    148|
|309   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_331                                |    148|
|310   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_332                                |    148|
|311   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_333                                |    148|
|312   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_334                                |    148|
|313   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_335                                |    148|
|314   |                  \dds_phase[4].i_dds_2                                                 |ad_dds_2_293                                                          |   5780|
|315   |                    i_dds_1_0                                                           |ad_dds_1                                                              |   2778|
|316   |                      i_dds_scale                                                       |ad_mul_295                                                            |    154|
|317   |                        i_mult_macro                                                    |MULT_MACRO_314                                                        |    154|
|318   |                      i_dds_sine                                                        |ad_dds_sine_cordic_296                                                |   2579|
|319   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_297                                                |    169|
|320   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_298                                |    148|
|321   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_299                               |    148|
|322   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_300                               |    148|
|323   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_301                               |    148|
|324   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_302                               |    148|
|325   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_303                               |    148|
|326   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_304                               |    148|
|327   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_305                                |    148|
|328   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_306                                |    148|
|329   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_307                                |    148|
|330   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_308                                |    148|
|331   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_309                                |    148|
|332   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_310                                |    148|
|333   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_311                                |    148|
|334   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_312                                |    148|
|335   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_313                                |    148|
|336   |                    i_dds_1_1                                                           |ad_dds_1_294                                                          |   2753|
|337   |                      i_dds_scale                                                       |ad_mul                                                                |    154|
|338   |                        i_mult_macro                                                    |MULT_MACRO                                                            |    154|
|339   |                      i_dds_sine                                                        |ad_dds_sine_cordic                                                    |   2579|
|340   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe                                                    |    169|
|341   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9                                    |    148|
|342   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10                                   |    148|
|343   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11                                   |    148|
|344   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12                                   |    148|
|345   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13                                   |    148|
|346   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14                                   |    148|
|347   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15                                   |    148|
|348   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0                                    |    148|
|349   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1                                    |    148|
|350   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2                                    |    148|
|351   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3                                    |    148|
|352   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4                                    |    148|
|353   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5                                    |    148|
|354   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6                                    |    148|
|355   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7                                    |    148|
|356   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8                                    |    148|
|357   |              i_pn_gen                                                                  |ad_ip_jesd204_tpl_dac_pn                                              |    256|
|358   |            i_regmap                                                                    |ad_ip_jesd204_tpl_dac_regmap                                          |   2984|
|359   |              \g_channel[0].i_up_dac_channel                                            |up_dac_channel                                                        |    986|
|360   |                i_xfer_cntrl                                                            |up_xfer_cntrl__xdcDup__1                                              |    361|
|361   |              \g_channel[1].i_up_dac_channel                                            |up_dac_channel__parameterized0                                        |    986|
|362   |                i_xfer_cntrl                                                            |up_xfer_cntrl                                                         |    361|
|363   |              i_up_axi                                                                  |up_axi_289                                                            |    382|
|364   |              i_up_dac_common                                                           |up_dac_common                                                         |    498|
|365   |                i_mmcm_rst_reg                                                          |ad_rst__xdcDup__1                                                     |      6|
|366   |                i_core_rst_reg                                                          |ad_rst__xdcDup__2                                                     |      6|
|367   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized0                                         |     73|
|368   |                i_xfer_status                                                           |up_xfer_status__xdcDup__1                                             |     35|
|369   |                i_clock_mon                                                             |up_clock_mon__xdcDup__1                                               |    146|
|370   |      axi_ad9144_upack                                                                  |system_axi_ad9144_upack_0                                             |   1836|
|371   |        inst                                                                            |util_upack                                                            |   1836|
|372   |          \g_dmx[0].i_dmx                                                               |util_upack_dmx                                                        |    195|
|373   |          \g_dmx[1].i_dmx                                                               |util_upack_dmx_286                                                    |    204|
|374   |          \g_dmx[2].i_dmx                                                               |util_upack_dmx_287                                                    |    192|
|375   |          \g_dmx[3].i_dmx                                                               |util_upack_dmx_288                                                    |    194|
|376   |          \g_dsf[0].i_dsf                                                               |util_upack_dsf                                                        |    789|
|377   |          \g_dsf[1].i_dsf                                                               |util_upack_dsf__parameterized0                                        |    260|
|378   |      axi_ad9680_cpack                                                                  |system_axi_ad9680_cpack_0                                             |   2405|
|379   |        inst                                                                            |util_cpack                                                            |   2405|
|380   |          \g_dsf[0].i_dsf                                                               |util_cpack_dsf                                                        |   1102|
|381   |          \g_dsf[1].i_dsf                                                               |util_cpack_dsf__parameterized0                                        |    259|
|382   |          \g_mux[0].i_mux                                                               |util_cpack_mux                                                        |    146|
|383   |          \g_mux[1].i_mux                                                               |util_cpack_mux_283                                                    |    155|
|384   |          \g_mux[2].i_mux                                                               |util_cpack_mux_284                                                    |    144|
|385   |          \g_mux[3].i_mux                                                               |util_cpack_mux_285                                                    |    144|
|386   |      axi_ddr_cntrl                                                                     |system_axi_ddr_cntrl_0                                                |  30315|
|387   |        u_system_axi_ddr_cntrl_0_mig                                                    |system_axi_ddr_cntrl_0_mig                                            |  30182|
|388   |          \temp_mon_enabled.u_tempmon                                                   |mig_7series_v4_2_tempmon                                              |    104|
|389   |          u_ddr3_clk_ibuf                                                               |mig_7series_v4_2_clk_ibuf                                             |      1|
|390   |          u_ddr3_infrastructure                                                         |mig_7series_v4_2_infrastructure                                       |    125|
|391   |          u_iodelay_ctrl                                                                |mig_7series_v4_2_iodelay_ctrl                                         |     35|
|392   |          u_memc_ui_top_axi                                                             |mig_7series_v4_2_memc_ui_top_axi                                      |  29917|
|393   |            mem_intfc0                                                                  |mig_7series_v4_2_mem_intfc                                            |  17326|
|394   |              ddr_phy_top0                                                              |mig_7series_v4_2_ddr_phy_top                                          |  16059|
|395   |                u_ddr_calib_top                                                         |mig_7series_v4_2_ddr_calib_top                                        |  11797|
|396   |                  \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                          |mig_7series_v4_2_ddr_phy_prbs_rdlvl                                   |   2583|
|397   |                  \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                    |mig_7series_v4_2_ddr_phy_rdlvl                                        |   1813|
|398   |                  ddr_phy_tempmon_0                                                     |mig_7series_v4_2_ddr_phy_tempmon                                      |    686|
|399   |                  \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                          |mig_7series_v4_2_ddr_phy_dqs_found_cal                                |    412|
|400   |                  \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                            |mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay                            |     73|
|401   |                  \mb_wrlvl_inst.u_ddr_phy_wrlvl                                        |mig_7series_v4_2_ddr_phy_wrlvl                                        |   1091|
|402   |                  \oclk_calib.u_ddr_phy_oclkdelay_cal                                   |mig_7series_v4_2_ddr_phy_oclkdelay_cal                                |   1678|
|403   |                    u_ocd_cntlr                                                         |mig_7series_v4_2_ddr_phy_ocd_cntlr                                    |     74|
|404   |                    u_ocd_data                                                          |mig_7series_v4_2_ddr_phy_ocd_data                                     |     90|
|405   |                    u_ocd_edge                                                          |mig_7series_v4_2_ddr_phy_ocd_edge                                     |     74|
|406   |                    u_ocd_lim                                                           |mig_7series_v4_2_ddr_phy_ocd_lim                                      |    346|
|407   |                    u_ocd_mux                                                           |mig_7series_v4_2_ddr_phy_ocd_mux                                      |     32|
|408   |                    u_ocd_po_cntlr                                                      |mig_7series_v4_2_ddr_phy_ocd_po_cntlr                                 |    367|
|409   |                    u_ocd_samp                                                          |mig_7series_v4_2_ddr_phy_ocd_samp                                     |    163|
|410   |                    u_poc                                                               |mig_7series_v4_2_poc_top                                              |    532|
|411   |                      u_edge_center                                                     |mig_7series_v4_2_poc_edge_store                                       |     20|
|412   |                      u_edge_left                                                       |mig_7series_v4_2_poc_edge_store_281                                   |     57|
|413   |                      u_edge_right                                                      |mig_7series_v4_2_poc_edge_store_282                                   |     34|
|414   |                      u_poc_meta                                                        |mig_7series_v4_2_poc_meta                                             |    180|
|415   |                      u_poc_tap_base                                                    |mig_7series_v4_2_poc_tap_base                                         |    241|
|416   |                  u_ddr_phy_init                                                        |mig_7series_v4_2_ddr_phy_init                                         |   2419|
|417   |                  u_ddr_phy_wrcal                                                       |mig_7series_v4_2_ddr_phy_wrcal                                        |    533|
|418   |                  u_ddr_prbs_gen                                                        |mig_7series_v4_2_ddr_prbs_gen                                         |    209|
|419   |                u_ddr_mc_phy_wrapper                                                    |mig_7series_v4_2_ddr_mc_phy_wrapper                                   |   4262|
|420   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd                                               |      3|
|421   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_254                                           |      3|
|422   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_255                                           |      3|
|423   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_256                                           |      5|
|424   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_257                                           |      3|
|425   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_258                                           |      3|
|426   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_259                                           |      3|
|427   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det       |mig_7series_v4_2_poc_pd_260                                           |      4|
|428   |                  \genblk24.phy_ctl_pre_fifo_0                                          |mig_7series_v4_2_ddr_of_pre_fifo                                      |      7|
|429   |                  \genblk24.phy_ctl_pre_fifo_1                                          |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0                      |      7|
|430   |                  \genblk24.phy_ctl_pre_fifo_2                                          |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_261                  |      7|
|431   |                  u_ddr_mc_phy                                                          |mig_7series_v4_2_ddr_mc_phy                                           |   3835|
|432   |                    \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                  |mig_7series_v4_2_ddr_phy_4lanes                                       |   1246|
|433   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                  |mig_7series_v4_2_ddr_byte_lane_273                                    |    402|
|434   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io_278                                |     36|
|435   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_279                                 |    230|
|436   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_280                  |     61|
|437   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                  |mig_7series_v4_2_ddr_byte_lane__parameterized0                        |    405|
|438   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized0                    |     40|
|439   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_276                                 |    224|
|440   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_277                  |     60|
|441   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                  |mig_7series_v4_2_ddr_byte_lane__parameterized1                        |    393|
|442   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized1                    |     36|
|443   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_274                                 |    224|
|444   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_275                  |     59|
|445   |                    \ddr_phy_4lanes_1.u_ddr_phy_4lanes                                  |mig_7series_v4_2_ddr_phy_4lanes__parameterized0                       |    665|
|446   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                  |mig_7series_v4_2_ddr_byte_lane__parameterized2                        |    349|
|447   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized2                    |     40|
|448   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_271                                 |    167|
|449   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_272                  |     61|
|450   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                  |mig_7series_v4_2_ddr_byte_lane__parameterized3                        |     93|
|451   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized3                    |      9|
|452   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_270                  |     72|
|453   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                  |mig_7series_v4_2_ddr_byte_lane__parameterized4                        |     92|
|454   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized4                    |      7|
|455   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_269                  |     81|
|456   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                  |mig_7series_v4_2_ddr_byte_lane__parameterized5                        |     82|
|457   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized5                    |      7|
|458   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_268                  |     72|
|459   |                    \ddr_phy_4lanes_2.u_ddr_phy_4lanes                                  |mig_7series_v4_2_ddr_phy_4lanes__parameterized1                       |   1902|
|460   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                  |mig_7series_v4_2_ddr_byte_lane                                        |    434|
|461   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io                                    |     40|
|462   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_266                                 |    237|
|463   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_267                  |     82|
|464   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                  |mig_7series_v4_2_ddr_byte_lane__parameterized6                        |    511|
|465   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized6                    |     38|
|466   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_264                                 |    300|
|467   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_265                  |     79|
|468   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                  |mig_7series_v4_2_ddr_byte_lane__parameterized7                        |    492|
|469   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized7                    |     38|
|470   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo_262                                 |    301|
|471   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_263                  |     79|
|472   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                  |mig_7series_v4_2_ddr_byte_lane__parameterized8                        |    435|
|473   |                        ddr_byte_group_io                                               |mig_7series_v4_2_ddr_byte_group_io__parameterized8                    |     38|
|474   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |mig_7series_v4_2_ddr_if_post_fifo                                     |    240|
|475   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                              |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1                      |     82|
|476   |              mc0                                                                       |mig_7series_v4_2_mc                                                   |   1267|
|477   |                bank_mach0                                                              |mig_7series_v4_2_bank_mach                                            |    881|
|478   |                  arb_mux0                                                              |mig_7series_v4_2_arb_mux                                              |    212|
|479   |                    arb_row_col0                                                        |mig_7series_v4_2_arb_row_col                                          |    209|
|480   |                      col_arb0                                                          |mig_7series_v4_2_round_robin_arb__parameterized1                      |     70|
|481   |                      \pre_4_1_1T_arb.pre_arb0                                          |mig_7series_v4_2_round_robin_arb__parameterized1_252                  |     55|
|482   |                      row_arb0                                                          |mig_7series_v4_2_round_robin_arb__parameterized1_253                  |     65|
|483   |                    arb_select0                                                         |mig_7series_v4_2_arb_select                                           |      3|
|484   |                  \bank_cntrl[0].bank0                                                  |mig_7series_v4_2_bank_cntrl                                           |    155|
|485   |                    bank_compare0                                                       |mig_7series_v4_2_bank_compare_251                                     |     46|
|486   |                    bank_queue0                                                         |mig_7series_v4_2_bank_queue                                           |     54|
|487   |                    bank_state0                                                         |mig_7series_v4_2_bank_state                                           |     55|
|488   |                  \bank_cntrl[1].bank0                                                  |mig_7series_v4_2_bank_cntrl__parameterized0                           |    156|
|489   |                    bank_compare0                                                       |mig_7series_v4_2_bank_compare_250                                     |     55|
|490   |                    bank_queue0                                                         |mig_7series_v4_2_bank_queue__parameterized0                           |     52|
|491   |                    bank_state0                                                         |mig_7series_v4_2_bank_state__parameterized0                           |     49|
|492   |                  \bank_cntrl[2].bank0                                                  |mig_7series_v4_2_bank_cntrl__parameterized1                           |    154|
|493   |                    bank_compare0                                                       |mig_7series_v4_2_bank_compare_249                                     |     54|
|494   |                    bank_queue0                                                         |mig_7series_v4_2_bank_queue__parameterized1                           |     50|
|495   |                    bank_state0                                                         |mig_7series_v4_2_bank_state__parameterized1                           |     50|
|496   |                  \bank_cntrl[3].bank0                                                  |mig_7series_v4_2_bank_cntrl__parameterized2                           |    155|
|497   |                    bank_compare0                                                       |mig_7series_v4_2_bank_compare                                         |     57|
|498   |                    bank_queue0                                                         |mig_7series_v4_2_bank_queue__parameterized2                           |     49|
|499   |                    bank_state0                                                         |mig_7series_v4_2_bank_state__parameterized2                           |     49|
|500   |                  bank_common0                                                          |mig_7series_v4_2_bank_common                                          |     49|
|501   |                col_mach0                                                               |mig_7series_v4_2_col_mach                                             |     46|
|502   |                rank_mach0                                                              |mig_7series_v4_2_rank_mach                                            |    135|
|503   |                  \rank_cntrl[0].rank_cntrl0                                            |mig_7series_v4_2_rank_cntrl                                           |     27|
|504   |                  rank_common0                                                          |mig_7series_v4_2_rank_common                                          |    108|
|505   |                    \maintenance_request.maint_arb0                                     |mig_7series_v4_2_round_robin_arb                                      |      7|
|506   |            u_axi_mc                                                                    |mig_7series_v4_2_axi_mc                                               |   9895|
|507   |              \USE_UPSIZER.upsizer_d2                                                   |mig_7series_v4_2_ddr_axi_upsizer                                      |   6359|
|508   |                \USE_READ.read_addr_inst                                                |mig_7series_v4_2_ddr_a_upsizer__parameterized0                        |    290|
|509   |                  \USE_BURSTS.cmd_queue                                                 |mig_7series_v4_2_ddr_command_fifo_234                                 |    179|
|510   |                    \USE_FPGA_VALID_WRITE.new_write_inst                                |mig_7series_v4_2_ddr_carry_latch_or_242                               |      7|
|511   |                    \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                           |mig_7series_v4_2_ddr_carry_and_243                                    |      2|
|512   |                    \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                           |mig_7series_v4_2_ddr_carry_and_244                                    |      1|
|513   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                       |mig_7series_v4_2_ddr_carry_and_245                                    |      1|
|514   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                       |mig_7series_v4_2_ddr_carry_and_246                                    |      1|
|515   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                       |mig_7series_v4_2_ddr_carry_and_247                                    |      1|
|516   |                    \USE_FPGA_VALID_WRITE.valid_write_inst                              |mig_7series_v4_2_ddr_carry_and_248                                    |      4|
|517   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_235                              |      1|
|518   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_236                              |      1|
|519   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_237                              |      1|
|520   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_238                              |      1|
|521   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_239                              |      1|
|522   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_240                              |      1|
|523   |                  \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                    |mig_7series_v4_2_ddr_carry_and_241                                    |      1|
|524   |                \USE_READ.read_data_inst                                                |mig_7series_v4_2_ddr_r_upsizer                                        |   1155|
|525   |                  \USE_FPGA_CTRL.cmd_ready_inst                                         |mig_7series_v4_2_ddr_carry_latch_and_208                              |      1|
|526   |                  \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                    |mig_7series_v4_2_ddr_carry_and_209                                    |      2|
|527   |                  \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                 |mig_7series_v4_2_ddr_carry_or_210                                     |      2|
|528   |                  \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                          |mig_7series_v4_2_ddr_comparator_sel_211                               |      6|
|529   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_228                                    |      1|
|530   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_229                                    |      1|
|531   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_230                                    |      1|
|532   |                    \LUT_LEVEL[3].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_231                                    |      1|
|533   |                    \LUT_LEVEL[4].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_232                                    |      1|
|534   |                    \LUT_LEVEL[5].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_233                                    |      1|
|535   |                  \USE_FPGA_LAST_WORD.last_beat_inst                                    |mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_212        |      9|
|536   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_224                                    |      2|
|537   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_225                                    |      2|
|538   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_226                                    |      2|
|539   |                    \LUT_LEVEL[3].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_227                                    |      3|
|540   |                  \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                          |mig_7series_v4_2_ddr_comparator_sel_static_213                        |      3|
|541   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_221                                    |      1|
|542   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_222                                    |      1|
|543   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_223                                    |      1|
|544   |                  \USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                 |mig_7series_v4_2_ddr_carry_and_214                                    |      2|
|545   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                 |mig_7series_v4_2_ddr_carry_and_215                                    |      1|
|546   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst             |mig_7series_v4_2_ddr_carry_and_216                                    |      1|
|547   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst           |mig_7series_v4_2_ddr_carry_and_217                                    |      2|
|548   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                      |mig_7series_v4_2_ddr_carry_or_218                                     |      8|
|549   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                  |mig_7series_v4_2_ddr_carry_and_219                                    |      1|
|550   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                |mig_7series_v4_2_ddr_carry_and_220                                    |      2|
|551   |                \USE_WRITE.write_addr_inst                                              |mig_7series_v4_2_ddr_a_upsizer                                        |    355|
|552   |                  \USE_BURSTS.cmd_queue                                                 |mig_7series_v4_2_ddr_command_fifo                                     |    244|
|553   |                    \USE_FPGA_VALID_WRITE.new_write_inst                                |mig_7series_v4_2_ddr_carry_latch_or                                   |      7|
|554   |                    \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                           |mig_7series_v4_2_ddr_carry_and_202                                    |      2|
|555   |                    \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                           |mig_7series_v4_2_ddr_carry_and_203                                    |      1|
|556   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                       |mig_7series_v4_2_ddr_carry_and_204                                    |      1|
|557   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                       |mig_7series_v4_2_ddr_carry_and_205                                    |      1|
|558   |                    \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                       |mig_7series_v4_2_ddr_carry_and_206                                    |      1|
|559   |                    \USE_FPGA_VALID_WRITE.valid_write_inst                              |mig_7series_v4_2_ddr_carry_and_207                                    |      4|
|560   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_195                              |      1|
|561   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_196                              |      1|
|562   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_197                              |      1|
|563   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_198                              |      1|
|564   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_199                              |      1|
|565   |                  \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                |mig_7series_v4_2_ddr_carry_latch_and_200                              |      1|
|566   |                  \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                    |mig_7series_v4_2_ddr_carry_and_201                                    |      1|
|567   |                \USE_WRITE.write_data_inst                                              |mig_7series_v4_2_ddr_w_upsizer                                        |   2621|
|568   |                  \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                          |mig_7series_v4_2_ddr_comparator_sel                                   |      6|
|569   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_189                                    |      1|
|570   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_190                                    |      1|
|571   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_191                                    |      1|
|572   |                    \LUT_LEVEL[3].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_192                                    |      1|
|573   |                    \LUT_LEVEL[4].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_193                                    |      1|
|574   |                    \LUT_LEVEL[5].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_194                                    |      1|
|575   |                  \USE_FPGA_LAST_WORD.last_beat_inst                                    |mig_7series_v4_2_ddr_comparator_sel_static__parameterized0            |      8|
|576   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_185                                    |      1|
|577   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_186                                    |      1|
|578   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_187                                    |      1|
|579   |                    \LUT_LEVEL[3].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_188                                    |      1|
|580   |                  \USE_FPGA_LAST_WORD.last_word_inst                                    |mig_7series_v4_2_ddr_carry_and                                        |      1|
|581   |                  \USE_FPGA_USE_WRAP.last_word_inst2                                    |mig_7series_v4_2_ddr_carry_and_170                                    |      1|
|582   |                  \USE_FPGA_USE_WRAP.last_word_inst3                                    |mig_7series_v4_2_ddr_carry_and_171                                    |      1|
|583   |                  \USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                 |mig_7series_v4_2_ddr_carry_latch_and                                  |     66|
|584   |                  \USE_FPGA_WORD_COMPLETED.last_word_inst_2                             |mig_7series_v4_2_ddr_carry_and_172                                    |      1|
|585   |                  \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                          |mig_7series_v4_2_ddr_comparator_sel_static                            |      3|
|586   |                    \LUT_LEVEL[0].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_182                                    |      1|
|587   |                    \LUT_LEVEL[1].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_183                                    |      1|
|588   |                    \LUT_LEVEL[2].compare_inst                                          |mig_7series_v4_2_ddr_carry_and_184                                    |      1|
|589   |                  \USE_FPGA_WORD_COMPLETED.pop_si_data_inst                             |mig_7series_v4_2_ddr_carry_or                                         |      1|
|590   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                 |mig_7series_v4_2_ddr_carry_and_173                                    |      1|
|591   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst            |mig_7series_v4_2_ddr_carry_and_174                                    |    580|
|592   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst             |mig_7series_v4_2_ddr_carry_and_175                                    |      1|
|593   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst            |mig_7series_v4_2_ddr_carry_and_176                                    |      2|
|594   |                  \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst           |mig_7series_v4_2_ddr_carry_and_177                                    |      1|
|595   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                 |mig_7series_v4_2_ddr_carry_and_178                                    |      1|
|596   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                  |mig_7series_v4_2_ddr_carry_and_179                                    |      1|
|597   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                 |mig_7series_v4_2_ddr_carry_and_180                                    |      1|
|598   |                  \USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                |mig_7series_v4_2_ddr_carry_and_181                                    |      1|
|599   |                mi_register_slice_inst                                                  |mig_7series_v4_2_ddr_axi_register_slice__parameterized0               |   1599|
|600   |                  r_pipe                                                                |mig_7series_v4_2_ddr_axic_register_slice__parameterized4              |   1597|
|601   |                si_register_slice_inst                                                  |mig_7series_v4_2_ddr_axi_register_slice                               |    339|
|602   |                  ar_pipe                                                               |mig_7series_v4_2_ddr_axic_register_slice                              |    163|
|603   |                  aw_pipe                                                               |mig_7series_v4_2_ddr_axic_register_slice_169                          |    175|
|604   |              axi_mc_ar_channel_0                                                       |mig_7series_v4_2_axi_mc_ar_channel                                    |    239|
|605   |                ar_cmd_fsm_0                                                            |mig_7series_v4_2_axi_mc_cmd_fsm                                       |    120|
|606   |                axi_mc_cmd_translator_0                                                 |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0                |     69|
|607   |                  axi_mc_incr_cmd_0                                                     |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0                      |     53|
|608   |                  axi_mc_wrap_cmd_0                                                     |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0                      |     16|
|609   |              axi_mc_aw_channel_0                                                       |mig_7series_v4_2_axi_mc_aw_channel                                    |    240|
|610   |                aw_cmd_fsm_0                                                            |mig_7series_v4_2_axi_mc_wr_cmd_fsm                                    |    124|
|611   |                axi_mc_cmd_translator_0                                                 |mig_7series_v4_2_axi_mc_cmd_translator                                |     68|
|612   |                  axi_mc_incr_cmd_0                                                     |mig_7series_v4_2_axi_mc_incr_cmd                                      |     53|
|613   |                  axi_mc_wrap_cmd_0                                                     |mig_7series_v4_2_axi_mc_wrap_cmd                                      |     15|
|614   |              axi_mc_b_channel_0                                                        |mig_7series_v4_2_axi_mc_b_channel                                     |     21|
|615   |                bid_fifo_0                                                              |mig_7series_v4_2_axi_mc_fifo                                          |     16|
|616   |              axi_mc_cmd_arbiter_0                                                      |mig_7series_v4_2_axi_mc_cmd_arbiter                                   |     92|
|617   |              axi_mc_r_channel_0                                                        |mig_7series_v4_2_axi_mc_r_channel                                     |    607|
|618   |                rd_data_fifo_0                                                          |mig_7series_v4_2_axi_mc_fifo__parameterized0                          |    560|
|619   |                transaction_fifo_0                                                      |mig_7series_v4_2_axi_mc_fifo__parameterized1                          |     35|
|620   |              axi_mc_w_channel_0                                                        |mig_7series_v4_2_axi_mc_w_channel                                     |   2313|
|621   |            u_ui_top                                                                    |mig_7series_v4_2_ui_top                                               |   2694|
|622   |              ui_cmd0                                                                   |mig_7series_v4_2_ui_cmd                                               |    104|
|623   |              ui_rd_data0                                                               |mig_7series_v4_2_ui_rd_data                                           |    672|
|624   |              ui_wr_data0                                                               |mig_7series_v4_2_ui_wr_data                                           |   1918|
|625   |      util_daq2_xcvr                                                                    |system_util_daq2_xcvr_0                                               |    836|
|626   |        inst                                                                            |util_adxcvr                                                           |    836|
|627   |          i_xch_0                                                                       |util_adxcvr_xch__xdcDup__1                                            |    188|
|628   |          i_xch_1                                                                       |util_adxcvr_xch__xdcDup__2                                            |    187|
|629   |          i_xch_2                                                                       |util_adxcvr_xch__xdcDup__3                                            |    186|
|630   |          i_xch_3                                                                       |util_adxcvr_xch                                                       |    187|
|631   |          i_xcm_0                                                                       |util_adxcvr_xcm                                                       |     88|
|632   |      GND_12                                                                            |system_GND_12_0                                                       |      0|
|633   |      axi_cpu_interconnect                                                              |system_axi_cpu_interconnect_0                                         |   1824|
|634   |        xbar                                                                            |system_xbar_0                                                         |    688|
|635   |          inst                                                                          |axi_crossbar_v2_1_19_axi_crossbar                                     |    688|
|636   |            \gen_sasd.crossbar_sasd_0                                                   |axi_crossbar_v2_1_19_crossbar_sasd                                    |    681|
|637   |              addr_arbiter_inst                                                         |axi_crossbar_v2_1_19_addr_arbiter_sasd                                |    212|
|638   |              \gen_decerr.decerr_slave_inst                                             |axi_crossbar_v2_1_19_decerr_slave                                     |     14|
|639   |              reg_slice_r                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized7        |    379|
|640   |              splitter_ar                                                               |axi_crossbar_v2_1_19_splitter__parameterized0                         |     10|
|641   |              splitter_aw                                                               |axi_crossbar_v2_1_19_splitter                                         |     29|
|642   |        s00_couplers                                                                    |s00_couplers_imp_WZLZH6                                               |   1136|
|643   |          auto_pc                                                                       |system_auto_pc_0                                                      |   1136|
|644   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter                 |   1136|
|645   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s                                    |   1136|
|646   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel                         |    177|
|647   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                         |     32|
|648   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_166                 |    133|
|649   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_167                       |     67|
|650   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_168                       |     61|
|651   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel                          |     92|
|652   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1        |     50|
|653   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2        |     28|
|654   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice                         |    632|
|655   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice                        |    217|
|656   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_165                    |    221|
|657   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1        |     48|
|658   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2        |    146|
|659   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel                         |    173|
|660   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                         |     16|
|661   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator                     |    141|
|662   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd                           |     64|
|663   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                           |     73|
|664   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel                          |     60|
|665   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo                        |     26|
|666   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0        |     10|
|667   |      axi_ad9680_fifo                                                                   |system_axi_ad9680_fifo_0                                              |   9209|
|668   |        inst                                                                            |axi_adcfifo                                                           |   9209|
|669   |          i_adc_if                                                                      |axi_adcfifo_adc                                                       |    563|
|670   |            i_xfer_status                                                               |up_xfer_status__parameterized1__xdcDup__1                             |     41|
|671   |          i_dma_if                                                                      |axi_adcfifo_dma                                                       |    952|
|672   |            i_xfer_status                                                               |up_xfer_status__parameterized1                                        |     41|
|673   |            i_axis_inf                                                                  |ad_axis_inf_rx__parameterized0                                        |    793|
|674   |            i_mem_asym                                                                  |ad_mem_asym__parameterized0                                           |      9|
|675   |          i_rd                                                                          |axi_adcfifo_rd                                                        |    647|
|676   |          i_wr                                                                          |axi_adcfifo_wr                                                        |   7047|
|677   |            i_axis_inf                                                                  |ad_axis_inf_rx                                                        |   6185|
|678   |            i_mem                                                                       |ad_mem__parameterized2                                                |      8|
|679   |      sys_ps7                                                                           |system_sys_ps7_0                                                      |    246|
|680   |        inst                                                                            |processing_system7_v5_5_processing_system7                            |    246|
|681   |      axi_ad9144_xcvr                                                                   |system_axi_ad9144_xcvr_0                                              |   2237|
|682   |        inst                                                                            |axi_adxcvr                                                            |   2237|
|683   |          i_axi                                                                         |up_axi__parameterized2_128                                            |    309|
|684   |          i_mdrp_ch_0                                                                   |axi_adxcvr_mdrp_129                                                   |     71|
|685   |          i_mdrp_ch_1                                                                   |axi_adxcvr_mdrp__parameterized0_130                                   |     87|
|686   |          i_mdrp_ch_10                                                                  |axi_adxcvr_mdrp__parameterized9_131                                   |     54|
|687   |          i_mdrp_ch_11                                                                  |axi_adxcvr_mdrp__parameterized10_132                                  |     54|
|688   |          i_mdrp_ch_12                                                                  |axi_adxcvr_mdrp__parameterized11_133                                  |     54|
|689   |          i_mdrp_ch_13                                                                  |axi_adxcvr_mdrp__parameterized12_134                                  |     54|
|690   |          i_mdrp_ch_14                                                                  |axi_adxcvr_mdrp__parameterized13_135                                  |     55|
|691   |          i_mdrp_ch_15                                                                  |axi_adxcvr_mdrp__parameterized14_136                                  |     55|
|692   |          i_mdrp_ch_2                                                                   |axi_adxcvr_mdrp__parameterized1_137                                   |     87|
|693   |          i_mdrp_ch_3                                                                   |axi_adxcvr_mdrp__parameterized2_138                                   |    103|
|694   |          i_mdrp_ch_4                                                                   |axi_adxcvr_mdrp__parameterized3_139                                   |     54|
|695   |          i_mdrp_ch_5                                                                   |axi_adxcvr_mdrp__parameterized4_140                                   |     54|
|696   |          i_mdrp_ch_6                                                                   |axi_adxcvr_mdrp__parameterized5_141                                   |     54|
|697   |          i_mdrp_ch_7                                                                   |axi_adxcvr_mdrp__parameterized6_142                                   |     55|
|698   |          i_mdrp_ch_8                                                                   |axi_adxcvr_mdrp__parameterized7_143                                   |     54|
|699   |          i_mdrp_ch_9                                                                   |axi_adxcvr_mdrp__parameterized8_144                                   |     54|
|700   |          i_mdrp_cm_0                                                                   |axi_adxcvr_mdrp_145                                                   |     71|
|701   |          i_mdrp_cm_12                                                                  |axi_adxcvr_mdrp__parameterized11_146                                  |     55|
|702   |          i_mdrp_cm_4                                                                   |axi_adxcvr_mdrp__parameterized3_147                                   |     55|
|703   |          i_mdrp_cm_8                                                                   |axi_adxcvr_mdrp__parameterized7_148                                   |     54|
|704   |          i_mstatus_ch_0                                                                |axi_adxcvr_mstatus_149                                                |      4|
|705   |          i_mstatus_ch_1                                                                |axi_adxcvr_mstatus__parameterized0_150                                |      4|
|706   |          i_mstatus_ch_10                                                               |axi_adxcvr_mstatus__parameterized9_151                                |      1|
|707   |          i_mstatus_ch_11                                                               |axi_adxcvr_mstatus__parameterized10_152                               |      1|
|708   |          i_mstatus_ch_12                                                               |axi_adxcvr_mstatus__parameterized11_153                               |      1|
|709   |          i_mstatus_ch_13                                                               |axi_adxcvr_mstatus__parameterized12_154                               |      3|
|710   |          i_mstatus_ch_14                                                               |axi_adxcvr_mstatus__parameterized13_155                               |      5|
|711   |          i_mstatus_ch_15                                                               |axi_adxcvr_mstatus__parameterized14_156                               |      2|
|712   |          i_mstatus_ch_2                                                                |axi_adxcvr_mstatus__parameterized1_157                                |      4|
|713   |          i_mstatus_ch_3                                                                |axi_adxcvr_mstatus__parameterized2_158                                |      1|
|714   |          i_mstatus_ch_4                                                                |axi_adxcvr_mstatus__parameterized3_159                                |      1|
|715   |          i_mstatus_ch_5                                                                |axi_adxcvr_mstatus__parameterized4_160                                |      1|
|716   |          i_mstatus_ch_6                                                                |axi_adxcvr_mstatus__parameterized5_161                                |      1|
|717   |          i_mstatus_ch_7                                                                |axi_adxcvr_mstatus__parameterized6_162                                |      1|
|718   |          i_mstatus_ch_8                                                                |axi_adxcvr_mstatus__parameterized7_163                                |      1|
|719   |          i_mstatus_ch_9                                                                |axi_adxcvr_mstatus__parameterized8_164                                |      1|
|720   |          i_up                                                                          |axi_adxcvr_up                                                         |    662|
|721   |      axi_hp3_interconnect                                                              |system_axi_hp3_interconnect_0                                         |   1076|
|722   |        s00_couplers                                                                    |s00_couplers_imp_MCTRXI                                               |   1076|
|723   |          auto_pc                                                                       |system_auto_pc_1                                                      |      0|
|724   |          auto_us                                                                       |system_auto_us_0                                                      |   1076|
|725   |            inst                                                                        |axi_dwidth_converter_v2_1_18_top__parameterized0                      |   1076|
|726   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |axi_dwidth_converter_v2_1_18_axi_upsizer                              |   1076|
|727   |                \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                 |axi_register_slice_v2_1_18_axi_register_slice__parameterized1         |    206|
|728   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized11       |    206|
|729   |                \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                         |axi_dwidth_converter_v2_1_18_r_upsizer                                |    144|
|730   |                \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                |     92|
|731   |                  \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo_127                            |     91|
|732   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                       |axi_dwidth_converter_v2_1_18_w_upsizer                                |    274|
|733   |                \USE_WRITE.write_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer                                |    116|
|734   |                  \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo                                |    115|
|735   |                si_register_slice_inst                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized2         |    244|
|736   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized12       |    117|
|737   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized12_126   |    127|
|738   |      axi_ad9680_xcvr                                                                   |system_axi_ad9680_xcvr_0                                              |   3809|
|739   |        inst                                                                            |axi_adxcvr__parameterized0                                            |   3809|
|740   |          i_axi                                                                         |up_axi__parameterized2                                                |    346|
|741   |          i_es                                                                          |axi_adxcvr_es__parameterized0                                         |    430|
|742   |          i_mdrp_ch_0                                                                   |axi_adxcvr_mdrp                                                       |     71|
|743   |          i_mdrp_ch_1                                                                   |axi_adxcvr_mdrp__parameterized0                                       |     87|
|744   |          i_mdrp_ch_10                                                                  |axi_adxcvr_mdrp__parameterized9                                       |     54|
|745   |          i_mdrp_ch_11                                                                  |axi_adxcvr_mdrp__parameterized10                                      |     54|
|746   |          i_mdrp_ch_12                                                                  |axi_adxcvr_mdrp__parameterized11                                      |     54|
|747   |          i_mdrp_ch_13                                                                  |axi_adxcvr_mdrp__parameterized12                                      |     54|
|748   |          i_mdrp_ch_14                                                                  |axi_adxcvr_mdrp__parameterized13                                      |     55|
|749   |          i_mdrp_ch_15                                                                  |axi_adxcvr_mdrp__parameterized14                                      |     54|
|750   |          i_mdrp_ch_2                                                                   |axi_adxcvr_mdrp__parameterized1                                       |     87|
|751   |          i_mdrp_ch_3                                                                   |axi_adxcvr_mdrp__parameterized2                                       |    103|
|752   |          i_mdrp_ch_4                                                                   |axi_adxcvr_mdrp__parameterized3                                       |     54|
|753   |          i_mdrp_ch_5                                                                   |axi_adxcvr_mdrp__parameterized4                                       |     54|
|754   |          i_mdrp_ch_6                                                                   |axi_adxcvr_mdrp__parameterized5                                       |     54|
|755   |          i_mdrp_ch_7                                                                   |axi_adxcvr_mdrp__parameterized6                                       |     55|
|756   |          i_mdrp_ch_8                                                                   |axi_adxcvr_mdrp__parameterized7                                       |     54|
|757   |          i_mdrp_ch_9                                                                   |axi_adxcvr_mdrp__parameterized8                                       |     54|
|758   |          i_mdrp_es_0                                                                   |axi_adxcvr_mdrp_110                                                   |     71|
|759   |          i_mdrp_es_1                                                                   |axi_adxcvr_mdrp__parameterized0_111                                   |     87|
|760   |          i_mdrp_es_10                                                                  |axi_adxcvr_mdrp__parameterized9_112                                   |     54|
|761   |          i_mdrp_es_11                                                                  |axi_adxcvr_mdrp__parameterized10_113                                  |     54|
|762   |          i_mdrp_es_12                                                                  |axi_adxcvr_mdrp__parameterized11_114                                  |     54|
|763   |          i_mdrp_es_13                                                                  |axi_adxcvr_mdrp__parameterized12_115                                  |     54|
|764   |          i_mdrp_es_14                                                                  |axi_adxcvr_mdrp__parameterized13_116                                  |     55|
|765   |          i_mdrp_es_15                                                                  |axi_adxcvr_mdrp__parameterized14_117                                  |     48|
|766   |          i_mdrp_es_2                                                                   |axi_adxcvr_mdrp__parameterized1_118                                   |     87|
|767   |          i_mdrp_es_3                                                                   |axi_adxcvr_mdrp__parameterized2_119                                   |    103|
|768   |          i_mdrp_es_4                                                                   |axi_adxcvr_mdrp__parameterized3_120                                   |     54|
|769   |          i_mdrp_es_5                                                                   |axi_adxcvr_mdrp__parameterized4_121                                   |     54|
|770   |          i_mdrp_es_6                                                                   |axi_adxcvr_mdrp__parameterized5_122                                   |     54|
|771   |          i_mdrp_es_7                                                                   |axi_adxcvr_mdrp__parameterized6_123                                   |     55|
|772   |          i_mdrp_es_8                                                                   |axi_adxcvr_mdrp__parameterized7_124                                   |     54|
|773   |          i_mdrp_es_9                                                                   |axi_adxcvr_mdrp__parameterized8_125                                   |     54|
|774   |          i_mstatus_ch_0                                                                |axi_adxcvr_mstatus                                                    |      4|
|775   |          i_mstatus_ch_1                                                                |axi_adxcvr_mstatus__parameterized0                                    |      4|
|776   |          i_mstatus_ch_10                                                               |axi_adxcvr_mstatus__parameterized9                                    |      1|
|777   |          i_mstatus_ch_11                                                               |axi_adxcvr_mstatus__parameterized10                                   |      1|
|778   |          i_mstatus_ch_12                                                               |axi_adxcvr_mstatus__parameterized11                                   |      1|
|779   |          i_mstatus_ch_13                                                               |axi_adxcvr_mstatus__parameterized12                                   |      3|
|780   |          i_mstatus_ch_14                                                               |axi_adxcvr_mstatus__parameterized13                                   |      5|
|781   |          i_mstatus_ch_15                                                               |axi_adxcvr_mstatus__parameterized14                                   |      2|
|782   |          i_mstatus_ch_2                                                                |axi_adxcvr_mstatus__parameterized1                                    |      4|
|783   |          i_mstatus_ch_3                                                                |axi_adxcvr_mstatus__parameterized2                                    |      1|
|784   |          i_mstatus_ch_4                                                                |axi_adxcvr_mstatus__parameterized3                                    |      1|
|785   |          i_mstatus_ch_5                                                                |axi_adxcvr_mstatus__parameterized4                                    |      1|
|786   |          i_mstatus_ch_6                                                                |axi_adxcvr_mstatus__parameterized5                                    |      1|
|787   |          i_mstatus_ch_7                                                                |axi_adxcvr_mstatus__parameterized6                                    |      1|
|788   |          i_mstatus_ch_8                                                                |axi_adxcvr_mstatus__parameterized7                                    |      1|
|789   |          i_mstatus_ch_9                                                                |axi_adxcvr_mstatus__parameterized8                                    |      1|
|790   |          i_up                                                                          |axi_adxcvr_up__parameterized0                                         |   1011|
|791   |      axi_ad9680_dma                                                                    |system_axi_ad9680_dma_0                                               |   1228|
|792   |        inst                                                                            |axi_dmac__parameterized0                                              |   1228|
|793   |          i_regmap                                                                      |axi_dmac_regmap__parameterized0                                       |    625|
|794   |            i_regmap_request                                                            |axi_dmac_regmap_request__parameterized0                               |    191|
|795   |              i_transfer_lenghts_fifo                                                   |util_axis_fifo_108                                                    |     60|
|796   |                i_address_sync                                                          |fifo_address_sync_109                                                 |     23|
|797   |            i_up_axi                                                                    |up_axi__parameterized0_107                                            |    358|
|798   |          i_transfer                                                                    |axi_dmac_transfer__parameterized0                                     |    603|
|799   |            i_request_arb                                                               |dmac_request_arb__parameterized0                                      |    573|
|800   |              i_dest_dma_mm                                                             |dmac_dest_mm_axi                                                      |    107|
|801   |                i_addr_gen                                                              |dmac_address_generator__parameterized0_106                            |     92|
|802   |                i_response_handler                                                      |dmac_response_handler                                                 |     13|
|803   |              i_dest_req_fifo                                                           |util_axis_fifo__parameterized5_99                                     |     35|
|804   |              i_req_gen                                                                 |dmac_request_generator_100                                            |    120|
|805   |              i_response_manager                                                        |axi_dmac_response_manager__parameterized0_101                         |     75|
|806   |                i_dest_response_fifo                                                    |util_axis_fifo__parameterized2_105                                    |     24|
|807   |              i_rewind_req_fifo                                                         |util_axis_fifo__parameterized4                                        |     14|
|808   |              i_src_dest_bl_fifo                                                        |util_axis_fifo__parameterized3                                        |     11|
|809   |              i_src_dma_stream                                                          |dmac_src_axi_stream                                                   |     65|
|810   |                i_data_mover                                                            |dmac_data_mover                                                       |     65|
|811   |              i_src_req_fifo                                                            |util_axis_fifo__parameterized6_102                                    |     38|
|812   |              i_store_and_forward                                                       |axi_dmac_burst_memory__parameterized0_103                             |     72|
|813   |                i_mem                                                                   |ad_mem__parameterized1_104                                            |      2|
|814   |            i_reset_manager                                                             |axi_dmac_reset_manager                                                |     30|
|815   |      axi_ad9680_core                                                                   |system_axi_ad9680_core_0                                              |   2429|
|816   |        inst                                                                            |axi_ad9680                                                            |   2429|
|817   |          i_adc_jesd204                                                                 |ad_ip_jesd204_tpl_adc                                                 |   2429|
|818   |            i_core                                                                      |ad_ip_jesd204_tpl_adc_core                                            |   1008|
|819   |              \g_channel[0].i_channel                                                   |ad_ip_jesd204_tpl_adc_channel                                         |    257|
|820   |                \g_datafmt[0].i_ad_datafmt                                              |ad_datafmt_93                                                         |     15|
|821   |                \g_datafmt[1].i_ad_datafmt                                              |ad_datafmt_94                                                         |     15|
|822   |                \g_datafmt[2].i_ad_datafmt                                              |ad_datafmt_95                                                         |     15|
|823   |                \g_datafmt[3].i_ad_datafmt                                              |ad_datafmt_96                                                         |     15|
|824   |                i_pnmon                                                                 |ad_ip_jesd204_tpl_adc_pnmon_97                                        |    197|
|825   |                  i_pnmon                                                               |ad_pnmon_98                                                           |    141|
|826   |              \g_channel[1].i_channel                                                   |ad_ip_jesd204_tpl_adc_channel_86                                      |    265|
|827   |                \g_datafmt[0].i_ad_datafmt                                              |ad_datafmt                                                            |     15|
|828   |                \g_datafmt[1].i_ad_datafmt                                              |ad_datafmt_90                                                         |     15|
|829   |                \g_datafmt[2].i_ad_datafmt                                              |ad_datafmt_91                                                         |     15|
|830   |                \g_datafmt[3].i_ad_datafmt                                              |ad_datafmt_92                                                         |     15|
|831   |                i_pnmon                                                                 |ad_ip_jesd204_tpl_adc_pnmon                                           |    205|
|832   |                  i_pnmon                                                               |ad_pnmon                                                              |    149|
|833   |              i_deframer                                                                |ad_ip_jesd204_tpl_adc_deframer                                        |    485|
|834   |                \g_xcvr_if[0].i_xcvr_if                                                 |ad_xcvr_rx_if                                                         |    143|
|835   |                \g_xcvr_if[1].i_xcvr_if                                                 |ad_xcvr_rx_if_87                                                      |    102|
|836   |                \g_xcvr_if[2].i_xcvr_if                                                 |ad_xcvr_rx_if_88                                                      |    135|
|837   |                \g_xcvr_if[3].i_xcvr_if                                                 |ad_xcvr_rx_if_89                                                      |    105|
|838   |            i_regmap                                                                    |ad_ip_jesd204_tpl_adc_regmap                                          |   1421|
|839   |              \g_channel[0].i_up_adc_channel                                            |up_adc_channel                                                        |    286|
|840   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized1__xdcDup__1                              |    183|
|841   |                i_xfer_status                                                           |up_xfer_status__parameterized0__xdcDup__2                             |     39|
|842   |              \g_channel[1].i_up_adc_channel                                            |up_adc_channel__parameterized0                                        |    287|
|843   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized1                                         |    183|
|844   |                i_xfer_status                                                           |up_xfer_status__parameterized0__xdcDup__3                             |     39|
|845   |              i_up_adc_common                                                           |up_adc_common                                                         |    420|
|846   |                i_mmcm_rst_reg                                                          |ad_rst__xdcDup__3                                                     |      6|
|847   |                i_core_rst_reg                                                          |ad_rst__xdcDup__4                                                     |      6|
|848   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized2                                         |    101|
|849   |                i_xfer_status                                                           |up_xfer_status__parameterized0__xdcDup__1                             |     39|
|850   |                i_clock_mon                                                             |up_clock_mon__xdcDup__2                                               |    146|
|851   |              i_up_axi                                                                  |up_axi                                                                |    374|
|852   |      axi_ad9144_fifo                                                                   |system_axi_ad9144_fifo_0                                              |   1237|
|853   |        inst                                                                            |util_dacfifo                                                          |   1237|
|854   |          i_dac_lastaddr_g2b                                                            |ad_g2b                                                                |     15|
|855   |          i_dac_waddr_g2b                                                               |ad_g2b_84                                                             |     15|
|856   |          i_dacfifo_bypass                                                              |util_dacfifo_bypass                                                   |    207|
|857   |            i_dac_mem_waddr_g2b                                                         |ad_g2b__parameterized0                                                |      3|
|858   |            i_dma_mem_raddr_g2b                                                         |ad_g2b__parameterized0_85                                             |      3|
|859   |            i_mem_asym                                                                  |ad_mem_asym                                                           |    130|
|860   |          i_mem_fifo                                                                    |ad_mem__parameterized0                                                |    257|
|861   |      axi_ad9144_dma                                                                    |system_axi_ad9144_dma_0                                               |    954|
|862   |        inst                                                                            |axi_dmac                                                              |    954|
|863   |          i_regmap                                                                      |axi_dmac_regmap                                                       |    507|
|864   |            i_regmap_request                                                            |axi_dmac_regmap_request                                               |    114|
|865   |              i_transfer_lenghts_fifo                                                   |util_axis_fifo                                                        |      3|
|866   |                i_address_sync                                                          |fifo_address_sync_83                                                  |      3|
|867   |            i_up_axi                                                                    |up_axi__parameterized0_82                                             |    317|
|868   |          i_transfer                                                                    |axi_dmac_transfer                                                     |    447|
|869   |            i_request_arb                                                               |dmac_request_arb                                                      |    417|
|870   |              i_dest_dma_stream                                                         |dmac_dest_axi_stream                                                  |     32|
|871   |                i_response_generator                                                    |dmac_response_generator_81                                            |     18|
|872   |              i_dest_req_fifo                                                           |util_axis_fifo__parameterized0                                        |     10|
|873   |              i_req_gen                                                                 |dmac_request_generator_78                                             |    100|
|874   |              i_response_manager                                                        |axi_dmac_response_manager                                             |     41|
|875   |                i_dest_response_fifo                                                    |util_axis_fifo__parameterized2_80                                     |     13|
|876   |              i_src_dma_mm                                                              |dmac_src_mm_axi                                                       |    120|
|877   |                i_addr_gen                                                              |dmac_address_generator                                                |    101|
|878   |                i_req_splitter                                                          |splitter_79                                                           |      9|
|879   |              i_src_req_fifo                                                            |util_axis_fifo__parameterized1                                        |     39|
|880   |              i_store_and_forward                                                       |axi_dmac_burst_memory                                                 |     62|
|881   |                i_mem                                                                   |ad_mem                                                                |      3|
|882   |            i_reset_manager                                                             |axi_dmac_reset_manager__xdcDup__2                                     |     30|
|883   |      axi_hp2_interconnect                                                              |system_axi_hp2_interconnect_0                                         |      0|
|884   |      axi_hp1_interconnect                                                              |system_axi_hp1_interconnect_0                                         |   1196|
|885   |        s00_couplers                                                                    |s00_couplers_imp_H1ZQRK                                               |   1196|
|886   |          auto_ds                                                                       |system_auto_ds_0                                                      |   1196|
|887   |            inst                                                                        |axi_dwidth_converter_v2_1_18_top                                      |   1196|
|888   |              \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                |axi_dwidth_converter_v2_1_18_axi_downsizer                            |    897|
|889   |                \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_18_a_downsizer                              |    740|
|890   |                  cmd_queue                                                             |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                       |    358|
|891   |                    inst                                                                |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                        |    358|
|892   |                      fifo_gen_inst                                                     |fifo_generator_v13_2_3__parameterized0                                |    129|
|893   |                        inst_fifo_gen                                                   |fifo_generator_v13_2_3_synth__parameterized0                          |    129|
|894   |                          \gconvfifo.rf                                                 |fifo_generator_top__parameterized0                                    |    129|
|895   |                            \grf.rf                                                     |fifo_generator_ramfifo__parameterized0                                |    129|
|896   |                              \gntv_or_sync_fifo.gl0.rd                                 |rd_logic_71                                                           |     32|
|897   |                                \gr1.gr1_int.rfwft                                      |rd_fwft_75                                                            |     15|
|898   |                                \grss.rsts                                              |rd_status_flags_ss_76                                                 |      2|
|899   |                                rpntr                                                   |rd_bin_cntr_77                                                        |     15|
|900   |                              \gntv_or_sync_fifo.gl0.wr                                 |wr_logic_72                                                           |     28|
|901   |                                \gwss.wsts                                              |wr_status_flags_ss_73                                                 |      5|
|902   |                                wpntr                                                   |wr_bin_cntr_74                                                        |     23|
|903   |                              \gntv_or_sync_fifo.mem                                    |memory__parameterized0                                                |     63|
|904   |                                \gdm.dm_gen.dm                                          |dmem__parameterized0                                                  |     34|
|905   |                              rstblk                                                    |reset_blk_ramfifo                                                     |      6|
|906   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__2                                                  |      2|
|907   |                \USE_READ.read_data_inst                                                |axi_dwidth_converter_v2_1_18_r_downsizer                              |    157|
|908   |              \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |    299|
|909   |                \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv                              |    299|
|910   |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv                            |    299|
|911   |                    \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo                                       |     84|
|912   |                      inst                                                              |axi_data_fifo_v2_1_17_fifo_gen                                        |     84|
|913   |                        fifo_gen_inst                                                   |fifo_generator_v13_2_3                                                |     69|
|914   |                          inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth                                          |     69|
|915   |                            \gconvfifo.rf                                               |fifo_generator_top                                                    |     69|
|916   |                              \grf.rf                                                   |fifo_generator_ramfifo                                                |     69|
|917   |                                \gntv_or_sync_fifo.gl0.rd                               |rd_logic                                                              |     32|
|918   |                                  \gr1.gr1_int.rfwft                                    |rd_fwft                                                               |     15|
|919   |                                  \grss.rsts                                            |rd_status_flags_ss                                                    |      2|
|920   |                                  rpntr                                                 |rd_bin_cntr                                                           |     15|
|921   |                                \gntv_or_sync_fifo.gl0.wr                               |wr_logic                                                              |     28|
|922   |                                  \gwss.wsts                                            |wr_status_flags_ss                                                    |      5|
|923   |                                  wpntr                                                 |wr_bin_cntr                                                           |     23|
|924   |                                \gntv_or_sync_fifo.mem                                  |memory                                                                |      4|
|925   |                                  \gdm.dm_gen.dm                                        |dmem                                                                  |      3|
|926   |                                rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                          |      5|
|927   |                                  \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                     |      2|
|928   |      axi_hdmi_dma                                                                      |system_axi_hdmi_dma_0                                                 |   1362|
|929   |        inst                                                                            |axi_dmac__parameterized1                                              |   1362|
|930   |          i_regmap                                                                      |axi_dmac_regmap__parameterized1                                       |    694|
|931   |            i_regmap_request                                                            |axi_dmac_regmap_request__parameterized1                               |    251|
|932   |              i_transfer_lenghts_fifo                                                   |util_axis_fifo__parameterized7                                        |      3|
|933   |                i_address_sync                                                          |fifo_address_sync                                                     |      3|
|934   |            i_up_axi                                                                    |up_axi__parameterized0                                                |    367|
|935   |          i_transfer                                                                    |axi_dmac_transfer__parameterized1                                     |    668|
|936   |            i_2d_transfer                                                               |dmac_2d_transfer                                                      |    241|
|937   |            i_request_arb                                                               |dmac_request_arb__parameterized1                                      |    396|
|938   |              i_dest_dma_stream                                                         |dmac_dest_axi_stream__parameterized0                                  |     30|
|939   |                i_response_generator                                                    |dmac_response_generator                                               |     14|
|940   |              i_dest_req_fifo                                                           |util_axis_fifo__parameterized5                                        |      9|
|941   |              i_req_gen                                                                 |dmac_request_generator                                                |     79|
|942   |              i_response_manager                                                        |axi_dmac_response_manager__parameterized0                             |     40|
|943   |                i_dest_response_fifo                                                    |util_axis_fifo__parameterized2                                        |     15|
|944   |              i_src_dma_mm                                                              |dmac_src_mm_axi__parameterized0                                       |    120|
|945   |                i_addr_gen                                                              |dmac_address_generator__parameterized0                                |    106|
|946   |                i_req_splitter                                                          |splitter                                                              |      4|
|947   |              i_src_req_fifo                                                            |util_axis_fifo__parameterized6                                        |     39|
|948   |              i_store_and_forward                                                       |axi_dmac_burst_memory__parameterized0                                 |     66|
|949   |                i_mem                                                                   |ad_mem__parameterized1                                                |      2|
|950   |            i_reset_manager                                                             |axi_dmac_reset_manager__xdcDup__1                                     |     31|
|951   |      axi_hp0_interconnect                                                              |system_axi_hp0_interconnect_0                                         |      0|
|952   |      axi_hdmi_core                                                                     |system_axi_hdmi_core_0                                                |   4933|
|953   |        inst                                                                            |axi_hdmi_tx                                                           |   4933|
|954   |          i_tx_core                                                                     |axi_hdmi_tx_core                                                      |   3134|
|955   |            i_csc_RGB2CrYCb                                                             |ad_csc_RGB2CrYCb                                                      |   2283|
|956   |              i_csc_1_Cb                                                                |ad_csc_1__parameterized0                                              |    745|
|957   |                i_add_c4                                                                |ad_csc_1_add__parameterized0_61                                       |    281|
|958   |                i_mul_c1                                                                |ad_csc_1_mul_62                                                       |    155|
|959   |                  ad_mul_1                                                              |ad_mul__parameterized0_69                                             |    155|
|960   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_70                                         |    155|
|961   |                i_mul_c2                                                                |ad_csc_1_mul_63                                                       |    155|
|962   |                  ad_mul_1                                                              |ad_mul__parameterized0_67                                             |    155|
|963   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_68                                         |    155|
|964   |                i_mul_c3                                                                |ad_csc_1_mul_64                                                       |    154|
|965   |                  ad_mul_1                                                              |ad_mul__parameterized0_65                                             |    154|
|966   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_66                                         |    154|
|967   |              i_csc_1_Cr                                                                |ad_csc_1                                                              |    760|
|968   |                i_add_c4                                                                |ad_csc_1_add                                                          |    294|
|969   |                i_mul_c1                                                                |ad_csc_1_mul_53                                                       |    154|
|970   |                  ad_mul_1                                                              |ad_mul__parameterized0_59                                             |    154|
|971   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_60                                         |    154|
|972   |                i_mul_c2                                                                |ad_csc_1_mul_54                                                       |    157|
|973   |                  ad_mul_1                                                              |ad_mul__parameterized0_57                                             |    155|
|974   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_58                                         |    155|
|975   |                i_mul_c3                                                                |ad_csc_1_mul__parameterized0                                          |    155|
|976   |                  ad_mul_1                                                              |ad_mul__parameterized0_55                                             |    155|
|977   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_56                                         |    155|
|978   |              i_csc_1_Y                                                                 |ad_csc_1__parameterized0_46                                           |    682|
|979   |                i_add_c4                                                                |ad_csc_1_add__parameterized0                                          |    220|
|980   |                i_mul_c1                                                                |ad_csc_1_mul                                                          |    154|
|981   |                  ad_mul_1                                                              |ad_mul__parameterized0_51                                             |    154|
|982   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_52                                         |    154|
|983   |                i_mul_c2                                                                |ad_csc_1_mul_47                                                       |    154|
|984   |                  ad_mul_1                                                              |ad_mul__parameterized0_49                                             |    154|
|985   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0_50                                         |    154|
|986   |                i_mul_c3                                                                |ad_csc_1_mul_48                                                       |    154|
|987   |                  ad_mul_1                                                              |ad_mul__parameterized0                                                |    154|
|988   |                    i_mult_macro                                                        |MULT_MACRO__parameterized0                                            |    154|
|989   |            i_es                                                                        |axi_hdmi_tx_es                                                        |    104|
|990   |            i_mem                                                                       |ad_mem__parameterized3                                                |     34|
|991   |            i_ss_444to422                                                               |ad_ss_444to422                                                        |    168|
|992   |          i_up                                                                          |up_hdmi_tx                                                            |   1208|
|993   |            i_core_rst_reg                                                              |ad_rst__xdcDup__6                                                     |      6|
|994   |            i_vdma_rst_reg                                                              |ad_rst                                                                |      6|
|995   |            i_xfer_cntrl                                                                |up_xfer_cntrl__parameterized3                                         |    499|
|996   |            i_xfer_status                                                               |up_xfer_status                                                        |     35|
|997   |            i_clock_mon                                                                 |up_clock_mon                                                          |    146|
|998   |            i_vdma_xfer_status                                                          |up_xfer_status__parameterized0                                        |     39|
|999   |          i_up_axi                                                                      |up_axi__parameterized3_45                                             |    379|
|1000  |          i_vdma                                                                        |axi_hdmi_tx_vdma                                                      |    211|
|1001  |      axi_hdmi_clkgen                                                                   |system_axi_hdmi_clkgen_0                                              |    414|
|1002  |        inst                                                                            |axi_clkgen                                                            |    414|
|1003  |          i_mmcm_drp                                                                    |ad_mmcm_drp                                                           |     24|
|1004  |          i_up_axi                                                                      |up_axi__parameterized3                                                |    232|
|1005  |          i_up_clkgen                                                                   |up_clkgen                                                             |    158|
|1006  |            i_mmcm_rst_reg                                                              |ad_rst__xdcDup__5                                                     |      6|
|1007  |      axi_ad9680_jesd_rstgen                                                            |system_axi_ad9680_jesd_rstgen_0                                       |     66|
|1008  |        U0                                                                              |proc_sys_reset                                                        |     66|
|1009  |          EXT_LPF                                                                       |lpf_40                                                                |     23|
|1010  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_43                                                           |      6|
|1011  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_44                                                           |      6|
|1012  |          SEQ                                                                           |sequence_psr_41                                                       |     38|
|1013  |            SEQ_COUNTER                                                                 |proc_sys_reset_v5_0_13_upcnt_n_42                                     |     13|
|1014  |      axi_iic_main                                                                      |system_axi_iic_main_0                                                 |    876|
|1015  |        U0                                                                              |axi_iic                                                               |    876|
|1016  |          X_IIC                                                                         |iic                                                                   |    876|
|1017  |            DYN_MASTER_I                                                                |dynamic_master                                                        |     34|
|1018  |            FILTER_I                                                                    |filter                                                                |     10|
|1019  |              SCL_DEBOUNCE                                                              |debounce                                                              |      5|
|1020  |                INPUT_DOUBLE_REGS                                                       |cdc_sync__parameterized0_39                                           |      5|
|1021  |              SDA_DEBOUNCE                                                              |debounce_38                                                           |      5|
|1022  |                INPUT_DOUBLE_REGS                                                       |cdc_sync__parameterized0                                              |      5|
|1023  |            IIC_CONTROL_I                                                               |iic_control                                                           |    281|
|1024  |              BITCNT                                                                    |axi_iic_v2_0_21_upcnt_n__parameterized0                               |     17|
|1025  |              CLKCNT                                                                    |axi_iic_v2_0_21_upcnt_n                                               |     33|
|1026  |              I2CDATA_REG                                                               |shift8                                                                |     18|
|1027  |              I2CHEADER_REG                                                             |shift8_36                                                             |     24|
|1028  |              SETUP_CNT                                                                 |axi_iic_v2_0_21_upcnt_n_37                                            |     25|
|1029  |            READ_FIFO_I                                                                 |SRL_FIFO                                                              |     32|
|1030  |            REG_INTERFACE_I                                                             |reg_interface                                                         |    195|
|1031  |            WRITE_FIFO_CTRL_I                                                           |SRL_FIFO__parameterized0                                              |     22|
|1032  |            WRITE_FIFO_I                                                                |SRL_FIFO_35                                                           |     33|
|1033  |            X_AXI_IPIF_SSP1                                                             |axi_ipif_ssp1                                                         |    265|
|1034  |              AXI_LITE_IPIF_I                                                           |axi_lite_ipif                                                         |    217|
|1035  |                I_SLAVE_ATTACHMENT                                                      |slave_attachment                                                      |    217|
|1036  |                  I_DECODER                                                             |address_decoder                                                       |    100|
|1037  |              X_INTERRUPT_CONTROL                                                       |interrupt_control                                                     |     31|
|1038  |              X_SOFT_RESET                                                              |soft_reset                                                            |     13|
|1039  |      axi_rstgen                                                                        |system_axi_rstgen_0                                                   |     66|
|1040  |        U0                                                                              |proc_sys_reset__2                                                     |     66|
|1041  |          EXT_LPF                                                                       |lpf_30                                                                |     23|
|1042  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_33                                                           |      6|
|1043  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_34                                                           |      6|
|1044  |          SEQ                                                                           |sequence_psr_31                                                       |     38|
|1045  |            SEQ_COUNTER                                                                 |proc_sys_reset_v5_0_13_upcnt_n_32                                     |     13|
|1046  |      axi_spdif_tx_core                                                                 |system_axi_spdif_tx_core_0                                            |    328|
|1047  |        U0                                                                              |axi_spdif_tx                                                          |    328|
|1048  |          TENC                                                                          |tx_encoder                                                            |    158|
|1049  |          ctrlif                                                                        |axi_ctrlif                                                            |     50|
|1050  |          \pl330_dma_gen.fifo                                                           |pl330_dma_fifo                                                        |     55|
|1051  |            fifo                                                                        |dma_fifo                                                              |     45|
|1052  |      sys_audio_clkgen                                                                  |system_sys_audio_clkgen_0                                             |      3|
|1053  |        inst                                                                            |system_sys_audio_clkgen_0_clk_wiz                                     |      3|
|1054  |      sys_concat_intc                                                                   |system_sys_concat_intc_0                                              |      0|
|1055  |      axi_ad9144_jesd_rstgen                                                            |system_axi_ad9144_jesd_rstgen_0                                       |     66|
|1056  |        U0                                                                              |proc_sys_reset__1                                                     |     66|
|1057  |          EXT_LPF                                                                       |lpf                                                                   |     23|
|1058  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_28                                                           |      6|
|1059  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_29                                                           |      6|
|1060  |          SEQ                                                                           |sequence_psr_26                                                       |     38|
|1061  |            SEQ_COUNTER                                                                 |proc_sys_reset_v5_0_13_upcnt_n_27                                     |     13|
|1062  |      sys_rstgen                                                                        |system_sys_rstgen_0                                                   |     62|
|1063  |        U0                                                                              |proc_sys_reset__parameterized2                                        |     62|
|1064  |          EXT_LPF                                                                       |lpf__parameterized0                                                   |     19|
|1065  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                                              |      6|
|1066  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_25                                                           |      5|
|1067  |          SEQ                                                                           |sequence_psr                                                          |     38|
|1068  |            SEQ_COUNTER                                                                 |proc_sys_reset_v5_0_13_upcnt_n                                        |     13|
|1069  |      GND_1                                                                             |system_GND_1_0                                                        |      0|
|1070  |      axi_ad9144_jesd                                                                   |axi_ad9144_jesd_imp_1POUUDD                                           |   1976|
|1071  |        tx                                                                              |system_tx_0                                                           |    992|
|1072  |          inst                                                                          |jesd204_tx                                                            |    992|
|1073  |            \gen_lane[0].i_lane                                                         |jesd204_tx_lane                                                       |    133|
|1074  |              i_scrambler                                                               |jesd204_scrambler_24                                                  |     97|
|1075  |            \gen_lane[1].i_lane                                                         |jesd204_tx_lane_19                                                    |    133|
|1076  |              i_scrambler                                                               |jesd204_scrambler_23                                                  |     97|
|1077  |            \gen_lane[2].i_lane                                                         |jesd204_tx_lane_20                                                    |    133|
|1078  |              i_scrambler                                                               |jesd204_scrambler_22                                                  |     97|
|1079  |            \gen_lane[3].i_lane                                                         |jesd204_tx_lane_21                                                    |    133|
|1080  |              i_scrambler                                                               |jesd204_scrambler                                                     |     97|
|1081  |            i_eof_gen                                                                   |jesd204_eof_generator                                                 |      9|
|1082  |            i_lmfc                                                                      |jesd204_lmfc__xdcDup__1                                               |     53|
|1083  |            i_tx_ctrl                                                                   |jesd204_tx_ctrl                                                       |    398|
|1084  |              i_cdc_sync                                                                |sync_bits__parameterized1                                             |      2|
|1085  |        tx_axi                                                                          |system_tx_axi_0                                                       |    984|
|1086  |          inst                                                                          |axi_jesd204_tx                                                        |    984|
|1087  |            i_up_axi                                                                    |up_axi__parameterized1_18                                             |    355|
|1088  |            i_up_common                                                                 |jesd204_up_common                                                     |    234|
|1089  |              i_clock_mon                                                               |up_clock_mon__parameterized0__xdcDup__1                               |    110|
|1090  |            i_up_sysref                                                                 |jesd204_up_sysref__xdcDup__1                                          |     31|
|1091  |              i_cdc_sysref_event                                                        |sync_event__parameterized0__xdcDup__1                                 |     19|
|1092  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__1                                  |      3|
|1093  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__2                                  |      2|
|1094  |            i_up_tx                                                                     |jesd204_up_tx                                                         |    330|
|1095  |              i_cdc_manual_sync_request                                                 |sync_event__parameterized1                                            |     11|
|1096  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__3                                  |      4|
|1097  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__4                                  |      3|
|1098  |              i_cdc_status                                                              |sync_data                                                             |     15|
|1099  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__5                                  |      3|
|1100  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__6                                  |      2|
|1101  |              i_cdc_sync                                                                |sync_bits__parameterized1__xdcDup__1                                  |      2|
|1102  |      axi_ad9680_jesd                                                                   |axi_ad9680_jesd_imp_9H50XX                                            |   2954|
|1103  |        rx                                                                              |system_rx_0                                                           |   1645|
|1104  |          inst                                                                          |jesd204_rx                                                            |   1645|
|1105  |            \gen_lane[0].i_lane                                                         |jesd204_rx_lane                                                       |    271|
|1106  |              i_align_mux                                                               |align_mux_13                                                          |     89|
|1107  |              i_cgs                                                                     |jesd204_rx_cgs_14                                                     |     14|
|1108  |              i_descrambler                                                             |jesd204_scrambler__parameterized0_15                                  |     29|
|1109  |              i_elastic_buffer                                                          |elastic_buffer_16                                                     |     31|
|1110  |              i_ilas_monitor                                                            |jesd204_ilas_monitor_17                                               |     40|
|1111  |            \gen_lane[1].i_lane                                                         |jesd204_rx_lane_0                                                     |    268|
|1112  |              i_align_mux                                                               |align_mux_8                                                           |     86|
|1113  |              i_cgs                                                                     |jesd204_rx_cgs_9                                                      |     14|
|1114  |              i_descrambler                                                             |jesd204_scrambler__parameterized0_10                                  |     29|
|1115  |              i_elastic_buffer                                                          |elastic_buffer_11                                                     |     31|
|1116  |              i_ilas_monitor                                                            |jesd204_ilas_monitor_12                                               |     41|
|1117  |            \gen_lane[2].i_lane                                                         |jesd204_rx_lane_1                                                     |    269|
|1118  |              i_align_mux                                                               |align_mux_3                                                           |     87|
|1119  |              i_cgs                                                                     |jesd204_rx_cgs_4                                                      |     14|
|1120  |              i_descrambler                                                             |jesd204_scrambler__parameterized0_5                                   |     29|
|1121  |              i_elastic_buffer                                                          |elastic_buffer_6                                                      |     31|
|1122  |              i_ilas_monitor                                                            |jesd204_ilas_monitor_7                                                |     41|
|1123  |            \gen_lane[3].i_lane                                                         |jesd204_rx_lane_2                                                     |    269|
|1124  |              i_align_mux                                                               |align_mux                                                             |     86|
|1125  |              i_cgs                                                                     |jesd204_rx_cgs                                                        |     14|
|1126  |              i_descrambler                                                             |jesd204_scrambler__parameterized0                                     |     29|
|1127  |              i_elastic_buffer                                                          |elastic_buffer                                                        |     32|
|1128  |              i_ilas_monitor                                                            |jesd204_ilas_monitor                                                  |     41|
|1129  |            i_eof_gen                                                                   |jesd204_eof_generator__parameterized0                                 |     12|
|1130  |            i_input_pipeline_stage                                                      |pipeline_stage__parameterized2                                        |    360|
|1131  |            i_lane_latency_monitor                                                      |jesd204_lane_latency_monitor                                          |     71|
|1132  |            i_lmfc                                                                      |jesd204_lmfc                                                          |     58|
|1133  |            i_output_pipeline_stage                                                     |pipeline_stage__parameterized3                                        |      1|
|1134  |            i_rx_ctrl                                                                   |jesd204_rx_ctrl                                                       |     62|
|1135  |        rx_axi                                                                          |system_rx_axi_0                                                       |   1309|
|1136  |          inst                                                                          |axi_jesd204_rx                                                        |   1309|
|1137  |            i_up_axi                                                                    |up_axi__parameterized1                                                |    462|
|1138  |            i_up_common                                                                 |jesd204_up_common__parameterized0                                     |    230|
|1139  |              i_clock_mon                                                               |up_clock_mon__parameterized0                                          |    110|
|1140  |            i_up_rx                                                                     |jesd204_up_rx                                                         |    549|
|1141  |              \gen_lane[0].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__1                                         |     58|
|1142  |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__2                                  |      2|
|1143  |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__1                                        |     42|
|1144  |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__7                                  |      2|
|1145  |              \gen_lane[1].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__2                                         |     58|
|1146  |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__3                                  |      2|
|1147  |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__2                                        |     42|
|1148  |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__8                                  |      2|
|1149  |              \gen_lane[2].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__3                                         |     58|
|1150  |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__4                                  |      2|
|1151  |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__3                                        |     42|
|1152  |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__9                                  |      2|
|1153  |              \gen_lane[3].i_up_rx_lane                                                 |jesd204_up_rx_lane                                                    |     60|
|1154  |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__5                                  |      2|
|1155  |                i_ilas_mem                                                              |jesd204_up_ilas_mem                                                   |     44|
|1156  |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__10                                 |      2|
|1157  |              i_cdc_cfg                                                                 |sync_data__parameterized1                                             |     17|
|1158  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__11                                 |      3|
|1159  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__12                                 |      3|
|1160  |              i_cdc_status                                                              |sync_data__parameterized0                                             |    285|
|1161  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__13                                 |      3|
|1162  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__14                                 |      3|
|1163  |            i_up_sysref                                                                 |jesd204_up_sysref                                                     |     33|
|1164  |              i_cdc_sysref_event                                                        |sync_event__parameterized0                                            |     21|
|1165  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__15                                 |      3|
|1166  |                i_sync_out                                                              |sync_bits__parameterized2                                             |      2|
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:42 ; elapsed = 00:08:51 . Memory (MB): peak = 2101.273 ; gain = 1753.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1316 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:49 ; elapsed = 00:08:01 . Memory (MB): peak = 2101.273 ; gain = 947.824
Synthesis Optimization Complete : Time (s): cpu = 00:08:42 ; elapsed = 00:08:52 . Memory (MB): peak = 2101.273 ; gain = 1753.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 64 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2101.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 732 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 50 instances
  DSP48E => DSP48E1: 25 instances
  FDR => FDRE: 43 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 470 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
6819 Infos, 4239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:15 ; elapsed = 00:09:26 . Memory (MB): peak = 2101.273 ; gain = 1753.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2101.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2101.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 17:46:25 2020...
[Mon Aug 31 17:46:30 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:09:56 . Memory (MB): peak = 1150.773 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 7137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.957 ; gain = 618.582
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2420.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 609 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 470 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2420.957 ; gain = 1270.184
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2583.000 ; gain = 162.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2583.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2595.434 ; gain = 12.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2637.215 ; gain = 0.000
[Mon Aug 31 17:47:55 2020] Launched impl_1...
Run output will be captured here: C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2641.305 ; gain = 58.305
[Mon Aug 31 17:47:55 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 245.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1850.980 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1850.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1850.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 608 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 470 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1850.980 ; gain = 1605.801
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1850.980 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 144f6a97b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1850.980 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b3c1a318

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1177 cells and removed 6967 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 39 load pin(s).
Phase 2 Constant propagation | Checksum: 101c1350c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5237 cells and removed 6450 cells
INFO: [Opt 31-1021] In phase Constant propagation, 248 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1384f0b10

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3687 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: d504a212

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dc68eafa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 130f16f6a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1177  |            6967  |                                             98  |
|  Constant propagation         |            5237  |            6450  |                                            248  |
|  Sweep                        |               1  |            3687  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1899.559 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bb085a2f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.559 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.201 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 283 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 143 newly gated: 159 Total Ports: 566
Ending PowerOpt Patch Enables Task | Checksum: 19a81e0b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2995.320 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19a81e0b9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 2995.320 ; gain = 1095.762

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 136aed294

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2995.320 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 136aed294

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2995.320 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2995.320 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 136aed294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2995.320 ; gain = 1144.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2995.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2995.320 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[10] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[5]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[6]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[7]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[5] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[6] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[7] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[8] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[9] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 29 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75d594e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2995.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y274
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y4
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f3740f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6dd769a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6dd769a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d6dd769a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fac6bec9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3. Replicated 10 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2995.320 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           16  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           16  |              0  |                     2  |           0  |           2  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9c6562ea

Time (s): cpu = 00:02:54 ; elapsed = 00:02:07 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1abc1675c

Time (s): cpu = 00:02:59 ; elapsed = 00:02:11 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abc1675c

Time (s): cpu = 00:03:00 ; elapsed = 00:02:11 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e5c6b9e

Time (s): cpu = 00:03:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a572bb1

Time (s): cpu = 00:03:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20d73455f

Time (s): cpu = 00:03:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 171b3188c

Time (s): cpu = 00:03:43 ; elapsed = 00:02:40 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12e9853f6

Time (s): cpu = 00:04:05 ; elapsed = 00:03:01 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b97bf5c7

Time (s): cpu = 00:04:09 ; elapsed = 00:03:05 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ab84a5a9

Time (s): cpu = 00:04:10 ; elapsed = 00:03:06 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ab84a5a9

Time (s): cpu = 00:04:10 ; elapsed = 00:03:06 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 224fb5fac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 224fb5fac

Time (s): cpu = 00:04:40 ; elapsed = 00:03:26 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1de506114

Time (s): cpu = 00:05:23 ; elapsed = 00:03:58 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1de506114

Time (s): cpu = 00:05:24 ; elapsed = 00:03:59 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de506114

Time (s): cpu = 00:05:25 ; elapsed = 00:04:00 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1de506114

Time (s): cpu = 00:05:25 ; elapsed = 00:04:00 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13c322bfa

Time (s): cpu = 00:05:26 ; elapsed = 00:04:01 . Memory (MB): peak = 2995.320 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13c322bfa

Time (s): cpu = 00:05:26 ; elapsed = 00:04:01 . Memory (MB): peak = 2995.320 ; gain = 0.000
Ending Placer Task | Checksum: 519f3683

Time (s): cpu = 00:05:26 ; elapsed = 00:04:01 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:34 ; elapsed = 00:04:08 . Memory (MB): peak = 2995.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2995.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2995.320 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y274
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y4
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1bc7ff75 ConstDB: 0 ShapeSum: 35d7370e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
Phase 1 Build RT Design | Checksum: 107ee5c0e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:14 . Memory (MB): peak = 2995.320 ; gain = 0.000
Post Restoration Checksum: NetGraph: c65caea8 NumContArr: 4191ad66 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107ee5c0e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 107ee5c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2995.320 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 107ee5c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 2995.320 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19b202c6d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2995.320 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=-0.474 | THS=-3772.035|

Phase 2 Router Initialization | Checksum: 16bebfda8

Time (s): cpu = 00:02:35 ; elapsed = 00:01:52 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1502b4b6a

Time (s): cpu = 00:04:24 ; elapsed = 00:02:53 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5420
 Number of Nodes with overlaps = 491
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1900e21e3

Time (s): cpu = 00:05:28 ; elapsed = 00:03:38 . Memory (MB): peak = 3110.465 ; gain = 115.145
Phase 4 Rip-up And Reroute | Checksum: 1900e21e3

Time (s): cpu = 00:05:28 ; elapsed = 00:03:38 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1900e21e3

Time (s): cpu = 00:05:28 ; elapsed = 00:03:39 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1900e21e3

Time (s): cpu = 00:05:29 ; elapsed = 00:03:39 . Memory (MB): peak = 3110.465 ; gain = 115.145
Phase 5 Delay and Skew Optimization | Checksum: 1900e21e3

Time (s): cpu = 00:05:29 ; elapsed = 00:03:39 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0de4da9

Time (s): cpu = 00:05:34 ; elapsed = 00:03:42 . Memory (MB): peak = 3110.465 ; gain = 115.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23bba3372

Time (s): cpu = 00:05:35 ; elapsed = 00:03:43 . Memory (MB): peak = 3110.465 ; gain = 115.145
Phase 6 Post Hold Fix | Checksum: 23bba3372

Time (s): cpu = 00:05:35 ; elapsed = 00:03:43 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.3581 %
  Global Horizontal Routing Utilization  = 7.60987 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22f60c687

Time (s): cpu = 00:05:35 ; elapsed = 00:03:43 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22f60c687

Time (s): cpu = 00:05:36 ; elapsed = 00:03:44 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTSOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 22a00bbb6

Time (s): cpu = 00:05:42 ; elapsed = 00:03:51 . Memory (MB): peak = 3110.465 ; gain = 115.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22a00bbb6

Time (s): cpu = 00:05:43 ; elapsed = 00:03:52 . Memory (MB): peak = 3110.465 ; gain = 115.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:43 ; elapsed = 00:03:52 . Memory (MB): peak = 3110.465 ; gain = 115.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 421 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:54 ; elapsed = 00:03:59 . Memory (MB): peak = 3110.465 ; gain = 115.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3110.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3110.465 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3110.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3110.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3110.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [DRC 23-133] Running Methodology with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3303.453 ; gain = 192.988
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 812 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3391.152 ; gain = 87.699
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.996 ; gain = 5.473
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out on the i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[10] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[5]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[6]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[7]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[5] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[6] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[7] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[8] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[9] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 31 Warnings, 29 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 41385728 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 973 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:00 ; elapsed = 00:01:24 . Memory (MB): peak = 4075.094 ; gain = 630.098
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 18:01:54 2020...
[Mon Aug 31 18:01:58 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:14:03 . Memory (MB): peak = 2641.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6951 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3366.910 ; gain = 112.063
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3366.910 ; gain = 112.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3366.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 600 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 19 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 470 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3366.910 ; gain = 725.605
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3553.816 ; gain = 186.906
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 18:02:47 2020...
