{"vcs1":{"timestamp_begin":1748580498.681515202, "rt":0.77, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1748580499.526510381, "rt":0.38, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1748580499.959832019, "rt":0.28, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748580498.154292951}
{"VCS_COMP_START_TIME": 1748580498.154292951}
{"VCS_COMP_END_TIME": 1748580500.838806779}
{"VCS_USER_OPTIONS": "-Mupdate tb_sin_corregir.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o results_sin_error -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
