{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581817933903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581817933908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 20:52:13 2020 " "Processing started: Sat Feb 15 20:52:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581817933908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817933908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon -c cinnabon " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817933908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581817935082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581817935082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file ramwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwriter " "Found entity 1: ramwriter" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/cinnabon_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/cinnabon_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys " "Found entity 1: cinnabon_qsys" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_irq_mapper " "Found entity 1: cinnabon_qsys_irq_mapper" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1 " "Found entity 1: cinnabon_qsys_mm_interconnect_1" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943090 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943098 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943098 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943098 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943098 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943114 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943118 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_1_router_001 " "Found entity 2: cinnabon_qsys_mm_interconnect_1_router_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_1_router_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943119 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_1_router " "Found entity 2: cinnabon_qsys_mm_interconnect_1_router" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943154 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_007 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_007" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943156 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_006 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_006" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943158 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_005 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_005" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943159 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_003 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943161 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_002 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943162 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_001 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943164 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_cinnabon_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_cinnabon_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_cinnabon_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "5 cinnabon_qsys_sgdma_chain " "Found entity 5: cinnabon_qsys_sgdma_chain" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "6 cinnabon_qsys_sgdma_command_grabber " "Found entity 6: cinnabon_qsys_sgdma_command_grabber" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "7 cinnabon_qsys_sgdma_m_read " "Found entity 7: cinnabon_qsys_sgdma_m_read" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "8 cinnabon_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: cinnabon_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "9 cinnabon_qsys_sgdma_m_readfifo " "Found entity 9: cinnabon_qsys_sgdma_m_readfifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_cinnabon_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "14 cinnabon_qsys_sgdma_m_write " "Found entity 14: cinnabon_qsys_sgdma_m_write" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "15 cinnabon_qsys_sgdma_command_fifo " "Found entity 15: cinnabon_qsys_sgdma_command_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "16 cinnabon_qsys_sgdma_desc_address_fifo " "Found entity 16: cinnabon_qsys_sgdma_desc_address_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "17 cinnabon_qsys_sgdma_status_token_fifo " "Found entity 17: cinnabon_qsys_sgdma_status_token_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "18 cinnabon_qsys_sgdma_stream_fifo " "Found entity 18: cinnabon_qsys_sgdma_stream_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""} { "Info" "ISGN_ENTITY_NAME" "19 cinnabon_qsys_sgdma " "Found entity 19: cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pio_0 " "Found entity 1: cinnabon_qsys_pio_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pcie_ip " "Found entity 1: cinnabon_qsys_pcie_ip" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581817943181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943182 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1581817943182 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1581817943183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8 " "Found entity 1: cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943224 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_pcie_ip_altgx_internal " "Found entity 2: cinnabon_qsys_pcie_ip_altgx_internal" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943231 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943231 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943231 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581817943274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_onchip_memory " "Found entity 1: cinnabon_qsys_onchip_memory" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "cinnabon_qsys/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "cinnabon_qsys/synthesis/submodules/asj_dxx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817943951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817943951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "cinnabon_qsys/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "cinnabon_qsys/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "cinnabon_qsys/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_nco_ii_0 " "Found entity 1: cinnabon_qsys_nco_ii_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_nco_ii_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_altpll_0_dffpipe_l2c " "Found entity 1: cinnabon_qsys_altpll_0_dffpipe_l2c" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944163 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_altpll_0_stdsync_sv6 " "Found entity 2: cinnabon_qsys_altpll_0_stdsync_sv6" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944163 ""} { "Info" "ISGN_ENTITY_NAME" "3 cinnabon_qsys_altpll_0_altpll_ria2 " "Found entity 3: cinnabon_qsys_altpll_0_altpll_ria2" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944163 ""} { "Info" "ISGN_ENTITY_NAME" "4 cinnabon_qsys_altpll_0 " "Found entity 4: cinnabon_qsys_altpll_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_altpll_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581817944163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581817944163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581817944163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cinnabon_qsys_sgdma.v(1472) " "Verilog HDL or VHDL warning at cinnabon_qsys_sgdma.v(1472): conditional expression evaluates to a constant" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581817944218 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \".\", or \"(\" cinnabon.v(514) " "Verilog HDL syntax error at cinnabon.v(514) near text: \",\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 514 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1581817944416 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "cinnabon cinnabon.v(214) " "Verilog Module Declaration warning at cinnabon.v(214): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"cinnabon\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 214 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581817944416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cinnabon cinnabon.v(36) " "Ignored design unit \"cinnabon\" at cinnabon.v(36) due to previous errors" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1581817944450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon/cinnabon.map.smsg " "Generated suppressed messages file D:/cinnabon/cinnabon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817944525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581817945241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 15 20:52:25 2020 " "Processing ended: Sat Feb 15 20:52:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581817945241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581817945241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581817945241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817945241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581817945865 ""}
