

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 18:07:42 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   13|   13|         8|          3|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     75|       0|   1401|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    228|
|Register         |        0|      -|    1762|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     75|    1762|   1661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     34|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_357_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_363_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_0_1_fu_481_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_0_2_fu_487_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_1_1_fu_537_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_1_fu_532_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_1_fu_589_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_2_fu_542_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_fu_584_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_0_1_fu_514_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_0_2_fu_551_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_1_fu_556_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_1_fu_561_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_2_fu_603_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_fu_598_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_fu_508_p2      |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_0_1_fu_570_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_0_2_fu_526_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_2_fu_580_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_fu_575_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_1_fu_617_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_2_fu_622_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_fu_612_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_fu_520_p2      |     *    |      3|  0|  20|          32|          32|
    |tmp_s_fu_475_p2        |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_375_p2          |     +    |      0|  0|  10|           2|           1|
    |output_r_d1            |     +    |      0|  0|  32|          32|          32|
    |sum_2_0_2_2_fu_734_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_2_2_fu_754_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_608_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp11_fu_667_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_654_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_662_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_658_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_750_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_627_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_631_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp18_fu_686_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_673_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_730_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp20_fu_681_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_677_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_547_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_594_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_648_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_635_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_643_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_639_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_740_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_566_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_4_0_2_fu_451_p2    |     +    |      0|  0|  12|           3|           2|
    |tmp_8_fu_719_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_759_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_7_fu_708_p2        |     -    |      0|  0|  15|           5|           5|
    |ap_condition_103       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_125       |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_369_p2    |   icmp   |      0|  0|   8|           2|           2|
    |tmp_12_fu_437_p2       |    or    |      0|  0|   3|           3|           1|
    |tmp_16_fu_493_p2       |    or    |      0|  0|   4|           4|           1|
    |tmp_4_fu_400_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     75|  0|1401|        1603|        1588|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_324_p4  |   9|          2|    2|          4|
    |grp_fu_357_p1               |  15|          3|   32|         96|
    |grp_fu_363_p1               |  15|          3|   32|         96|
    |i_reg_320                   |   9|          2|    2|          4|
    |input_0_address0            |  21|          4|    4|         16|
    |input_0_address1            |  21|          4|    4|         16|
    |input_1_address0            |  21|          4|    4|         16|
    |input_1_address1            |  21|          4|    4|         16|
    |input_2_address0            |  15|          3|    3|          9|
    |output_r_address0           |  15|          3|    4|         12|
    |output_r_d0                 |  15|          3|   32|         96|
    |reg_344                     |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 228|         45|  157|        453|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |exitcond3_reg_769        |   1|   0|    1|          0|
    |i_1_reg_773              |   2|   0|    2|          0|
    |i_reg_320                |   2|   0|    2|          0|
    |i_reg_320_pp0_iter1_reg  |   2|   0|    2|          0|
    |input_2_load_1_reg_863   |  32|   0|   32|          0|
    |kernel_0_1_read_reg_873  |  32|   0|   32|          0|
    |kernel_0_2_read_reg_883  |  32|   0|   32|          0|
    |kernel_1_0_read_reg_898  |  32|   0|   32|          0|
    |kernel_1_1_read_reg_905  |  32|   0|   32|          0|
    |kernel_1_2_read_reg_911  |  32|   0|   32|          0|
    |kernel_2_0_read_reg_937  |  32|   0|   32|          0|
    |kernel_2_1_read_reg_944  |  32|   0|   32|          0|
    |kernel_2_2_read_reg_951  |  32|   0|   32|          0|
    |reg_332                  |  32|   0|   32|          0|
    |reg_336                  |  32|   0|   32|          0|
    |reg_340                  |  32|   0|   32|          0|
    |reg_344                  |  32|   0|   32|          0|
    |reg_349                  |  32|   0|   32|          0|
    |reg_353                  |  32|   0|   32|          0|
    |sum_2_2_2_2_reg_1123     |  32|   0|   32|          0|
    |tmp10_reg_1068           |  32|   0|   32|          0|
    |tmp11_reg_1108           |  32|   0|   32|          0|
    |tmp16_reg_1093           |  32|   0|   32|          0|
    |tmp17_reg_1098           |  32|   0|   32|          0|
    |tmp18_reg_1113           |  32|   0|   32|          0|
    |tmp2_reg_998             |  32|   0|   32|          0|
    |tmp3_reg_1048            |  32|   0|   32|          0|
    |tmp4_reg_1103            |  32|   0|   32|          0|
    |tmp9_reg_1018            |  32|   0|   32|          0|
    |tmp_10_reg_803           |   2|   0|    3|          1|
    |tmp_11_reg_808           |   2|   0|   64|         62|
    |tmp_13_reg_833           |   2|   0|   64|         62|
    |tmp_14_reg_843           |   3|   0|    4|          1|
    |tmp_15_reg_848           |   3|   0|   64|         61|
    |tmp_1_0_0_1_reg_878      |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_888      |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_988      |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_917      |  32|   0|   32|          0|
    |tmp_1_0_1_reg_983        |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1043     |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_993      |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1038       |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_963      |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1003     |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_968      |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1053     |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1008       |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1013     |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1063     |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1058       |  32|   0|   32|          0|
    |tmp_1_1_reg_958          |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1023     |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_978      |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1073     |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_1033     |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1028       |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1083     |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_1088     |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1078       |  32|   0|   32|          0|
    |tmp_1_2_reg_973          |  32|   0|   32|          0|
    |tmp_5_reg_783            |   2|   0|   64|         62|
    |tmp_7_reg_1118           |   5|   0|    5|          0|
    |tmp_s_reg_868            |  32|   0|   32|          0|
    |exitcond3_reg_769        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1762|  32| 1948|        249|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution2D | return value |
|input_0_address0   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0    |     array    |
|input_0_address1   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0    |     array    |
|input_1_address0   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1    |     array    |
|input_1_address1   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1    |     array    |
|input_2_address0   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2    |     array    |
|input_2_address1   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2    |     array    |
|kernel_0_0         |  in |   32|   ap_none  |   kernel_0_0  |    pointer   |
|kernel_0_1         |  in |   32|   ap_none  |   kernel_0_1  |    pointer   |
|kernel_0_2         |  in |   32|   ap_none  |   kernel_0_2  |    pointer   |
|kernel_1_0         |  in |   32|   ap_none  |   kernel_1_0  |    pointer   |
|kernel_1_1         |  in |   32|   ap_none  |   kernel_1_1  |    pointer   |
|kernel_1_2         |  in |   32|   ap_none  |   kernel_1_2  |    pointer   |
|kernel_2_0         |  in |   32|   ap_none  |   kernel_2_0  |    pointer   |
|kernel_2_1         |  in |   32|   ap_none  |   kernel_2_1  |    pointer   |
|kernel_2_2         |  in |   32|   ap_none  |   kernel_2_2  |    pointer   |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_address1  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d1        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

