
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087537                       # Number of seconds simulated
sim_ticks                                 87537176000                       # Number of ticks simulated
final_tick                                87537176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252440                       # Simulator instruction rate (inst/s)
host_op_rate                                   277215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28554769                       # Simulator tick rate (ticks/s)
host_mem_usage                                 725648                       # Number of bytes of host memory used
host_seconds                                  3065.59                       # Real time elapsed on the host
sim_insts                                   773877172                       # Number of instructions simulated
sim_ops                                     849828475                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            72640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            79424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            44736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst              704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            36096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            39168                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             4672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            46144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            25600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             2432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            40128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst            55808                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            35136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               487104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        72640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         4672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst        55808                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          140672                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       120704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            120704                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              1135                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               699                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               564                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data               612                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                73                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data               721                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data               400                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                38                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data               627                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst               872                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               549                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7611                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1886                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1886                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              829819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              907317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               23396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              511051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst                8042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              412351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               15353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              447444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               53372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data              527136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               11698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data              292447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               27782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data              458411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              637535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              401384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5564539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         829819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          23396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst           8042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          15353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          53372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          11698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          27782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         637535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1606997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1378888                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1378888                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1378888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             829819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             907317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              23396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             511051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst               8042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             412351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              15353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             447444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              53372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data             527136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              11698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data             292447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              27782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data             458411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             637535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             401384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6943427                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18494200                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11336086                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           433880                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10048528                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8713334                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.712541                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2303298                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40138                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         567072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            562780                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4292                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9422                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              255262                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        87537177                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          18589288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     103753889                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18494200                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11579412                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68469970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 875205                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 14366338                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                77121                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          87497038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.340531                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878417                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23932522     27.35%     27.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9836532     11.24%     38.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                53727984     61.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            87497038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.211273                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.185255                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                16299248                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11581465                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47299849                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11911781                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                404695                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4932428                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33164                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             114830720                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                57282                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                404695                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                18894286                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1344420                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        561998                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56583305                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9708334                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             114213101                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7395513                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 48646                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2524                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          143464225                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            527663518                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       145883150                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            124194145                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                19270080                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20314                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8905                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10418316                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14722364                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9321248                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4389257                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1675929                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 113002590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              17879                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102451299                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1462442                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       12396178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     50073744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           703                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     87497038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.170912                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.548320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            6954001      7.95%      7.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           58634775     67.01%     74.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21908262     25.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       87497038                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               61308334     94.17%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2444097      3.75%     97.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1353550      2.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78873565     76.99%     76.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523850      0.51%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14231477     13.89%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8811083      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102451299                       # Type of FU issued
system.cpu0.iq.rate                          1.170375                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   65105981                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.635482                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         358968027                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        125418340                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    102078572                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             167557264                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1895683                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1125266                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1735                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       664158                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       150360                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                404695                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1318608                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                20120                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          113020504                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            80480                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14722364                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9321248                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              8834                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    31                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  409                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1735                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        215748                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       209021                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              424769                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102313213                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14184791                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           138086                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           35                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22969313                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15964050                       # Number of branches executed
system.cpu0.iew.exec_stores                   8784522                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.168797                       # Inst execution rate
system.cpu0.iew.wb_sent                     102104176                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    102078588                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 73633239                       # num instructions producing a value
system.cpu0.iew.wb_consumers                169995651                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.166117                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.433148                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       12396304                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           400973                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     85776301                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.173101                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.033500                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     11184127     13.04%     13.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61226494     71.38%     84.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8058277      9.39%     93.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2451463      2.86%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1038931      1.21%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       272738      0.32%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       532731      0.62%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       881266      1.03%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       130274      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     85776301                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            89055553                       # Number of instructions committed
system.cpu0.commit.committedOps             100624291                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22254188                       # Number of memory references committed
system.cpu0.commit.loads                     13597098                       # Number of loads committed
system.cpu0.commit.membars                       8934                       # Number of memory barriers committed
system.cpu0.commit.branches                  15816786                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90959011                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565486                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77853647     77.37%     77.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13597098     13.51%     91.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8657074      8.60%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100624291                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               130274                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   198638354                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227762382                       # The number of ROB writes
system.cpu0.timesIdled                           3376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   89055553                       # Number of Instructions Simulated
system.cpu0.committedOps                    100624291                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.982950                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.982950                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.017345                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.017345                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               120199898                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70951757                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                352049166                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53333888                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22800545                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13259                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             9245                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          240.253737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20179392                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9500                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2124.146526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      11921324500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   240.253737                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.938491                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938491                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80795528                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80795528                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11675673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11675673                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8491803                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8491803                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5838                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5838                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4900                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4900                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20167476                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20167476                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20167476                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20167476                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6439                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10181                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          383                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          383                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          919                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          919                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16620                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16620                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16620                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16620                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    142643000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    142643000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    262847908                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    262847908                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      3037000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3037000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      8337000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8337000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       489000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       489000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    405490908                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    405490908                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    405490908                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    405490908                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11682112                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11682112                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8501984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8501984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5819                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5819                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20184096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20184096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20184096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20184096                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000551                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001197                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.061566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.061566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.157931                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.157931                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000823                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000823                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000823                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000823                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22152.974064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22152.974064                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 25817.494156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25817.494156                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  7929.503916                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7929.503916                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  9071.817193                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9071.817193                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24397.768231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24397.768231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24397.768231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24397.768231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1675                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              185                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.054054                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7529                       # number of writebacks
system.cpu0.dcache.writebacks::total             7529                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3038                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2797                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           68                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         5835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         5835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7384                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7384                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          315                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          315                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          919                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          919                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        10785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        10785                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10785                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     59403500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     59403500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    135731945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    135731945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      1824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      6584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    195135445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    195135445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    195135445                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    195135445                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.050635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.050635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.157931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.157931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 17466.480447                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17466.480447                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 18381.899377                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18381.899377                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  5792.063492                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5792.063492                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7164.309032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7164.309032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18093.226240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18093.226240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18093.226240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18093.226240                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           304173                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.968024                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14059870                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           304429                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            46.184398                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         43061500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.968024                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         57769781                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        57769781                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     14059870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14059870                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     14059870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14059870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     14059870                       # number of overall hits
system.cpu0.icache.overall_hits::total       14059870                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       306468                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       306468                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       306468                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        306468                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       306468                       # number of overall misses
system.cpu0.icache.overall_misses::total       306468                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4771595000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4771595000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4771595000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4771595000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4771595000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4771595000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14366338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14366338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14366338                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14366338                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14366338                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14366338                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.021332                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.021332                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.021332                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.021332                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.021332                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.021332                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15569.635329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15569.635329                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15569.635329                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15569.635329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15569.635329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15569.635329                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       304173                       # number of writebacks
system.cpu0.icache.writebacks::total           304173                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2039                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2039                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2039                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2039                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2039                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2039                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       304429                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       304429                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       304429                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       304429                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       304429                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       304429                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4138772000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4138772000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4138772000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4138772000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4138772000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4138772000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.021190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.021190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.021190                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.021190                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.021190                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.021190                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13595.196253                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13595.196253                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13595.196253                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13595.196253                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13595.196253                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13595.196253                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14675538                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8415282                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           357901                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8038621                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6943267                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.373857                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2036449                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38945                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         453634                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            450000                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            3634                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2985                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        69746060                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          12999569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      84533079                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14675538                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9429716                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56373227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 722637                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3802                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11786970                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                66675                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          69737917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.370918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                17693728     25.37%     25.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8483398     12.16%     37.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43560791     62.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69737917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210414                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.212012                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10840489                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10560760                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36783327                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11219730                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                333611                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4359916                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                27930                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93525889                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                47665                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                333611                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                13222448                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1133578                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        371463                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45603899                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9072918                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              93015746                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6929274                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 49925                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1067                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118989200                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            433070307                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       121103178                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102393953                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                16595241                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13771                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8257                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9758079                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11418218                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6955523                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4202355                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1610177                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  92007577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16633                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83069531                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1229813                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10453965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     42779757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           633                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     69737917                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.191167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.518608                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3986618      5.72%      5.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48433067     69.45%     75.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17318232     24.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69737917                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51602740     95.11%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1963742      3.62%     98.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               690818      1.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65000071     78.25%     78.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483978      0.58%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11057072     13.31%     92.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6523004      7.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83069531                       # Type of FU issued
system.cpu1.iq.rate                          1.191028                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54257300                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.653155                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291364091                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        102479449                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82797850                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137326831                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1727341                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       833773                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1279                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       567097                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       111525                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          943                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                333611                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1113123                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                14613                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           92024278                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            69035                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11418218                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6955523                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              8174                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    35                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  536                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1279                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        174875                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176019                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              350894                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82969063                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11023452                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           100467                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           68                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17531739                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12635152                       # Number of branches executed
system.cpu1.iew.exec_stores                   6508287                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.189588                       # Inst execution rate
system.cpu1.iew.wb_sent                      82812633                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82797850                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 62158066                       # num instructions producing a value
system.cpu1.iew.wb_consumers                149083684                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.187133                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.416934                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10454074                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          16000                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           330194                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     68292613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.194423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7370997     10.79%     10.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50634303     74.14%     84.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6181981      9.05%     93.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1790291      2.62%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       784120      1.15%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       137108      0.20%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       461224      0.68%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       848969      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        83620      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68292613                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72187006                       # Number of instructions committed
system.cpu1.commit.committedOps              81570245                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16972871                       # Number of memory references committed
system.cpu1.commit.loads                     10584445                       # Number of loads committed
system.cpu1.commit.membars                       8223                       # Number of memory barriers committed
system.cpu1.commit.branches                  12511360                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74578067                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318614                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64126234     78.61%     78.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10584445     12.98%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6388426      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81570245                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                83620                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160204524                       # The number of ROB reads
system.cpu1.rob.rob_writes                  185494022                       # The number of ROB writes
system.cpu1.timesIdled                           2485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           8143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17791116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72187006                       # Number of Instructions Simulated
system.cpu1.committedOps                     81570245                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.966186                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.966186                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.034998                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.034998                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98555066                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59450043                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284966886                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43010210                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17219244                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13870                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             1947                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          164.875828                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15214871                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2190                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          6947.429680                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   164.875828                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.644046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.644046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60917855                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60917855                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8829231                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8829231                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6372783                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6372783                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5303                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3271                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3271                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15202014                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15202014                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15202014                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15202014                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6377                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         7982                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7982                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          457                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          457                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1971                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1971                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        14359                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14359                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        14359                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14359                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     72588000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     72588000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    132936804                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    132936804                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      3350000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3350000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     15820000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15820000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       392000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       392000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    205524804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    205524804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    205524804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    205524804                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8835608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8835608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6380765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6380765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15216373                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15216373                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15216373                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15216373                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000722                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001251                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001251                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.079340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.079340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.376002                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.376002                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000944                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000944                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000944                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11382.781872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11382.781872                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16654.573290                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16654.573290                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7330.415755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7330.415755                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8026.382547                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8026.382547                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14313.309005                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 14313.309005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14313.309005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14313.309005                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3522                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              587                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1098                       # number of writebacks
system.cpu1.dcache.writebacks::total             1098                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1152                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1152                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         3346                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3346                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         4498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         4498                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4498                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5225                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5225                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4636                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4636                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          343                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          343                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1971                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1971                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         9861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         9861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         9861                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         9861                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     42920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     68575393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     68575393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     11937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       321000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       321000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    111495893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    111495893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    111495893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    111495893                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.059549                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.059549                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.376002                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.376002                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000648                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8214.449761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8214.449761                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14791.931191                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14791.931191                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5599.125364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5599.125364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6056.316591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6056.316591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11306.753169                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11306.753169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11306.753169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11306.753169                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            72269                       # number of replacements
system.cpu1.icache.tags.tagsinuse          203.355370                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11713239                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72525                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           161.506225                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      31373711500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   203.355370                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.794357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.794357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47220410                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47220410                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11713239                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11713239                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11713239                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11713239                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11713239                       # number of overall hits
system.cpu1.icache.overall_hits::total       11713239                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        73731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73731                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        73731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73731                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        73731                       # number of overall misses
system.cpu1.icache.overall_misses::total        73731                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1234167000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1234167000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1234167000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1234167000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1234167000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1234167000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11786970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11786970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11786970                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11786970                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11786970                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11786970                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006255                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006255                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16738.780160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16738.780160                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16738.780160                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16738.780160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16738.780160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16738.780160                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        72269                       # number of writebacks
system.cpu1.icache.writebacks::total            72269                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1201                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1201                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1201                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1201                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        72530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72530                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        72530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        72530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72530                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1079214000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1079214000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1079214000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1079214000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1079214000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1079214000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006153                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006153                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006153                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006153                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006153                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006153                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14879.553288                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14879.553288                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14879.553288                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14879.553288                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14879.553288                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14879.553288                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14673193                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8398176                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           361132                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8067189                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6947933                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.125824                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2041434                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             38874                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         454897                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            451167                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            3730                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2869                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        69745734                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          13025720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      84585848                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14673193                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9440534                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56343799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 728127                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         5162                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11818597                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                67710                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          69738745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.371995                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.860110                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                17649985     25.31%     25.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8496297     12.18%     37.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43592463     62.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69738745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.210381                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.212775                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                10858917                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10464557                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36961833                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11116895                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                336543                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4372949                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27737                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              93630626                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                47172                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                336543                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                13224813                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1142201                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        346543                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45696113                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8992532                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              93114774                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6867610                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 50142                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   948                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          119045457                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            433550753                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       121272939                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102331872                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16713581                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             12813                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7243                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9664906                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11430549                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6964135                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4203564                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1605869                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  92101912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              15255                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83080154                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1241127                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10547816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     43183277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     69738745                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.191306                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.518666                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            3985800      5.72%      5.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48425736     69.44%     75.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17327209     24.85%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69738745                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51581035     95.14%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1954444      3.60%     98.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               681495      1.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             65002651     78.24%     78.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483571      0.58%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11059200     13.31%     92.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6529326      7.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83080154                       # Type of FU issued
system.cpu2.iq.rate                          1.191186                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54216974                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.652586                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291357153                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        102666259                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82809227                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             137297128                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1729645                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       839181                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          292                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1281                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       574262                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       110330                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                336543                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1123133                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                13337                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           92117233                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            69719                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11430549                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6964135                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7207                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  349                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1281                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        177841                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       176691                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              354532                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82979159                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11025257                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           100994                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           66                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17539688                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12623644                       # Number of branches executed
system.cpu2.iew.exec_stores                   6514431                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.189738                       # Inst execution rate
system.cpu2.iew.wb_sent                      82823036                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82809227                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 62145199                       # num instructions producing a value
system.cpu2.iew.wb_consumers                149021339                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.187302                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417022                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10547840                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          14915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           333612                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     68280148                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.194628                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.037646                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7358940     10.78%     10.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50627000     74.15%     84.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6189771      9.07%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1790207      2.62%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       789198      1.16%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       131226      0.19%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       460645      0.67%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       849892      1.24%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        83269      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68280148                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72178575                       # Number of instructions committed
system.cpu2.commit.committedOps              81569351                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16981241                       # Number of memory references committed
system.cpu2.commit.loads                     10591368                       # Number of loads committed
system.cpu2.commit.membars                       7871                       # Number of memory barriers committed
system.cpu2.commit.branches                  12499835                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74599508                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323448                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64117013     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10591368     12.98%     92.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6389873      7.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81569351                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                83269                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160291717                       # The number of ROB reads
system.cpu2.rob.rob_writes                  185693091                       # The number of ROB writes
system.cpu2.timesIdled                           2348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           6989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    17791442                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72178575                       # Number of Instructions Simulated
system.cpu2.committedOps                     81569351                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.966294                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.966294                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.034882                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.034882                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98573998                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59494441                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                285015856                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42915106                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17217847                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 11635                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1661                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          181.136827                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15224126                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1908                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          7979.101677                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      32655513500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   181.136827                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.707566                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.707566                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         60923620                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        60923620                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8834112                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8834112                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6380606                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6380606                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5039                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5039                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4356                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4356                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15214718                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15214718                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15214718                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15214718                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         2929                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2929                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1937                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          363                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          363                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          729                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4866                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4866                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4866                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4866                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     45195000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     45195000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     70407405                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     70407405                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      2639000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2639000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      5763000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      5763000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       475000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       475000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    115602405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    115602405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    115602405                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    115602405                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8837041                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8837041                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6382543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6382543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5085                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5085                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15219584                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15219584                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15219584                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15219584                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000331                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000303                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000303                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.067197                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.067197                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.143363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.143363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000320                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000320                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15430.180949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15430.180949                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 36348.686113                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36348.686113                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7269.972452                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7269.972452                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7905.349794                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7905.349794                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23757.173243                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23757.173243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23757.173243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23757.173243                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2288                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              177                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.926554                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu2.dcache.writebacks::total              882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          832                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          832                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          930                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          930                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           76                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           76                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         1762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         1762                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2097                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2097                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1007                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1007                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          287                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          287                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          729                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          729                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3104                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3104                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     25244000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     25244000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     37022442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     37022442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      1592500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1592500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      4388500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4388500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     62266442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     62266442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     62266442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     62266442                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000158                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.053128                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.053128                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.143363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.143363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000204                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000204                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12038.149738                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12038.149738                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36765.086395                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36765.086395                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5548.780488                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5548.780488                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  6019.890261                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6019.890261                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 20060.065077                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20060.065077                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20060.065077                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20060.065077                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            72173                       # number of replacements
system.cpu2.icache.tags.tagsinuse          203.339034                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11745008                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            72429                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.158914                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      31612187000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   203.339034                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.794293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.794293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47346817                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47346817                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11745008                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11745008                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11745008                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11745008                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11745008                       # number of overall hits
system.cpu2.icache.overall_hits::total       11745008                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        73589                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        73589                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        73589                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         73589                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        73589                       # number of overall misses
system.cpu2.icache.overall_misses::total        73589                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1221186000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1221186000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1221186000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1221186000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1221186000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1221186000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11818597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11818597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11818597                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11818597                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11818597                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11818597                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006227                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006227                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006227                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006227                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006227                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006227                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16594.681270                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16594.681270                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16594.681270                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16594.681270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16594.681270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16594.681270                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        72173                       # number of writebacks
system.cpu2.icache.writebacks::total            72173                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1160                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1160                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1160                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1160                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        72429                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        72429                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        72429                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        72429                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        72429                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        72429                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1067002500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1067002500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1067002500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1067002500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1067002500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1067002500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006128                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006128                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006128                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006128                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006128                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006128                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14731.702771                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14731.702771                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14731.702771                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14731.702771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14731.702771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14731.702771                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14666477                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8371479                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           364038                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8067441                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6937912                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.998918                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2050152                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39293                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         456829                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            453120                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            3709                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2948                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        69745439                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          13086561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      84651641                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14666477                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9441184                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56280524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 734103                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         3533                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11853764                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                66840                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          69737672                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.373638                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.859371                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                17590856     25.22%     25.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8499285     12.19%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43647531     62.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69737672                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.210286                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.213723                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                10877863                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10385031                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37139972                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10995380                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                339426                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4384747                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                27850                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              93704965                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                47261                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                339426                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                13217275                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1160391                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        352945                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45778863                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8888772                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              93192927                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6790614                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 49039                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  1095                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          119036227                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            433984518                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       121418584                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102122708                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16913515                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12986                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7471                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9556645                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11440228                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6995005                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4205660                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1616493                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  92171700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15260                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83007844                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1252103                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10704096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     43890611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           511                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     69737672                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.190287                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.519833                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4049975      5.81%      5.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48367550     69.36%     75.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17320147     24.84%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69737672                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51479118     95.09%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1964320      3.63%     98.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               692332      1.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64928901     78.22%     78.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482929      0.58%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11050110     13.31%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6540498      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83007844                       # Type of FU issued
system.cpu3.iq.rate                          1.190154                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54135770                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.652177                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291141232                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        102892375                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82742389                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137143614                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1731198                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       856966                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1322                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       596281                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       104737                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                339426                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1139993                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                14383                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           92187016                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            69994                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11440228                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6995005                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7391                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  367                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1322                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        177188                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180303                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              357491                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82907840                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11016979                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           100003                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           56                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17542614                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12598979                       # Number of branches executed
system.cpu3.iew.exec_stores                   6525635                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.188721                       # Inst execution rate
system.cpu3.iew.wb_sent                      82756867                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82742389                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 62082724                       # num instructions producing a value
system.cpu3.iew.wb_consumers                148862377                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.186348                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417048                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10704145                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14749                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           336413                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     68259136                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.193728                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.038826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7422784     10.87%     10.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50554682     74.06%     84.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6172288      9.04%     93.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1794676      2.63%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       787792      1.15%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       131639      0.19%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       460753      0.68%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       850479      1.25%     99.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        84043      0.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     68259136                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72084385                       # Number of instructions committed
system.cpu3.commit.committedOps              81482864                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16981986                       # Number of memory references committed
system.cpu3.commit.loads                     10583262                       # Number of loads committed
system.cpu3.commit.membars                       7722                       # Number of memory barriers committed
system.cpu3.commit.branches                  12473141                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74547636                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2326982                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64029847     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10583262     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6398724      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81482864                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                84043                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160339177                       # The number of ROB reads
system.cpu3.rob.rob_writes                  185852675                       # The number of ROB writes
system.cpu3.timesIdled                           2507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           7767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    17791737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72084385                       # Number of Instructions Simulated
system.cpu3.committedOps                     81482864                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.967553                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.967553                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.033535                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.033535                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98499191                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59498741                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284802925                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42720307                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17231238                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 12661                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1906                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          175.168310                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15222256                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2153                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          7070.253600                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      78983526500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   175.168310                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.684251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.684251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         60945071                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        60945071                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8825898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8825898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6383913                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6383913                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5108                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5108                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3207                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15209811                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15209811                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15209811                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15209811                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         6465                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6465                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         7471                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7471                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          324                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          324                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1871                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1871                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        13936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13936                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     68667000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     68667000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    130874811                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    130874811                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2374000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2374000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     15810000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15810000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       341000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       341000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    199541811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    199541811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    199541811                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    199541811                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8832363                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8832363                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6391384                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6391384                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15223747                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15223747                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15223747                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15223747                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000732                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001169                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001169                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.059647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.059647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.368452                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.368452                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000915                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000915                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000915                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000915                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 10621.345708                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10621.345708                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 17517.709945                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17517.709945                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  7327.160494                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7327.160494                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8450.026724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8450.026724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 14318.442236                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14318.442236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 14318.442236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14318.442236                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3215                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              561                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.730838                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         1036                       # number of writebacks
system.cpu3.dcache.writebacks::total             1036                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1330                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1330                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2992                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2992                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         4322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         4322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4322                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         5135                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5135                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4479                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4479                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          199                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          199                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1871                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1871                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         9614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         9614                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9614                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     41001000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     41001000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     62167905                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     62167905                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      1154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     12112000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12112000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       290500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       290500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    103168905                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    103168905                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    103168905                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    103168905                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000701                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000701                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.036635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.036635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.368452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.368452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000632                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000632                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000632                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000632                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7984.615385                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7984.615385                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 13879.862693                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13879.862693                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5798.994975                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5798.994975                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  6473.543560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6473.543560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10731.111400                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10731.111400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10731.111400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10731.111400                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            73356                       # number of replacements
system.cpu3.icache.tags.tagsinuse          203.394972                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11779084                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            73612                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           160.015813                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      31360558000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   203.394972                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.794512                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.794512                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47488671                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47488671                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11779084                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11779084                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11779084                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11779084                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11779084                       # number of overall hits
system.cpu3.icache.overall_hits::total       11779084                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        74680                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        74680                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        74680                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         74680                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        74680                       # number of overall misses
system.cpu3.icache.overall_misses::total        74680                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1251250000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1251250000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1251250000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1251250000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1251250000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1251250000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11853764                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11853764                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11853764                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11853764                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11853764                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11853764                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006300                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006300                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006300                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006300                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006300                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006300                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16754.820568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16754.820568                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16754.820568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16754.820568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16754.820568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16754.820568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        73356                       # number of writebacks
system.cpu3.icache.writebacks::total            73356                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1065                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1065                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1065                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1065                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1065                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1065                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        73615                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        73615                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        73615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        73615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        73615                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        73615                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1095024000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1095024000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1095024000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1095024000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1095024000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1095024000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006210                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006210                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006210                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006210                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14875.011886                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14875.011886                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14875.011886                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14875.011886                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14875.011886                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14875.011886                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26899081                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         20279836                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           425997                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14450270                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               13242566                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.642343                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2151037                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39651                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         549592                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            545937                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3655                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3041                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        69745144                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          13812264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     131729841                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26899081                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15939540                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     55439803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 960731                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         4157                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12552005                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               110354                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69736593                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.045148                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.224810                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                15812010     22.67%     22.67% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3368779      4.83%     27.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12414520     17.80%     45.31% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                38141284     54.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69736593                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.385677                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.888731                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                13775188                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4848467                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 48448098                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2212085                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                452755                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4443290                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27933                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             138083015                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65848                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                452755                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                15103202                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1045307                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1750176                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 49317695                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2067458                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             137042761                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                975506                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                162312                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  2055                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          200765696                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            635270664                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       168963218                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            182018740                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                18746956                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             65003                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         59580                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4052694                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17382386                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6928498                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           828106                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1116210                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 135234880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             119061                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                128467297                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           916237                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10102463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     32928998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           716                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69736593                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.842179                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.866360                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            6568128      9.42%      9.42% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12838462     18.41%     27.83% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35361174     50.71%     78.54% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14968829     21.46%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69736593                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               29525092     80.84%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    44      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4797661     13.14%     93.98% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2199226      6.02%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            104055067     81.00%     81.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479576      0.37%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            17144080     13.35%     94.72% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6783168      5.28%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             128467297                       # Type of FU issued
system.cpu4.iq.rate                          1.841953                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   36522023                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.284290                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         364109447                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        145457525                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    128035883                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             164989320                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1748462                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1043183                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1121                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       275710                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        34689                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1337                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                452755                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1020425                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19237                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          135354054                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           115861                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17382386                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6928498                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             59436                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    54                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  610                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1121                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        184016                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       237598                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              421614                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            128213714                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             17092538                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           253583                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          113                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23850781                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23770019                       # Number of branches executed
system.cpu4.iew.exec_stores                   6758243                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.838317                       # Inst execution rate
system.cpu4.iew.wb_sent                     128107465                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    128035883                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 88825279                       # num instructions producing a value
system.cpu4.iew.wb_consumers                188619496                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.835768                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470923                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       10102574                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         118346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           398387                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     68264998                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.834783                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.910956                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      9763765     14.30%     14.30% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35632759     52.20%     66.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8285531     12.14%     78.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3157157      4.62%     83.26% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5256190      7.70%     90.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       428142      0.63%     91.59% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1232483      1.81%     93.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      3055950      4.48%     97.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1453021      2.13%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     68264998                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           115495997                       # Number of instructions committed
system.cpu4.commit.committedOps             125251478                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22991991                       # Number of memory references committed
system.cpu4.commit.loads                     16339203                       # Number of loads committed
system.cpu4.commit.membars                      59373                       # Number of memory barriers committed
system.cpu4.commit.branches                  23380552                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                107611013                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2428168                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       101788477     81.27%     81.27% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.37%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16339203     13.05%     94.69% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6652788      5.31%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        125251478                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1453021                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   201472499                       # The number of ROB reads
system.cpu4.rob.rob_writes                  272182371                       # The number of ROB writes
system.cpu4.timesIdled                           2506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           8551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    17792032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  115495997                       # Number of Instructions Simulated
system.cpu4.committedOps                    125251478                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.603875                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.603875                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.655972                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.655972                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               148745174                       # number of integer regfile reads
system.cpu4.int_regfile_writes               77760232                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                439082392                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               106666355                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23951935                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13782                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             2072                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          177.637489                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21506901                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2279                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          9436.990347                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      30058276000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   177.637489                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.693896                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.693896                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         86472199                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        86472199                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14953061                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14953061                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6637339                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6637339                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5339                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5339                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3508                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3508                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21590400                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21590400                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21590400                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21590400                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         6611                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6611                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         7756                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7756                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          517                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          517                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1749                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1749                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        14367                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14367                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        14367                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14367                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     75455000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     75455000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    140550186                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    140550186                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      3942000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      3942000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     14528000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     14528000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       565000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       565000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    216005186                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    216005186                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    216005186                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    216005186                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14959672                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14959672                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6645095                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6645095                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5257                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5257                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21604767                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21604767                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21604767                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21604767                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000442                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000442                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001167                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001167                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.088286                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.088286                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.332699                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.332699                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000665                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000665                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 11413.553169                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11413.553169                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 18121.478339                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 18121.478339                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  7624.758221                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  7624.758221                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  8306.460835                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8306.460835                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 15034.814923                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 15034.814923                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 15034.814923                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 15034.814923                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         4476                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              823                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     5.438639                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         1148                       # number of writebacks
system.cpu4.dcache.writebacks::total             1148                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         1280                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1280                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         3260                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3260                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          131                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         4540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         4540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         4540                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         4540                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         5331                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5331                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         4496                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         4496                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          386                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         1749                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1749                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         9827                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9827                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         9827                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9827                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     44405500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     44405500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     68415278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     68415278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      2227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     11129000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     11129000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       454000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       454000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    112820778                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    112820778                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    112820778                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    112820778                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000677                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000677                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.065915                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.065915                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.332699                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.332699                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000455                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000455                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  8329.675483                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8329.675483                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 15216.921263                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 15216.921263                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  5770.725389                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5770.725389                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  6363.064608                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  6363.064608                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 11480.693803                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 11480.693803                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 11480.693803                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 11480.693803                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            72372                       # number of replacements
system.cpu4.icache.tags.tagsinuse          203.620449                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12477253                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            72628                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           171.796731                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      27007254000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   203.620449                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.795392                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.795392                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         50280657                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        50280657                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12477253                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12477253                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12477253                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12477253                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12477253                       # number of overall hits
system.cpu4.icache.overall_hits::total       12477253                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        74752                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        74752                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        74752                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         74752                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        74752                       # number of overall misses
system.cpu4.icache.overall_misses::total        74752                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1238203000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1238203000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1238203000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1238203000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1238203000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1238203000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12552005                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12552005                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12552005                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12552005                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12552005                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12552005                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005955                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005955                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005955                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005955                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005955                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005955                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16564.145441                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16564.145441                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16564.145441                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16564.145441                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16564.145441                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16564.145441                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        72372                       # number of writebacks
system.cpu4.icache.writebacks::total            72372                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         2115                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         2115                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         2115                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         2115                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         2115                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         2115                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        72637                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        72637                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        72637                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        72637                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        72637                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        72637                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1078208500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1078208500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1078208500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1078208500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1078208500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1078208500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.005787                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005787                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.005787                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005787                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.005787                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005787                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 14843.791731                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14843.791731                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 14843.791731                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14843.791731                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 14843.791731                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14843.791731                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26802298                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         20122857                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           432200                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14391482                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               13196784                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.698576                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2168440                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40721                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         554494                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            550723                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3771                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2924                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        69744849                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          13872017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     131562956                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26802298                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15915947                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55372488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 970647                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         7890                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12645695                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               117774                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69737719                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.043950                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.225712                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                15850348     22.73%     22.73% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3369752      4.83%     27.56% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12382208     17.76%     45.32% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                38135411     54.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69737719                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.384291                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.886347                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                13830732                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4777709                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 48483008                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2188339                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                457931                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4486048                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27610                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             138069437                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65304                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                457931                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                15140705                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1053465                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1704603                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 49346414                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2034601                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             137038042                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                957812                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                162249                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   827                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          200243287                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            635282056                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       169090725                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            181365256                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                18878025                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             63330                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         57907                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3987529                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17375249                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6986624                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           856759                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1111352                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 135195732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             116393                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                128376408                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           913011                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10221825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     33161237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           421                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69737719                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.840846                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.865757                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            6546805      9.39%      9.39% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12927762     18.54%     27.93% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           35340810     50.68%     78.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14922342     21.40%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69737719                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               29235261     80.54%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    77      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4840270     13.34%     93.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2221739      6.12%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            103908279     80.94%     80.94% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479461      0.37%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.32% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.32% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.32% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            17141637     13.35%     94.67% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6841625      5.33%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             128376408                       # Type of FU issued
system.cpu5.iq.rate                          1.840658                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   36297347                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.282742                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         363700890                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        145534973                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    127946987                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             164673755                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1771078                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1028905                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1027                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       300517                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        34701                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                457931                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1028999                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                19160                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          135312325                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           115713                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17375249                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6986624                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             57821                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                    47                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  584                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1027                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        183832                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       243926                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              427758                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            128123778                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             17091256                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           252627                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          200                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23906663                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23689065                       # Number of branches executed
system.cpu5.iew.exec_stores                   6815407                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.837036                       # Inst execution rate
system.cpu5.iew.wb_sent                     128016745                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    127946987                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 88656137                       # num instructions producing a value
system.cpu5.iew.wb_consumers                188240443                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.834501                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470973                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       10222014                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         115972                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           404808                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     68252405                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.832760                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.907250                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      9771644     14.32%     14.32% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35583049     52.13%     66.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8332066     12.21%     78.66% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3188658      4.67%     83.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5230384      7.66%     90.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       439631      0.64%     91.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1239070      1.82%     93.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      3020190      4.43%     97.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1447713      2.12%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     68252405                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           115285456                       # Number of instructions committed
system.cpu5.commit.committedOps             125090300                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      23032451                       # Number of memory references committed
system.cpu5.commit.loads                     16346344                       # Number of loads committed
system.cpu5.commit.membars                      58348                       # Number of memory barriers committed
system.cpu5.commit.branches                  23291529                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                107599299                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2455128                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       101587241     81.21%     81.21% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.37%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.59% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.59% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16346344     13.07%     94.65% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6686107      5.35%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        125090300                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1447713                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   201438478                       # The number of ROB reads
system.cpu5.rob.rob_writes                  272112655                       # The number of ROB writes
system.cpu5.timesIdled                           2368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           7130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    17792327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  115285456                       # Number of Instructions Simulated
system.cpu5.committedOps                    125090300                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.604975                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.604975                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.652960                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.652960                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               148639366                       # number of integer regfile reads
system.cpu5.int_regfile_writes               77911106                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                438883118                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               105899484                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23995232                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12046                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             1838                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          181.385989                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21545622                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2061                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         10453.965066                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      33714148000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   181.385989                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.708539                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.708539                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         86507443                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        86507443                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14932923                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14932923                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6676409                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6676409                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5114                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5114                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4409                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4409                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21609332                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21609332                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21609332                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21609332                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         3766                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3766                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         2032                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2032                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          403                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          403                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          743                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          743                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5798                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5798                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5798                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5798                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     51856000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     51856000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     59198419                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     59198419                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      3011000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      3011000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      6275000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      6275000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       488000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       488000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    111054419                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    111054419                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    111054419                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    111054419                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14936689                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14936689                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6678441                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6678441                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21615130                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21615130                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21615130                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21615130                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000252                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000304                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000304                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.073047                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.073047                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.144216                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.144216                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000268                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000268                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 13769.516729                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 13769.516729                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 29133.080217                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 29133.080217                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  7471.464020                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  7471.464020                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  8445.491252                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  8445.491252                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 19153.918420                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19153.918420                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 19153.918420                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19153.918420                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         1520                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              159                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     9.559748                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         1006                       # number of writebacks
system.cpu5.dcache.writebacks::total             1006                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          869                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          915                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          915                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           73                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         1784                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1784                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         1784                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1784                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         2897                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         2897                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         1117                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         1117                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          330                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          330                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          743                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          743                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         4014                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4014                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         4014                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4014                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     29823000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     29823000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     29223449                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     29223449                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      1811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      1811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      4876500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      4876500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       396500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       396500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     59046449                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     59046449                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     59046449                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     59046449                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.059815                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.059815                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.144216                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.144216                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000186                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000186                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 10294.442527                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 10294.442527                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 26162.443151                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 26162.443151                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  5487.878788                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5487.878788                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  6563.257066                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  6563.257066                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 14710.126806                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 14710.126806                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 14710.126806                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 14710.126806                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            70642                       # number of replacements
system.cpu5.icache.tags.tagsinuse          203.614425                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12572573                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            70898                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           177.333253                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      27111395000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   203.614425                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.795369                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.795369                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         50653678                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        50653678                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12572573                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12572573                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12572573                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12572573                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12572573                       # number of overall hits
system.cpu5.icache.overall_hits::total       12572573                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        73122                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        73122                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        73122                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         73122                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        73122                       # number of overall misses
system.cpu5.icache.overall_misses::total        73122                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   1199987000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1199987000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   1199987000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1199987000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   1199987000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1199987000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12645695                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12645695                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12645695                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12645695                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12645695                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12645695                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005782                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005782                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005782                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005782                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005782                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005782                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16410.751894                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16410.751894                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16410.751894                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16410.751894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16410.751894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16410.751894                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        70642                       # number of writebacks
system.cpu5.icache.writebacks::total            70642                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         2224                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         2224                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         2224                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         2224                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         2224                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         2224                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        70898                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        70898                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        70898                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        70898                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        70898                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        70898                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   1043309000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1043309000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   1043309000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1043309000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   1043309000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1043309000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.005606                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005606                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.005606                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005606                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14715.633727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14715.633727                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14715.633727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14715.633727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14715.633727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14715.633727                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               26849403                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         20200900                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           427752                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14402486                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               13220206                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.791139                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2158383                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             41226                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         552002                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            548296                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            3706                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3021                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        69744554                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          13855716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     131611263                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   26849403                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15926885                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     55395512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 963421                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles         3774                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12591466                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               114037                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          69736717                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.043918                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.225558                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                15845836     22.72%     22.72% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3370440      4.83%     27.56% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12395665     17.77%     45.33% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                38124776     54.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69736717                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.384968                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.887047                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                13810429                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4827398                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 48440644                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2204170                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                454076                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4463906                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27866                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             138022754                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                65709                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                454076                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                15130176                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1047907                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1736390                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 49310724                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2057444                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             136987565                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                972544                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                162834                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1340                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          200443112                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            635013307                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       168939709                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            181694843                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                18748258                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             64433                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         59005                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4028041                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17373240                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6955963                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           846040                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1117835                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 135172191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             118066                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                128409560                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           911266                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10128183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     32915965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           636                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69736717                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.841348                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.866376                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            6567853      9.42%      9.42% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12878489     18.47%     27.89% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35340054     50.68%     78.56% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14950321     21.44%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69736717                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               29380123     80.70%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    14      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.70% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4816542     13.23%     93.93% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2211565      6.07%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            103970914     80.97%     80.97% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479135      0.37%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            17141544     13.35%     94.69% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6812561      5.31%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             128409560                       # Type of FU issued
system.cpu6.iq.rate                          1.841141                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   36408244                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.283532                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         363875346                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        145419592                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    127975492                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             164817804                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1759884                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1033088                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1153                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       288151                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        36900                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         1129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                454076                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1022505                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                18722                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          135290371                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           115495                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17373240                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6955963                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             58891                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                    51                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                  284                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1153                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        183932                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       239195                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              423127                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            128154834                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             17089636                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           254725                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          114                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23876156                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23728270                       # Number of branches executed
system.cpu6.iew.exec_stores                   6786520                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.837489                       # Inst execution rate
system.cpu6.iew.wb_sent                     128046668                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    127975492                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 88735320                       # num instructions producing a value
system.cpu6.iew.wb_consumers                188435280                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.834917                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470906                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts       10128294                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         117430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           400118                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     68261806                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.833559                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.909446                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      9776002     14.32%     14.32% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35610399     52.17%     66.49% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8306234     12.17%     78.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3168887      4.64%     83.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5240054      7.68%     90.98% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       431994      0.63%     91.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1236622      1.81%     93.42% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      3040284      4.45%     97.87% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1451330      2.13%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     68261806                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           115382570                       # Number of instructions committed
system.cpu6.commit.committedOps             125162074                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      23007964                       # Number of memory references committed
system.cpu6.commit.loads                     16340152                       # Number of loads committed
system.cpu6.commit.membars                      58945                       # Number of memory barriers committed
system.cpu6.commit.branches                  23335066                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                107595782                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2440900                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       101683082     81.24%     81.24% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.37%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16340152     13.06%     94.67% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6667812      5.33%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        125162074                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1451330                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   201412800                       # The number of ROB reads
system.cpu6.rob.rob_writes                  272057927                       # The number of ROB writes
system.cpu6.timesIdled                           2463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           7837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    17792622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  115382570                       # Number of Instructions Simulated
system.cpu6.committedOps                    125162074                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.604464                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.604464                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.654360                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.654360                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               148672633                       # number of integer regfile reads
system.cpu6.int_regfile_writes               77814735                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                438926248                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               106294795                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23971587                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13716                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             2007                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          178.351189                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21522701                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2220                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          9694.910360                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      49597710000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   178.351189                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.696684                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.696684                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         86467103                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        86467103                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14936665                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14936665                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6652880                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6652880                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5275                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5275                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3479                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3479                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21589545                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21589545                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21589545                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21589545                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         6742                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         6742                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         7325                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         7325                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          492                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1757                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1757                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        14067                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         14067                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        14067                       # number of overall misses
system.cpu6.dcache.overall_misses::total        14067                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     76980000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     76980000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    119813716                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    119813716                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      3772000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      3772000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     13890000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     13890000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       467000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       467000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    196793716                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    196793716                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    196793716                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    196793716                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14943407                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14943407                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6660205                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6660205                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5236                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5236                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21603612                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21603612                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21603612                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21603612                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000451                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001100                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001100                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.085313                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.085313                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.335561                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.335561                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000651                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000651                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 11417.976861                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 11417.976861                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 16356.821297                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 16356.821297                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  7666.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  7666.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  7905.520774                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  7905.520774                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 13989.743087                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 13989.743087                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 13989.743087                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 13989.743087                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         3527                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              774                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.556848                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1070                       # number of writebacks
system.cpu6.dcache.writebacks::total             1070                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1343                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1343                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2941                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2941                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          161                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         4284                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         4284                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         4284                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         4284                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         5399                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5399                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         4384                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         4384                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          331                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          331                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1757                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1757                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         9783                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         9783                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         9783                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         9783                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     44683500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     44683500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     61599796                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     61599796                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      1895000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      1895000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     10450000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     10450000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       382500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       382500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    106283296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    106283296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    106283296                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    106283296                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000361                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.057396                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.057396                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.335561                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.335561                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000453                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000453                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000453                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000453                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  8276.254862                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8276.254862                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 14051.048358                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 14051.048358                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  5725.075529                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5725.075529                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  5947.638019                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  5947.638019                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 10864.080139                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 10864.080139                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 10864.080139                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 10864.080139                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            72860                       # number of replacements
system.cpu6.icache.tags.tagsinuse          203.640512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12516108                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            73116                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           171.181520                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      26926968000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   203.640512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.795471                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.795471                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         50438983                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        50438983                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12516108                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12516108                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12516108                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12516108                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12516108                       # number of overall hits
system.cpu6.icache.overall_hits::total       12516108                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        75358                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        75358                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        75358                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         75358                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        75358                       # number of overall misses
system.cpu6.icache.overall_misses::total        75358                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   1247012000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1247012000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   1247012000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1247012000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   1247012000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1247012000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12591466                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12591466                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12591466                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12591466                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12591466                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12591466                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.005985                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005985                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.005985                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.005985                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16547.838318                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16547.838318                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16547.838318                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16547.838318                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16547.838318                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16547.838318                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        72860                       # number of writebacks
system.cpu6.icache.writebacks::total            72860                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         2239                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         2239                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         2239                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         2239                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        73119                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        73119                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        73119                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        73119                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        73119                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        73119                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   1085857000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1085857000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   1085857000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1085857000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   1085857000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1085857000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.005807                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.005807                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.005807                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.005807                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.005807                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.005807                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 14850.545002                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 14850.545002                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 14850.545002                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 14850.545002                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 14850.545002                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 14850.545002                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31416263                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26431110                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           333958                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16550942                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15677432                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.722294                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1642122                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25732                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         472489                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            469313                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            3176                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2035                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        69744263                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          10524136                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     140970021                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31416263                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17788867                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58773092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 847107                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          103                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9579523                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                70978                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          69720888                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.132590                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.158629                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                13301003     19.08%     19.08% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2885062      4.14%     23.22% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14803447     21.23%     44.45% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38731376     55.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            69720888                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.450449                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.021242                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                10879610                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6970718                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48115272                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3350395                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                404893                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3167983                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18841                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             142095560                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                44566                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                404893                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                12781777                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1122585                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2654193                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49553953                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3203487                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             141035202                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1564428                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                107881                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                  1074                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          224680918                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            652304939                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       167798119                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            204574569                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                20106348                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             95987                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         92379                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6510004                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18059665                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4872853                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           733951                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          735929                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139413643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             185417                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132208004                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1036893                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10521188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     34889406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           116                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     69720888                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.896247                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.865695                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            6959136      9.98%      9.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9240125     13.25%     23.23% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37597002     53.93%     77.16% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15924625     22.84%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       69720888                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38555154     88.46%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    48      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3457755      7.93%     96.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1570570      3.60%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109199984     82.60%     82.60% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319681      0.24%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17907540     13.54%     96.39% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4777195      3.61%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132208004                       # Type of FU issued
system.cpu7.iq.rate                          1.895611                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43583527                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.329659                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         378757314                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        150120992                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131868402                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             175791531                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1163003                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1170634                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          748                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       177058                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        24951                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                404893                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1105468                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                12521                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139599072                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            78726                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18059665                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4872853                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             92351                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   131                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                  585                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           748                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        119618                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       210980                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              330598                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            132041981                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17873896                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           166021                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           12                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22635214                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27363958                       # Number of branches executed
system.cpu7.iew.exec_stores                   4761318                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.893231                       # Inst execution rate
system.cpu7.iew.wb_sent                     131969124                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131868402                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92858420                       # num instructions producing a value
system.cpu7.iew.wb_consumers                192169737                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.890742                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483210                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10521204                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         185301                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           315298                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     68214138                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.892245                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.001458                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9249984     13.56%     13.56% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37785820     55.39%     68.95% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5778358      8.47%     77.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2206507      3.23%     80.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6236789      9.14%     89.80% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       392391      0.58%     90.38% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       822439      1.21%     91.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4662730      6.84%     98.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1079120      1.58%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     68214138                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122207630                       # Number of instructions committed
system.cpu7.commit.committedOps             129077872                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21584826                       # Number of memory references committed
system.cpu7.commit.loads                     16889031                       # Number of loads committed
system.cpu7.commit.membars                      93029                       # Number of memory barriers committed
system.cpu7.commit.branches                  26947690                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106162132                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1721963                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107179051     83.03%     83.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310391      0.24%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16889031     13.08%     96.36% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4695795      3.64%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        129077872                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1079120                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   205578078                       # The number of ROB reads
system.cpu7.rob.rob_writes                  280706622                       # The number of ROB writes
system.cpu7.timesIdled                           2074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          23375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    17792913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122207630                       # Number of Instructions Simulated
system.cpu7.committedOps                    129077872                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.570703                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.570703                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.752225                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.752225                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150757564                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70434302                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                451838783                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               137108098                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23072767                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  6907                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             1238                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          175.350451                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21114578                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1460                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         14462.039726                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      43092143000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   175.350451                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.684963                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.684963                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         84609235                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        84609235                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16449274                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16449274                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4689372                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4689372                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3255                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3255                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2887                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2887                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21138646                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21138646                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21138646                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21138646                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         4149                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4149                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1747                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1747                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          114                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          418                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          418                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         5896                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5896                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         5896                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5896                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     61828000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     61828000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     60904950                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     60904950                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data       867000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       867000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      3088000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      3088000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        95000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        95000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    122732950                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    122732950                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    122732950                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    122732950                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16453423                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16453423                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4691119                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4691119                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3305                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3305                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21144542                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21144542                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21144542                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21144542                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000252                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000372                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000372                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.033838                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.033838                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.126475                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.126475                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000279                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000279                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 14901.904073                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14901.904073                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 34862.593017                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 34862.593017                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  7605.263158                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  7605.263158                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  7387.559809                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7387.559809                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 20816.307666                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 20816.307666                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 20816.307666                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 20816.307666                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1557                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              106                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    14.688679                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          693                       # number of writebacks
system.cpu7.dcache.writebacks::total              693                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          547                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          961                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          961                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data           60                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         1508                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1508                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         1508                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1508                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         3602                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3602                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          786                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          786                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data           54                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          418                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          418                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         4388                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4388                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         4388                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4388                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     37826500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     37826500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     25766466                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     25766466                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data       312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      2266500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      2266500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        78500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        78500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     63592966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     63592966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     63592966                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     63592966                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000168                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.016028                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.016028                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.126475                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.126475                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000208                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000208                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 10501.526929                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 10501.526929                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 32781.763359                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 32781.763359                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  5787.037037                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5787.037037                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  5422.248804                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  5422.248804                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 14492.471741                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 14492.471741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 14492.471741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 14492.471741                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            47597                       # number of replacements
system.cpu7.icache.tags.tagsinuse          203.556314                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9529928                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            47853                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           199.150064                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      26887055000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   203.556314                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.795142                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.795142                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         38365945                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        38365945                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9529928                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9529928                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9529928                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9529928                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9529928                       # number of overall hits
system.cpu7.icache.overall_hits::total        9529928                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        49595                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        49595                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        49595                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         49595                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        49595                       # number of overall misses
system.cpu7.icache.overall_misses::total        49595                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst    866122000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    866122000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst    866122000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    866122000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst    866122000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    866122000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9579523                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9579523                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9579523                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9579523                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9579523                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9579523                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.005177                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005177                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.005177                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005177                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.005177                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005177                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 17463.897570                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 17463.897570                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 17463.897570                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 17463.897570                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 17463.897570                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 17463.897570                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        47597                       # number of writebacks
system.cpu7.icache.writebacks::total            47597                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         1742                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         1742                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         1742                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         1742                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         1742                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst        47853                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        47853                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst        47853                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        47853                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst        47853                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        47853                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst    746915500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    746915500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst    746915500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    746915500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst    746915500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    746915500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.004995                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004995                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.004995                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004995                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.004995                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004995                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 15608.540739                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15608.540739                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 15608.540739                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15608.540739                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 15608.540739                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15608.540739                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4263                       # number of replacements
system.l2.tags.tagsinuse                  3322.751275                       # Cycle average of tags in use
system.l2.tags.total_refs                     1125747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    134.674841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               77754478000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      116.145048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       444.326446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       569.197714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        15.054040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       220.941102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         6.529948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       174.432629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         8.665195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       226.898145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        27.284096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       285.117229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         9.283842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       169.965263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        17.648709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       248.937872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       506.901932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       275.422064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.028356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.108478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.138964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.053941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.042586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.055395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.006661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.069609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.002267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.041495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.004309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.060776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.123755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.067242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9083983                       # Number of tag accesses
system.l2.tags.data_accesses                  9083983                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14462                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       304486                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           304486                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              401                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              292                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              319                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1457                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            214                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            281                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            254                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1389                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8191                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         303265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          72461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          72382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst          73558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst          72533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst          70854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst          73052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst          46963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             785068                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          1962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          1208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          1058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data          1231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data          1175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data          1174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data           635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9601                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               303265                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 8065                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                72461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1505                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                72382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                73558                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                72533                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 1599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                70854                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 1528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                73052                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 1528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                46963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  856                       # number of demand (read+write) hits
system.l2.demand_hits::total                   802860                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              303265                       # number of overall hits
system.l2.overall_hits::cpu0.data                8065                       # number of overall hits
system.l2.overall_hits::cpu1.inst               72461                       # number of overall hits
system.l2.overall_hits::cpu1.data                1505                       # number of overall hits
system.l2.overall_hits::cpu2.inst               72382                       # number of overall hits
system.l2.overall_hits::cpu2.data                1300                       # number of overall hits
system.l2.overall_hits::cpu3.inst               73558                       # number of overall hits
system.l2.overall_hits::cpu3.data                1411                       # number of overall hits
system.l2.overall_hits::cpu4.inst               72533                       # number of overall hits
system.l2.overall_hits::cpu4.data                1599                       # number of overall hits
system.l2.overall_hits::cpu5.inst               70854                       # number of overall hits
system.l2.overall_hits::cpu5.data                1528                       # number of overall hits
system.l2.overall_hits::cpu6.inst               73052                       # number of overall hits
system.l2.overall_hits::cpu6.data                1528                       # number of overall hits
system.l2.overall_hits::cpu7.inst               46963                       # number of overall hits
system.l2.overall_hits::cpu7.data                 856                       # number of overall hits
system.l2.overall_hits::total                  802860                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4395                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         1164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst          890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2417                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           77                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           72                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data           66                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1106                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               1164                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1259                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                709                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                573                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                620                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                730                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                409                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                636                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                890                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7918                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              1164                       # number of overall misses
system.l2.overall_misses::cpu0.data              1259                       # number of overall misses
system.l2.overall_misses::cpu1.inst                64                       # number of overall misses
system.l2.overall_misses::cpu1.data               709                       # number of overall misses
system.l2.overall_misses::cpu2.inst                47                       # number of overall misses
system.l2.overall_misses::cpu2.data               573                       # number of overall misses
system.l2.overall_misses::cpu3.inst                52                       # number of overall misses
system.l2.overall_misses::cpu3.data               620                       # number of overall misses
system.l2.overall_misses::cpu4.inst                93                       # number of overall misses
system.l2.overall_misses::cpu4.data               730                       # number of overall misses
system.l2.overall_misses::cpu5.inst                44                       # number of overall misses
system.l2.overall_misses::cpu5.data               409                       # number of overall misses
system.l2.overall_misses::cpu6.inst                63                       # number of overall misses
system.l2.overall_misses::cpu6.data               636                       # number of overall misses
system.l2.overall_misses::cpu7.inst               890                       # number of overall misses
system.l2.overall_misses::cpu7.data               565                       # number of overall misses
system.l2.overall_misses::total                  7918                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        61000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     51518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     38818500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     30858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     34594000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     39279000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     21062000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     33191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     20610000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     269931500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     71100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      3606500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      2468999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst      2825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst      5598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst      2545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst      3741000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst     54316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146201999                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     25604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      4659000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      4329500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data      3372500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data      5529500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data      4008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data      5847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     14009500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     67359500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     71100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     77122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     43477500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2468999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     35187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     37966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      5598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     44808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      2545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     25070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      3741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     39039000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst     54316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     34619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        483492999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     71100000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     77122500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3606500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     43477500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2468999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     35187500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2825000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     37966500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      5598500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     44808500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      2545500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     25070000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      3741000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     39039000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst     54316500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     34619500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       483492999                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       304486                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       304486                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data          353                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data          319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1463                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          1007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       304429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        72525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        72429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst        73610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst        72626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst        70898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst        73115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst        47853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         787485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         2380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         1285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         1130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         1214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         1322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data         1241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data         1270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data          865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           304429                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             9324                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            72525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            72429                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1873                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            73610                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2031                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst            72626                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             2329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            70898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             1937                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst            73115                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             2164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            47853                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             1421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               810778                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          304429                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            9324                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           72525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           72429                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1873                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           73610                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2031                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst           72626                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            2329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           70898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            1937                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst           73115                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            2164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           47853                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            1421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              810778                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.033333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.007426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.002833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004101                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.121112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.680301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.674293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.690330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.634558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.492816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.602518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349198                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.003824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.000882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.000649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.000706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.001281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.000621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.000862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.018599                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003069                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.175630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.059922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.063717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.046129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.068835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.053183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.075591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.265896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103297                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.003824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.135028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.000882                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.320235                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.000649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.305926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.000706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.305268                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.001281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.313439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.000621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.211151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.000862                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.293900                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.018599                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.397607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009766                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.003824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.135028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.000882                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.320235                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.000649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.305926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.000706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.305268                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.001281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.313439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.000621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.211151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.000862                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.293900                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.018599                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.397607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009766                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        10500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10166.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61258.620690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61421.677215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61592.814371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61336.879433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61469.483568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61405.247813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61465.740741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61522.388060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61417.861206                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61082.474227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 56351.562500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 52531.893617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 54326.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 60198.924731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 57852.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 59380.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 61029.775281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60489.035581                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61253.588517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 60506.493506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 60131.944444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 60223.214286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 60763.736264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 60727.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 60911.458333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 60910.869565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 60903.707052                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61082.474227                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61256.949960                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 56351.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61322.284908                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52531.893617                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61409.249564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 54326.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61236.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 60198.924731                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61381.506849                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 57852.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61295.843521                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 59380.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61382.075472                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 61029.775281                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61273.451327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61062.515661                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61082.474227                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61256.949960                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 56351.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61322.284908                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52531.893617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61409.249564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 54326.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61236.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 60198.924731                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61381.506849                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 57852.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61295.843521                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 59380.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61382.075472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 61029.775281                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61273.451327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61062.515661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              132                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       2                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1886                       # number of writebacks
system.l2.writebacks::total                      1886                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           219                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           88                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 307                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                307                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          841                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4395                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2198                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           67                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           63                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1018                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst           872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst          872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7611                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        64000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       122500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     43108500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     32498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     25848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     28954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     32889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     17632000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     27791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     17260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    225981500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     58259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      1636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst       561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst      1085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst      3776500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst       820000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst      1946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst     44592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     20604000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      3435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      3233500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data      2447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data      4232500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data      2931000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data      4461000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     11028500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52372500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     58259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     63712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     35933500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     29081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     31401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     37121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst       820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     20563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst      1946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     32252500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst     44592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     28288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    391031000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     58259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     63712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     35933500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     29081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     31401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     37121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst       820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     20563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst      1946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     32252500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst     44592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     28288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    391031000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.033333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.007426                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.002833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004101                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.121112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.680301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.674293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.690330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.634558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.492816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.604027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.602518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.003728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.000441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.000152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.000285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.001005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.000226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.000520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.018222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.168067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.052140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.055752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.039539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.062027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.045931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.068504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.247399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095078                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.003728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.133097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.000441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.315718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.000152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.301121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.000285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.301329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.001005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.309575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.000226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.206505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.000520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.289741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.018222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.386348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009387                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.003728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.133097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.000441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.315718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.000152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.301121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.000285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.301329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.001005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.309575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.000226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.206505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.000520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.289741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.018222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.386348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009387                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51258.620690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51421.677215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51592.814371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51336.879433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51469.483568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51405.247813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51465.740741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51522.388060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51417.861206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51329.955947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51140.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51045.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 51666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 51732.876712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst        51250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 51210.526316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51137.614679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51263.421292                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data        51510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51268.656716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51325.396825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50979.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 51615.853659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 51421.052632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51275.862069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 51535.046729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51446.463654                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51329.955947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51339.645447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51140.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51407.010014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51045.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51562.943262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 51666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51308.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 51732.876712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51486.130374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        51250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51407.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 51210.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51439.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51137.614679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 51527.322404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51377.085797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51329.955947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51339.645447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51140.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51407.010014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51045.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51562.943262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 51666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51308.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 51732.876712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51486.130374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        51250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51407.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 51210.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51439.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51137.614679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 51527.322404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51377.085797                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         26051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        17854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1886                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1347                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5845                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8475                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4497                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        32877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       607808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  607808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14416                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22714                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23183632                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38055000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1668692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       445109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       901471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1080                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          147                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87537176000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            822790                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           25                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       785442                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9829                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7302                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9864                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21060                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        787510                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       913031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        30837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       217324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       217031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         7769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       220581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        16201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       217635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        16978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       212438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         9034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       219094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        16545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       143303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         7554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2482320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     38950528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1078592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9266816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       211968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9254528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       176320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9405824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       196288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      9279872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       222528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9058560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       188352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      9342400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       206976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      6108800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       135296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103083648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           51967                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2257664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           865599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.896968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.214708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 325323     37.58%     37.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 141260     16.32%     53.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 123941     14.32%     68.22% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 121474     14.03%     82.25% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38948      4.50%     86.75% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  35780      4.13%     90.89% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  38203      4.41%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  29180      3.37%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2057      0.24%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   2560      0.30%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  2133      0.25%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1607      0.19%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   896      0.10%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   864      0.10%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   802      0.09%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   571      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             865599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1634305389                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         456809068                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17043887                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108931110                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          14499387                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         108821523                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5447868                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        110532159                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         13928895                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        109085221                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         14710908                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        106544075                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          6838374                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        109823177                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         14625900                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         71925179                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          6838901                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
