Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\tmp\arc\280324450\alt6923_8222428815670472696.dir\0001_alt_em10g32_0_gen\rtl\fifo_dcfifo\dc_fifo.qsys --synthesis=VERILOG --output-directory=D:\tmp\arc\280324450\alt6923_8222428815670472696.dir\0001_alt_em10g32_0_gen\rtl\fifo_dcfifo\dc_fifo --family="Arria 10" --part=10AX115U1F45I1SG
Progress: Loading fifo_dcfifo/dc_fifo.qsys
Progress: Reading input file
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 14.1]
Warning: dc_fifo_0: Used altera_avalon_dc_fifo 16.0 (instead of 14.1)
Progress: Parameterizing module dc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dc_fifo: "Transforming system: dc_fifo"
Info: dc_fifo: Running transform generation_view_transform
Info: dc_fifo: Running transform generation_view_transform took 0.000s
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo: Running transform merlin_avalon_transform
Info: dc_fifo: Running transform merlin_avalon_transform took 0.116s
Info: dc_fifo: "Naming system components in system: dc_fifo"
Info: dc_fifo: "Processing generation queue"
Info: dc_fifo: "Generating: dc_fifo"
Info: dc_fifo: "Generating: altera_avalon_dc_fifo"
Info: dc_fifo: Done "dc_fifo" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
