# TCL File Generated by Component Editor 21.3
# Mon May 29 22:43:30 IST 2023
# DO NOT MODIFY


# 
# axi_conduit_merger "axi_conduit_merger" v1.0
#  2023.05.29.22:43:30
# 
# 

# 
# request TCL package from ACDS 21.3
# 
package require -exact qsys 23.4


# 
# module axi_conduit_merger
# 
set_module_property DESCRIPTION ""
set_module_property NAME axi_conduit_merger
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME axi_conduit_merger
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axi_conduit_merger
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axi_conduit_merger.v VERILOG PATH ./axi_conduit_merger.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL axi_conduit_merger
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file axi_conduit_merger.v VERILOG PATH ./axi_conduit_merger.v


# 
# parameters
# 
add_parameter ID_WIDTH INTEGER 1
set_parameter_property ID_WIDTH DEFAULT_VALUE 1
set_parameter_property ID_WIDTH DISPLAY_NAME ID_WIDTH
set_parameter_property ID_WIDTH UNITS None
set_parameter_property ID_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ID_WIDTH AFFECTS_GENERATION false
set_parameter_property ID_WIDTH HDL_PARAMETER true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter ADDRESS_WIDTH INTEGER 32
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_WIDTH HDL_PARAMETER true
add_parameter AXUSER_WIDTH INTEGER 5
set_parameter_property AXUSER_WIDTH DEFAULT_VALUE 5
set_parameter_property AXUSER_WIDTH DISPLAY_NAME AXUSER_WIDTH
set_parameter_property AXUSER_WIDTH UNITS None
set_parameter_property AXUSER_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXUSER_WIDTH AFFECTS_GENERATION false
set_parameter_property AXUSER_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
set_interface_property reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point altera_axi_slave
# 
add_interface altera_axi_slave axi end
set_interface_property altera_axi_slave associatedClock clock
set_interface_property altera_axi_slave associatedReset reset_sink
set_interface_property altera_axi_slave readAcceptanceCapability 1
set_interface_property altera_axi_slave writeAcceptanceCapability 1
set_interface_property altera_axi_slave combinedAcceptanceCapability 1
set_interface_property altera_axi_slave readDataReorderingDepth 1
set_interface_property altera_axi_slave bridgesToMaster ""
set_interface_property altera_axi_slave ENABLED true
set_interface_property altera_axi_slave EXPORT_OF ""
set_interface_property altera_axi_slave PORT_NAME_MAP ""
set_interface_property altera_axi_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_slave SVD_ADDRESS_GROUP ""
set_interface_property altera_axi_slave IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port altera_axi_slave s_arready arready Output 1
add_interface_port altera_axi_slave s_awready awready Output 1
add_interface_port altera_axi_slave s_awlen awlen Input 4
add_interface_port altera_axi_slave s_awburst awburst Input 2
add_interface_port altera_axi_slave s_awvalid awvalid Input 1
add_interface_port altera_axi_slave s_awsize awsize Input 3
add_interface_port altera_axi_slave s_awcache awcache Input 4
add_interface_port altera_axi_slave s_awprot awprot Input 3
add_interface_port altera_axi_slave s_awlock awlock Input 2
add_interface_port altera_axi_slave s_awuser awuser Input "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_arvalid arvalid Input 1
add_interface_port altera_axi_slave s_arprot arprot Input 3
add_interface_port altera_axi_slave s_rvalid rvalid Output 1
add_interface_port altera_axi_slave s_arsize arsize Input 3
add_interface_port altera_axi_slave s_arcache arcache Input 4
add_interface_port altera_axi_slave s_arlock arlock Input 2
add_interface_port altera_axi_slave s_arburst arburst Input 2
add_interface_port altera_axi_slave s_arlen arlen Input 4
add_interface_port altera_axi_slave s_aruser aruser Input "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_rresp rresp Output 2
add_interface_port altera_axi_slave s_rlast rlast Output 1
add_interface_port altera_axi_slave s_rready rready Input 1
add_interface_port altera_axi_slave s_wvalid wvalid Input 1
add_interface_port altera_axi_slave s_wlast wlast Input 1
add_interface_port altera_axi_slave s_bvalid bvalid Output 1
add_interface_port altera_axi_slave s_bready bready Input 1
add_interface_port altera_axi_slave s_wready wready Output 1
add_interface_port altera_axi_slave s_bresp bresp Output 2
add_interface_port altera_axi_slave s_awaddr awaddr Input "((ADDRESS_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_araddr araddr Input "((ADDRESS_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_awid awid Input "((ID_WIDTH - 1)) - (0) + 1"
set_port_property s_awid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_slave s_arid arid Input "((ID_WIDTH - 1)) - (0) + 1"
set_port_property s_arid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_slave s_rdata rdata Output "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_wid wid Input "((ID_WIDTH - 1)) - (0) + 1"
set_port_property s_wid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_slave s_bid bid Output "((ID_WIDTH - 1)) - (0) + 1"
set_port_property s_bid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_slave s_wdata wdata Input "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_slave s_rid rid Output "((ID_WIDTH - 1)) - (0) + 1"
set_port_property s_rid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_slave s_wstrb wstrb Input "(((DATA_WIDTH / 8) - 1)) - (0) + 1"


# 
# connection point altera_axi_master_1
# 
add_interface altera_axi_master_1 axi start
set_interface_property altera_axi_master_1 associatedClock clock
set_interface_property altera_axi_master_1 associatedReset reset_sink
set_interface_property altera_axi_master_1 readIssuingCapability 1
set_interface_property altera_axi_master_1 writeIssuingCapability 1
set_interface_property altera_axi_master_1 combinedIssuingCapability 1
set_interface_property altera_axi_master_1 issuesINCRBursts true
set_interface_property altera_axi_master_1 issuesWRAPBursts true
set_interface_property altera_axi_master_1 issuesFIXEDBursts true
set_interface_property altera_axi_master_1 ENABLED true
set_interface_property altera_axi_master_1 EXPORT_OF ""
set_interface_property altera_axi_master_1 PORT_NAME_MAP ""
set_interface_property altera_axi_master_1 CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_master_1 SVD_ADDRESS_GROUP ""
set_interface_property altera_axi_master_1 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port altera_axi_master_1 m_awvalid awvalid Output 1
add_interface_port altera_axi_master_1 m_awlen awlen Output 4
add_interface_port altera_axi_master_1 m_awsize awsize Output 3
add_interface_port altera_axi_master_1 m_awburst awburst Output 2
add_interface_port altera_axi_master_1 m_awlock awlock Output 2
add_interface_port altera_axi_master_1 m_awcache awcache Output 4
add_interface_port altera_axi_master_1 m_awprot awprot Output 3
add_interface_port altera_axi_master_1 m_awready awready Input 1
add_interface_port altera_axi_master_1 m_awuser awuser Output "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_arvalid arvalid Output 1
add_interface_port altera_axi_master_1 m_arlen arlen Output 4
add_interface_port altera_axi_master_1 m_arsize arsize Output 3
add_interface_port altera_axi_master_1 m_arburst arburst Output 2
add_interface_port altera_axi_master_1 m_arlock arlock Output 2
add_interface_port altera_axi_master_1 m_arcache arcache Output 4
add_interface_port altera_axi_master_1 m_arprot arprot Output 3
add_interface_port altera_axi_master_1 m_arready arready Input 1
add_interface_port altera_axi_master_1 m_aruser aruser Output "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_rvalid rvalid Input 1
add_interface_port altera_axi_master_1 m_rlast rlast Input 1
add_interface_port altera_axi_master_1 m_rresp rresp Input 2
add_interface_port altera_axi_master_1 m_rready rready Output 1
add_interface_port altera_axi_master_1 m_wvalid wvalid Output 1
add_interface_port altera_axi_master_1 m_wlast wlast Output 1
add_interface_port altera_axi_master_1 m_wready wready Input 1
add_interface_port altera_axi_master_1 m_bvalid bvalid Input 1
add_interface_port altera_axi_master_1 m_bresp bresp Input 2
add_interface_port altera_axi_master_1 m_bready bready Output 1
add_interface_port altera_axi_master_1 m_awaddr awaddr Output "((ADDRESS_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_awid awid Output "((ID_WIDTH - 1)) - (0) + 1"
set_port_property m_awid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_master_1 m_araddr araddr Output "((ADDRESS_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_arid arid Output "((ID_WIDTH - 1)) - (0) + 1"
set_port_property m_arid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_master_1 m_rdata rdata Input "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_rid rid Input "((ID_WIDTH - 1)) - (0) + 1"
set_port_property m_rid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_master_1 m_wdata wdata Output "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_wstrb wstrb Output "(((DATA_WIDTH / 8) - 1)) - (0) + 1"
add_interface_port altera_axi_master_1 m_wid wid Output "((ID_WIDTH - 1)) - (0) + 1"
set_port_property m_wid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi_master_1 m_bid bid Input "((ID_WIDTH - 1)) - (0) + 1"
set_port_property m_bid VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset_sink
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""
set_interface_property conduit_end IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port conduit_end c_awuser awuser Input "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port conduit_end c_aruser aruser Input "((AXUSER_WIDTH - 1)) - (0) + 1"
add_interface_port conduit_end c_arprot arprot Input 3
add_interface_port conduit_end c_arcache arcache Input 4
add_interface_port conduit_end c_awprot awprot Input 3
add_interface_port conduit_end c_awcache awcache Input 4

