#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561dc30554a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561dc3122f30 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fdde5380018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561dc311f580_0 .net "clk", 0 0, o0x7fdde5380018;  0 drivers
o0x7fdde5380048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561dc3123cb0_0 .net "data_address", 31 0, o0x7fdde5380048;  0 drivers
o0x7fdde5380078 .functor BUFZ 1, C4<z>; HiZ drive
v0x561dc3128f70_0 .net "data_read", 0 0, o0x7fdde5380078;  0 drivers
v0x561dc31292a0_0 .var "data_readdata", 31 0;
o0x7fdde53800d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561dc312a320_0 .net "data_write", 0 0, o0x7fdde53800d8;  0 drivers
o0x7fdde5380108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561dc312c340_0 .net "data_writedata", 31 0, o0x7fdde5380108;  0 drivers
S_0x561dc30fd870 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fdde5380258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561dc31436e0_0 .net "instr_address", 31 0, o0x7fdde5380258;  0 drivers
v0x561dc31437e0_0 .var "instr_readdata", 31 0;
S_0x561dc3110160 .scope module, "srav_tb" "srav_tb" 5 1;
 .timescale 0 0;
v0x561dc3151c80_0 .net "active", 0 0, L_0x561dc316bc60;  1 drivers
v0x561dc3151d40_0 .var "clk", 0 0;
v0x561dc3151de0_0 .var "clk_enable", 0 0;
v0x561dc3151ed0_0 .net "data_address", 31 0, L_0x561dc3169bb0;  1 drivers
v0x561dc3151f70_0 .net "data_read", 0 0, L_0x561dc3167730;  1 drivers
v0x561dc3152060_0 .var "data_readdata", 31 0;
v0x561dc3152130_0 .net "data_write", 0 0, L_0x561dc3167550;  1 drivers
v0x561dc3152200_0 .net "data_writedata", 31 0, L_0x561dc31698a0;  1 drivers
v0x561dc31522d0_0 .net "instr_address", 31 0, L_0x561dc316ab90;  1 drivers
v0x561dc3152430_0 .var "instr_readdata", 31 0;
v0x561dc31524d0_0 .net "register_v0", 31 0, L_0x561dc3169830;  1 drivers
v0x561dc31525c0_0 .var "reset", 0 0;
S_0x561dc3110530 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x561dc3110160;
 .timescale 0 0;
v0x561dc31439b0_0 .var "expected", 31 0;
v0x561dc3143ab0_0 .var "funct", 5 0;
v0x561dc3143b90_0 .var "i", 4 0;
v0x561dc3143c50_0 .var "imm", 15 0;
v0x561dc3143d30_0 .var "imm_instr", 31 0;
v0x561dc3143e60_0 .var "opcode", 5 0;
v0x561dc3143f40_0 .var "r_instr", 31 0;
v0x561dc3144020_0 .var "rd", 4 0;
v0x561dc3144100_0 .var "rs", 4 0;
v0x561dc31441e0_0 .var "rt", 4 0;
v0x561dc31442c0_0 .var "shamt", 4 0;
v0x561dc31443a0_0 .var "test", 31 0;
E_0x561dc309d970 .event posedge, v0x561dc3146150_0;
S_0x561dc3110960 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x561dc3110160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561dc311f460 .functor OR 1, L_0x561dc3162f30, L_0x561dc31631b0, C4<0>, C4<0>;
L_0x561dc308a9a0 .functor BUFZ 1, L_0x561dc3162990, C4<0>, C4<0>, C4<0>;
L_0x561dc3129180 .functor BUFZ 1, L_0x561dc3162b30, C4<0>, C4<0>, C4<0>;
L_0x561dc312a200 .functor BUFZ 1, L_0x561dc3162b30, C4<0>, C4<0>, C4<0>;
L_0x561dc31636f0 .functor AND 1, L_0x561dc3162990, L_0x561dc31639f0, C4<1>, C4<1>;
L_0x561dc312c220 .functor OR 1, L_0x561dc31636f0, L_0x561dc31635d0, C4<0>, C4<0>;
L_0x561dc30ce210 .functor OR 1, L_0x561dc312c220, L_0x561dc3163800, C4<0>, C4<0>;
L_0x561dc3163c90 .functor OR 1, L_0x561dc30ce210, L_0x561dc31652f0, C4<0>, C4<0>;
L_0x561dc3163da0 .functor OR 1, L_0x561dc3163c90, L_0x561dc3164a50, C4<0>, C4<0>;
L_0x561dc3163e60 .functor BUFZ 1, L_0x561dc3162c50, C4<0>, C4<0>, C4<0>;
L_0x561dc3164940 .functor AND 1, L_0x561dc31643b0, L_0x561dc3164710, C4<1>, C4<1>;
L_0x561dc3164a50 .functor OR 1, L_0x561dc31640b0, L_0x561dc3164940, C4<0>, C4<0>;
L_0x561dc31652f0 .functor AND 1, L_0x561dc3164e20, L_0x561dc31650d0, C4<1>, C4<1>;
L_0x561dc3165aa0 .functor OR 1, L_0x561dc3165540, L_0x561dc3165860, C4<0>, C4<0>;
L_0x561dc3164bb0 .functor OR 1, L_0x561dc3166010, L_0x561dc3166310, C4<0>, C4<0>;
L_0x561dc31661f0 .functor AND 1, L_0x561dc3165d20, L_0x561dc3164bb0, C4<1>, C4<1>;
L_0x561dc3166b10 .functor OR 1, L_0x561dc31667a0, L_0x561dc3166a20, C4<0>, C4<0>;
L_0x561dc3166e10 .functor OR 1, L_0x561dc3166b10, L_0x561dc3166c20, C4<0>, C4<0>;
L_0x561dc3166fc0 .functor AND 1, L_0x561dc3162990, L_0x561dc3166e10, C4<1>, C4<1>;
L_0x561dc3167170 .functor AND 1, L_0x561dc3162990, L_0x561dc3167080, C4<1>, C4<1>;
L_0x561dc3167490 .functor AND 1, L_0x561dc3162990, L_0x561dc3166f20, C4<1>, C4<1>;
L_0x561dc3167730 .functor BUFZ 1, L_0x561dc3129180, C4<0>, C4<0>, C4<0>;
L_0x561dc31683c0 .functor AND 1, L_0x561dc316bc60, L_0x561dc3163da0, C4<1>, C4<1>;
L_0x561dc31684d0 .functor OR 1, L_0x561dc3164a50, L_0x561dc31652f0, C4<0>, C4<0>;
L_0x561dc31698a0 .functor BUFZ 32, L_0x561dc3169720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc3169960 .functor BUFZ 32, L_0x561dc31686b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc3169ab0 .functor BUFZ 32, L_0x561dc3169720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc3169bb0 .functor BUFZ 32, v0x561dc3145360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc316a830 .functor AND 1, v0x561dc3151de0_0, L_0x561dc3166fc0, C4<1>, C4<1>;
L_0x561dc316a8a0 .functor AND 1, L_0x561dc316a830, v0x561dc314ee10_0, C4<1>, C4<1>;
L_0x561dc316ab90 .functor BUFZ 32, v0x561dc3146210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc316bc60 .functor BUFZ 1, v0x561dc314ee10_0, C4<0>, C4<0>, C4<0>;
L_0x561dc316be70 .functor AND 1, v0x561dc3151de0_0, v0x561dc314ee10_0, C4<1>, C4<1>;
v0x561dc3148f00_0 .net *"_ivl_100", 31 0, L_0x561dc3164c20;  1 drivers
L_0x7fdde5337498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3149000_0 .net *"_ivl_103", 25 0, L_0x7fdde5337498;  1 drivers
L_0x7fdde53374e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc31490e0_0 .net/2u *"_ivl_104", 31 0, L_0x7fdde53374e0;  1 drivers
v0x561dc31491a0_0 .net *"_ivl_106", 0 0, L_0x561dc3164e20;  1 drivers
v0x561dc3149260_0 .net *"_ivl_109", 5 0, L_0x561dc3165030;  1 drivers
L_0x7fdde5337528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561dc3149340_0 .net/2u *"_ivl_110", 5 0, L_0x7fdde5337528;  1 drivers
v0x561dc3149420_0 .net *"_ivl_112", 0 0, L_0x561dc31650d0;  1 drivers
v0x561dc31494e0_0 .net *"_ivl_116", 31 0, L_0x561dc3165450;  1 drivers
L_0x7fdde5337570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc31495c0_0 .net *"_ivl_119", 25 0, L_0x7fdde5337570;  1 drivers
L_0x7fdde53370a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561dc31496a0_0 .net/2u *"_ivl_12", 5 0, L_0x7fdde53370a8;  1 drivers
L_0x7fdde53375b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561dc3149780_0 .net/2u *"_ivl_120", 31 0, L_0x7fdde53375b8;  1 drivers
v0x561dc3149860_0 .net *"_ivl_122", 0 0, L_0x561dc3165540;  1 drivers
v0x561dc3149920_0 .net *"_ivl_124", 31 0, L_0x561dc3165770;  1 drivers
L_0x7fdde5337600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3149a00_0 .net *"_ivl_127", 25 0, L_0x7fdde5337600;  1 drivers
L_0x7fdde5337648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561dc3149ae0_0 .net/2u *"_ivl_128", 31 0, L_0x7fdde5337648;  1 drivers
v0x561dc3149bc0_0 .net *"_ivl_130", 0 0, L_0x561dc3165860;  1 drivers
v0x561dc3149c80_0 .net *"_ivl_134", 31 0, L_0x561dc3165c30;  1 drivers
L_0x7fdde5337690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3149e70_0 .net *"_ivl_137", 25 0, L_0x7fdde5337690;  1 drivers
L_0x7fdde53376d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3149f50_0 .net/2u *"_ivl_138", 31 0, L_0x7fdde53376d8;  1 drivers
v0x561dc314a030_0 .net *"_ivl_140", 0 0, L_0x561dc3165d20;  1 drivers
v0x561dc314a0f0_0 .net *"_ivl_143", 5 0, L_0x561dc3165f70;  1 drivers
L_0x7fdde5337720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561dc314a1d0_0 .net/2u *"_ivl_144", 5 0, L_0x7fdde5337720;  1 drivers
v0x561dc314a2b0_0 .net *"_ivl_146", 0 0, L_0x561dc3166010;  1 drivers
v0x561dc314a370_0 .net *"_ivl_149", 5 0, L_0x561dc3166270;  1 drivers
L_0x7fdde5337768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561dc314a450_0 .net/2u *"_ivl_150", 5 0, L_0x7fdde5337768;  1 drivers
v0x561dc314a530_0 .net *"_ivl_152", 0 0, L_0x561dc3166310;  1 drivers
v0x561dc314a5f0_0 .net *"_ivl_155", 0 0, L_0x561dc3164bb0;  1 drivers
v0x561dc314a6b0_0 .net *"_ivl_159", 1 0, L_0x561dc31666b0;  1 drivers
L_0x7fdde53370f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561dc314a790_0 .net/2u *"_ivl_16", 5 0, L_0x7fdde53370f0;  1 drivers
L_0x7fdde53377b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561dc314a870_0 .net/2u *"_ivl_160", 1 0, L_0x7fdde53377b0;  1 drivers
v0x561dc314a950_0 .net *"_ivl_162", 0 0, L_0x561dc31667a0;  1 drivers
L_0x7fdde53377f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561dc314aa10_0 .net/2u *"_ivl_164", 5 0, L_0x7fdde53377f8;  1 drivers
v0x561dc314aaf0_0 .net *"_ivl_166", 0 0, L_0x561dc3166a20;  1 drivers
v0x561dc314adc0_0 .net *"_ivl_169", 0 0, L_0x561dc3166b10;  1 drivers
L_0x7fdde5337840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561dc314ae80_0 .net/2u *"_ivl_170", 5 0, L_0x7fdde5337840;  1 drivers
v0x561dc314af60_0 .net *"_ivl_172", 0 0, L_0x561dc3166c20;  1 drivers
v0x561dc314b020_0 .net *"_ivl_175", 0 0, L_0x561dc3166e10;  1 drivers
L_0x7fdde5337888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561dc314b0e0_0 .net/2u *"_ivl_178", 5 0, L_0x7fdde5337888;  1 drivers
v0x561dc314b1c0_0 .net *"_ivl_180", 0 0, L_0x561dc3167080;  1 drivers
L_0x7fdde53378d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561dc314b280_0 .net/2u *"_ivl_184", 5 0, L_0x7fdde53378d0;  1 drivers
v0x561dc314b360_0 .net *"_ivl_186", 0 0, L_0x561dc3166f20;  1 drivers
L_0x7fdde5337918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561dc314b420_0 .net/2u *"_ivl_190", 0 0, L_0x7fdde5337918;  1 drivers
v0x561dc314b500_0 .net *"_ivl_20", 31 0, L_0x561dc3162df0;  1 drivers
L_0x7fdde5337960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561dc314b5e0_0 .net/2u *"_ivl_200", 4 0, L_0x7fdde5337960;  1 drivers
v0x561dc314b6c0_0 .net *"_ivl_203", 4 0, L_0x561dc3167c50;  1 drivers
v0x561dc314b7a0_0 .net *"_ivl_205", 4 0, L_0x561dc3167e70;  1 drivers
v0x561dc314b880_0 .net *"_ivl_206", 4 0, L_0x561dc3167f10;  1 drivers
v0x561dc314b960_0 .net *"_ivl_213", 0 0, L_0x561dc31684d0;  1 drivers
L_0x7fdde53379a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561dc314ba20_0 .net/2u *"_ivl_214", 31 0, L_0x7fdde53379a8;  1 drivers
v0x561dc314bb00_0 .net *"_ivl_216", 31 0, L_0x561dc3168610;  1 drivers
v0x561dc314bbe0_0 .net *"_ivl_218", 31 0, L_0x561dc31688c0;  1 drivers
v0x561dc314bcc0_0 .net *"_ivl_220", 31 0, L_0x561dc3168a50;  1 drivers
v0x561dc314bda0_0 .net *"_ivl_222", 31 0, L_0x561dc3168d90;  1 drivers
L_0x7fdde5337138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314be80_0 .net *"_ivl_23", 25 0, L_0x7fdde5337138;  1 drivers
v0x561dc314bf60_0 .net *"_ivl_235", 0 0, L_0x561dc316a830;  1 drivers
L_0x7fdde5337b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561dc314c020_0 .net/2u *"_ivl_238", 31 0, L_0x7fdde5337b58;  1 drivers
L_0x7fdde5337180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561dc314c100_0 .net/2u *"_ivl_24", 31 0, L_0x7fdde5337180;  1 drivers
v0x561dc314c1e0_0 .net *"_ivl_243", 15 0, L_0x561dc316acf0;  1 drivers
v0x561dc314c2c0_0 .net *"_ivl_244", 17 0, L_0x561dc316af60;  1 drivers
L_0x7fdde5337ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561dc314c3a0_0 .net *"_ivl_247", 1 0, L_0x7fdde5337ba0;  1 drivers
v0x561dc314c480_0 .net *"_ivl_250", 15 0, L_0x561dc316b0a0;  1 drivers
L_0x7fdde5337be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561dc314c560_0 .net *"_ivl_252", 1 0, L_0x7fdde5337be8;  1 drivers
v0x561dc314c640_0 .net *"_ivl_255", 0 0, L_0x561dc316b4b0;  1 drivers
L_0x7fdde5337c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561dc314c720_0 .net/2u *"_ivl_256", 13 0, L_0x7fdde5337c30;  1 drivers
L_0x7fdde5337c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314c800_0 .net/2u *"_ivl_258", 13 0, L_0x7fdde5337c78;  1 drivers
v0x561dc314ccf0_0 .net *"_ivl_26", 0 0, L_0x561dc3162f30;  1 drivers
v0x561dc314cdb0_0 .net *"_ivl_260", 13 0, L_0x561dc316b790;  1 drivers
v0x561dc314ce90_0 .net *"_ivl_28", 31 0, L_0x561dc31630c0;  1 drivers
L_0x7fdde53371c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314cf70_0 .net *"_ivl_31", 25 0, L_0x7fdde53371c8;  1 drivers
L_0x7fdde5337210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561dc314d050_0 .net/2u *"_ivl_32", 31 0, L_0x7fdde5337210;  1 drivers
v0x561dc314d130_0 .net *"_ivl_34", 0 0, L_0x561dc31631b0;  1 drivers
v0x561dc314d1f0_0 .net *"_ivl_4", 31 0, L_0x561dc3152830;  1 drivers
v0x561dc314d2d0_0 .net *"_ivl_45", 2 0, L_0x561dc31634a0;  1 drivers
L_0x7fdde5337258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561dc314d3b0_0 .net/2u *"_ivl_46", 2 0, L_0x7fdde5337258;  1 drivers
v0x561dc314d490_0 .net *"_ivl_51", 2 0, L_0x561dc3163760;  1 drivers
L_0x7fdde53372a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561dc314d570_0 .net/2u *"_ivl_52", 2 0, L_0x7fdde53372a0;  1 drivers
v0x561dc314d650_0 .net *"_ivl_57", 0 0, L_0x561dc31639f0;  1 drivers
v0x561dc314d710_0 .net *"_ivl_59", 0 0, L_0x561dc31636f0;  1 drivers
v0x561dc314d7d0_0 .net *"_ivl_61", 0 0, L_0x561dc312c220;  1 drivers
v0x561dc314d890_0 .net *"_ivl_63", 0 0, L_0x561dc30ce210;  1 drivers
v0x561dc314d950_0 .net *"_ivl_65", 0 0, L_0x561dc3163c90;  1 drivers
L_0x7fdde5337018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314da10_0 .net *"_ivl_7", 25 0, L_0x7fdde5337018;  1 drivers
v0x561dc314daf0_0 .net *"_ivl_70", 31 0, L_0x561dc3163f80;  1 drivers
L_0x7fdde53372e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314dbd0_0 .net *"_ivl_73", 25 0, L_0x7fdde53372e8;  1 drivers
L_0x7fdde5337330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561dc314dcb0_0 .net/2u *"_ivl_74", 31 0, L_0x7fdde5337330;  1 drivers
v0x561dc314dd90_0 .net *"_ivl_76", 0 0, L_0x561dc31640b0;  1 drivers
v0x561dc314de50_0 .net *"_ivl_78", 31 0, L_0x561dc3164220;  1 drivers
L_0x7fdde5337060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314df30_0 .net/2u *"_ivl_8", 31 0, L_0x7fdde5337060;  1 drivers
L_0x7fdde5337378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314e010_0 .net *"_ivl_81", 25 0, L_0x7fdde5337378;  1 drivers
L_0x7fdde53373c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561dc314e0f0_0 .net/2u *"_ivl_82", 31 0, L_0x7fdde53373c0;  1 drivers
v0x561dc314e1d0_0 .net *"_ivl_84", 0 0, L_0x561dc31643b0;  1 drivers
v0x561dc314e290_0 .net *"_ivl_87", 0 0, L_0x561dc3164520;  1 drivers
v0x561dc314e370_0 .net *"_ivl_88", 31 0, L_0x561dc31642c0;  1 drivers
L_0x7fdde5337408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc314e450_0 .net *"_ivl_91", 30 0, L_0x7fdde5337408;  1 drivers
L_0x7fdde5337450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561dc314e530_0 .net/2u *"_ivl_92", 31 0, L_0x7fdde5337450;  1 drivers
v0x561dc314e610_0 .net *"_ivl_94", 0 0, L_0x561dc3164710;  1 drivers
v0x561dc314e6d0_0 .net *"_ivl_97", 0 0, L_0x561dc3164940;  1 drivers
v0x561dc314e790_0 .net "active", 0 0, L_0x561dc316bc60;  alias, 1 drivers
v0x561dc314e850_0 .net "alu_op1", 31 0, L_0x561dc3169960;  1 drivers
v0x561dc314e910_0 .net "alu_op2", 31 0, L_0x561dc3169ab0;  1 drivers
v0x561dc314e9d0_0 .net "alui_instr", 0 0, L_0x561dc31635d0;  1 drivers
v0x561dc314ea90_0 .net "b_flag", 0 0, v0x561dc3144e90_0;  1 drivers
v0x561dc314eb30_0 .net "b_imm", 17 0, L_0x561dc316b370;  1 drivers
v0x561dc314ebf0_0 .net "b_offset", 31 0, L_0x561dc316b920;  1 drivers
v0x561dc314ecd0_0 .net "clk", 0 0, v0x561dc3151d40_0;  1 drivers
v0x561dc314ed70_0 .net "clk_enable", 0 0, v0x561dc3151de0_0;  1 drivers
v0x561dc314ee10_0 .var "cpu_active", 0 0;
v0x561dc314eeb0_0 .net "curr_addr", 31 0, v0x561dc3146210_0;  1 drivers
v0x561dc314efa0_0 .net "curr_addr_p4", 31 0, L_0x561dc316aaf0;  1 drivers
v0x561dc314f060_0 .net "data_address", 31 0, L_0x561dc3169bb0;  alias, 1 drivers
v0x561dc314f140_0 .net "data_read", 0 0, L_0x561dc3167730;  alias, 1 drivers
v0x561dc314f200_0 .net "data_readdata", 31 0, v0x561dc3152060_0;  1 drivers
v0x561dc314f2e0_0 .net "data_write", 0 0, L_0x561dc3167550;  alias, 1 drivers
v0x561dc314f3a0_0 .net "data_writedata", 31 0, L_0x561dc31698a0;  alias, 1 drivers
v0x561dc314f480_0 .net "funct_code", 5 0, L_0x561dc3152700;  1 drivers
v0x561dc314f560_0 .net "hi_out", 31 0, v0x561dc31468a0_0;  1 drivers
v0x561dc314f650_0 .net "hl_reg_enable", 0 0, L_0x561dc316a8a0;  1 drivers
v0x561dc314f6f0_0 .net "instr_address", 31 0, L_0x561dc316ab90;  alias, 1 drivers
v0x561dc314f7b0_0 .net "instr_opcode", 5 0, L_0x561dc3152660;  1 drivers
v0x561dc314f890_0 .net "instr_readdata", 31 0, v0x561dc3152430_0;  1 drivers
v0x561dc314f950_0 .net "j_imm", 0 0, L_0x561dc3165aa0;  1 drivers
v0x561dc314f9f0_0 .net "j_reg", 0 0, L_0x561dc31661f0;  1 drivers
v0x561dc314fab0_0 .net "l_type", 0 0, L_0x561dc3163800;  1 drivers
v0x561dc314fb70_0 .net "link_const", 0 0, L_0x561dc3164a50;  1 drivers
v0x561dc314fc30_0 .net "link_reg", 0 0, L_0x561dc31652f0;  1 drivers
v0x561dc314fcf0_0 .net "lo_out", 31 0, v0x561dc31470f0_0;  1 drivers
v0x561dc314fde0_0 .net "lw", 0 0, L_0x561dc3162b30;  1 drivers
v0x561dc314fe80_0 .net "mem_read", 0 0, L_0x561dc3129180;  1 drivers
v0x561dc314ff40_0 .net "mem_to_reg", 0 0, L_0x561dc312a200;  1 drivers
v0x561dc3150810_0 .net "mem_write", 0 0, L_0x561dc3163e60;  1 drivers
v0x561dc31508d0_0 .net "memaddroffset", 31 0, v0x561dc3145360_0;  1 drivers
v0x561dc31509c0_0 .net "mfhi", 0 0, L_0x561dc3167170;  1 drivers
v0x561dc3150a60_0 .net "mflo", 0 0, L_0x561dc3167490;  1 drivers
v0x561dc3150b20_0 .net "movefrom", 0 0, L_0x561dc311f460;  1 drivers
v0x561dc3150be0_0 .net "muldiv", 0 0, L_0x561dc3166fc0;  1 drivers
v0x561dc3150ca0_0 .var "next_instr_addr", 31 0;
v0x561dc3150d90_0 .net "pc_enable", 0 0, L_0x561dc316be70;  1 drivers
v0x561dc3150e60_0 .net "r_format", 0 0, L_0x561dc3162990;  1 drivers
v0x561dc3150f00_0 .net "reg_a_read_data", 31 0, L_0x561dc31686b0;  1 drivers
v0x561dc3150fd0_0 .net "reg_a_read_index", 4 0, L_0x561dc3167900;  1 drivers
v0x561dc31510a0_0 .net "reg_b_read_data", 31 0, L_0x561dc3169720;  1 drivers
v0x561dc3151170_0 .net "reg_b_read_index", 4 0, L_0x561dc3167b60;  1 drivers
v0x561dc3151240_0 .net "reg_dst", 0 0, L_0x561dc308a9a0;  1 drivers
v0x561dc31512e0_0 .net "reg_write", 0 0, L_0x561dc3163da0;  1 drivers
v0x561dc31513a0_0 .net "reg_write_data", 31 0, L_0x561dc3168f20;  1 drivers
v0x561dc3151490_0 .net "reg_write_enable", 0 0, L_0x561dc31683c0;  1 drivers
v0x561dc3151560_0 .net "reg_write_index", 4 0, L_0x561dc3168230;  1 drivers
v0x561dc3151630_0 .net "register_v0", 31 0, L_0x561dc3169830;  alias, 1 drivers
v0x561dc3151700_0 .net "reset", 0 0, v0x561dc31525c0_0;  1 drivers
v0x561dc3151830_0 .net "result", 31 0, v0x561dc31457c0_0;  1 drivers
v0x561dc3151900_0 .net "result_hi", 31 0, v0x561dc31450c0_0;  1 drivers
v0x561dc31519a0_0 .net "result_lo", 31 0, v0x561dc3145280_0;  1 drivers
v0x561dc3151a40_0 .net "sw", 0 0, L_0x561dc3162c50;  1 drivers
E_0x561dc30a04f0/0 .event anyedge, v0x561dc3144e90_0, v0x561dc314efa0_0, v0x561dc314ebf0_0, v0x561dc314f950_0;
E_0x561dc30a04f0/1 .event anyedge, v0x561dc31451a0_0, v0x561dc314f9f0_0, v0x561dc3147ee0_0;
E_0x561dc30a04f0 .event/or E_0x561dc30a04f0/0, E_0x561dc30a04f0/1;
L_0x561dc3152660 .part v0x561dc3152430_0, 26, 6;
L_0x561dc3152700 .part v0x561dc3152430_0, 0, 6;
L_0x561dc3152830 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337018;
L_0x561dc3162990 .cmp/eq 32, L_0x561dc3152830, L_0x7fdde5337060;
L_0x561dc3162b30 .cmp/eq 6, L_0x561dc3152660, L_0x7fdde53370a8;
L_0x561dc3162c50 .cmp/eq 6, L_0x561dc3152660, L_0x7fdde53370f0;
L_0x561dc3162df0 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337138;
L_0x561dc3162f30 .cmp/eq 32, L_0x561dc3162df0, L_0x7fdde5337180;
L_0x561dc31630c0 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde53371c8;
L_0x561dc31631b0 .cmp/eq 32, L_0x561dc31630c0, L_0x7fdde5337210;
L_0x561dc31634a0 .part L_0x561dc3152660, 3, 3;
L_0x561dc31635d0 .cmp/eq 3, L_0x561dc31634a0, L_0x7fdde5337258;
L_0x561dc3163760 .part L_0x561dc3152660, 3, 3;
L_0x561dc3163800 .cmp/eq 3, L_0x561dc3163760, L_0x7fdde53372a0;
L_0x561dc31639f0 .reduce/nor L_0x561dc3166fc0;
L_0x561dc3163f80 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde53372e8;
L_0x561dc31640b0 .cmp/eq 32, L_0x561dc3163f80, L_0x7fdde5337330;
L_0x561dc3164220 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337378;
L_0x561dc31643b0 .cmp/eq 32, L_0x561dc3164220, L_0x7fdde53373c0;
L_0x561dc3164520 .part v0x561dc3152430_0, 20, 1;
L_0x561dc31642c0 .concat [ 1 31 0 0], L_0x561dc3164520, L_0x7fdde5337408;
L_0x561dc3164710 .cmp/eq 32, L_0x561dc31642c0, L_0x7fdde5337450;
L_0x561dc3164c20 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337498;
L_0x561dc3164e20 .cmp/eq 32, L_0x561dc3164c20, L_0x7fdde53374e0;
L_0x561dc3165030 .part v0x561dc3152430_0, 0, 6;
L_0x561dc31650d0 .cmp/eq 6, L_0x561dc3165030, L_0x7fdde5337528;
L_0x561dc3165450 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337570;
L_0x561dc3165540 .cmp/eq 32, L_0x561dc3165450, L_0x7fdde53375b8;
L_0x561dc3165770 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337600;
L_0x561dc3165860 .cmp/eq 32, L_0x561dc3165770, L_0x7fdde5337648;
L_0x561dc3165c30 .concat [ 6 26 0 0], L_0x561dc3152660, L_0x7fdde5337690;
L_0x561dc3165d20 .cmp/eq 32, L_0x561dc3165c30, L_0x7fdde53376d8;
L_0x561dc3165f70 .part v0x561dc3152430_0, 0, 6;
L_0x561dc3166010 .cmp/eq 6, L_0x561dc3165f70, L_0x7fdde5337720;
L_0x561dc3166270 .part v0x561dc3152430_0, 0, 6;
L_0x561dc3166310 .cmp/eq 6, L_0x561dc3166270, L_0x7fdde5337768;
L_0x561dc31666b0 .part L_0x561dc3152700, 3, 2;
L_0x561dc31667a0 .cmp/eq 2, L_0x561dc31666b0, L_0x7fdde53377b0;
L_0x561dc3166a20 .cmp/eq 6, L_0x561dc3152700, L_0x7fdde53377f8;
L_0x561dc3166c20 .cmp/eq 6, L_0x561dc3152700, L_0x7fdde5337840;
L_0x561dc3167080 .cmp/eq 6, L_0x561dc3152700, L_0x7fdde5337888;
L_0x561dc3166f20 .cmp/eq 6, L_0x561dc3152700, L_0x7fdde53378d0;
L_0x561dc3167550 .functor MUXZ 1, L_0x7fdde5337918, L_0x561dc3163e60, L_0x561dc316bc60, C4<>;
L_0x561dc3167900 .part v0x561dc3152430_0, 21, 5;
L_0x561dc3167b60 .part v0x561dc3152430_0, 16, 5;
L_0x561dc3167c50 .part v0x561dc3152430_0, 11, 5;
L_0x561dc3167e70 .part v0x561dc3152430_0, 16, 5;
L_0x561dc3167f10 .functor MUXZ 5, L_0x561dc3167e70, L_0x561dc3167c50, L_0x561dc308a9a0, C4<>;
L_0x561dc3168230 .functor MUXZ 5, L_0x561dc3167f10, L_0x7fdde5337960, L_0x561dc3164a50, C4<>;
L_0x561dc3168610 .arith/sum 32, L_0x561dc316aaf0, L_0x7fdde53379a8;
L_0x561dc31688c0 .functor MUXZ 32, v0x561dc31457c0_0, v0x561dc3152060_0, L_0x561dc312a200, C4<>;
L_0x561dc3168a50 .functor MUXZ 32, L_0x561dc31688c0, v0x561dc31470f0_0, L_0x561dc3167490, C4<>;
L_0x561dc3168d90 .functor MUXZ 32, L_0x561dc3168a50, v0x561dc31468a0_0, L_0x561dc3167170, C4<>;
L_0x561dc3168f20 .functor MUXZ 32, L_0x561dc3168d90, L_0x561dc3168610, L_0x561dc31684d0, C4<>;
L_0x561dc316aaf0 .arith/sum 32, v0x561dc3146210_0, L_0x7fdde5337b58;
L_0x561dc316acf0 .part v0x561dc3152430_0, 0, 16;
L_0x561dc316af60 .concat [ 16 2 0 0], L_0x561dc316acf0, L_0x7fdde5337ba0;
L_0x561dc316b0a0 .part L_0x561dc316af60, 0, 16;
L_0x561dc316b370 .concat [ 2 16 0 0], L_0x7fdde5337be8, L_0x561dc316b0a0;
L_0x561dc316b4b0 .part L_0x561dc316b370, 17, 1;
L_0x561dc316b790 .functor MUXZ 14, L_0x7fdde5337c78, L_0x7fdde5337c30, L_0x561dc316b4b0, C4<>;
L_0x561dc316b920 .concat [ 18 14 0 0], L_0x561dc316b370, L_0x561dc316b790;
S_0x561dc3122b60 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x561dc3110960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561dc3144740_0 .net *"_ivl_10", 15 0, L_0x561dc3169ef0;  1 drivers
v0x561dc3144840_0 .net *"_ivl_13", 15 0, L_0x561dc316a030;  1 drivers
L_0x7fdde5337b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3144920_0 .net/2u *"_ivl_16", 15 0, L_0x7fdde5337b10;  1 drivers
v0x561dc31449e0_0 .net *"_ivl_19", 15 0, L_0x561dc316a460;  1 drivers
v0x561dc3144ac0_0 .net *"_ivl_5", 0 0, L_0x561dc3169e50;  1 drivers
L_0x7fdde5337a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x561dc3144bf0_0 .net/2u *"_ivl_6", 15 0, L_0x7fdde5337a80;  1 drivers
L_0x7fdde5337ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561dc3144cd0_0 .net/2u *"_ivl_8", 15 0, L_0x7fdde5337ac8;  1 drivers
v0x561dc3144db0_0 .net "addr_rt", 4 0, L_0x561dc316a730;  1 drivers
v0x561dc3144e90_0 .var "b_flag", 0 0;
v0x561dc3144fe0_0 .net "funct", 5 0, L_0x561dc3169db0;  1 drivers
v0x561dc31450c0_0 .var "hi", 31 0;
v0x561dc31451a0_0 .net "instructionword", 31 0, v0x561dc3152430_0;  alias, 1 drivers
v0x561dc3145280_0 .var "lo", 31 0;
v0x561dc3145360_0 .var "memaddroffset", 31 0;
v0x561dc3145440_0 .var "multresult", 63 0;
v0x561dc3145520_0 .net "op1", 31 0, L_0x561dc3169960;  alias, 1 drivers
v0x561dc3145600_0 .net "op2", 31 0, L_0x561dc3169ab0;  alias, 1 drivers
v0x561dc31456e0_0 .net "opcode", 5 0, L_0x561dc3169d10;  1 drivers
v0x561dc31457c0_0 .var "result", 31 0;
v0x561dc31458a0_0 .net "shamt", 4 0, L_0x561dc316a690;  1 drivers
v0x561dc3145980_0 .net/s "sign_op1", 31 0, L_0x561dc3169960;  alias, 1 drivers
v0x561dc3145a40_0 .net/s "sign_op2", 31 0, L_0x561dc3169ab0;  alias, 1 drivers
v0x561dc3145ae0_0 .net "simmediatedata", 31 0, L_0x561dc316a2e0;  1 drivers
v0x561dc3145ba0_0 .net "uimmediatedata", 31 0, L_0x561dc316a500;  1 drivers
v0x561dc3145c80_0 .net "unsign_op1", 31 0, L_0x561dc3169960;  alias, 1 drivers
v0x561dc3145d40_0 .net "unsign_op2", 31 0, L_0x561dc3169ab0;  alias, 1 drivers
E_0x561dc30777b0/0 .event anyedge, v0x561dc31456e0_0, v0x561dc3144fe0_0, v0x561dc3145600_0, v0x561dc31458a0_0;
E_0x561dc30777b0/1 .event anyedge, v0x561dc3145520_0, v0x561dc3145440_0, v0x561dc3144db0_0, v0x561dc3145ae0_0;
E_0x561dc30777b0/2 .event anyedge, v0x561dc3145ba0_0;
E_0x561dc30777b0 .event/or E_0x561dc30777b0/0, E_0x561dc30777b0/1, E_0x561dc30777b0/2;
L_0x561dc3169d10 .part v0x561dc3152430_0, 26, 6;
L_0x561dc3169db0 .part v0x561dc3152430_0, 0, 6;
L_0x561dc3169e50 .part v0x561dc3152430_0, 15, 1;
L_0x561dc3169ef0 .functor MUXZ 16, L_0x7fdde5337ac8, L_0x7fdde5337a80, L_0x561dc3169e50, C4<>;
L_0x561dc316a030 .part v0x561dc3152430_0, 0, 16;
L_0x561dc316a2e0 .concat [ 16 16 0 0], L_0x561dc316a030, L_0x561dc3169ef0;
L_0x561dc316a460 .part v0x561dc3152430_0, 0, 16;
L_0x561dc316a500 .concat [ 16 16 0 0], L_0x561dc316a460, L_0x7fdde5337b10;
L_0x561dc316a690 .part v0x561dc3152430_0, 6, 5;
L_0x561dc316a730 .part v0x561dc3152430_0, 16, 5;
S_0x561dc3145fa0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x561dc3110960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561dc3146150_0 .net "clk", 0 0, v0x561dc3151d40_0;  alias, 1 drivers
v0x561dc3146210_0 .var "curr_addr", 31 0;
v0x561dc31462f0_0 .net "enable", 0 0, L_0x561dc316be70;  alias, 1 drivers
v0x561dc3146390_0 .net "next_addr", 31 0, v0x561dc3150ca0_0;  1 drivers
v0x561dc3146470_0 .net "reset", 0 0, v0x561dc31525c0_0;  alias, 1 drivers
S_0x561dc3146620 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x561dc3110960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561dc3146800_0 .net "clk", 0 0, v0x561dc3151d40_0;  alias, 1 drivers
v0x561dc31468a0_0 .var "data", 31 0;
v0x561dc3146960_0 .net "data_in", 31 0, v0x561dc31450c0_0;  alias, 1 drivers
v0x561dc3146a60_0 .net "data_out", 31 0, v0x561dc31468a0_0;  alias, 1 drivers
v0x561dc3146b20_0 .net "enable", 0 0, L_0x561dc316a8a0;  alias, 1 drivers
v0x561dc3146c30_0 .net "reset", 0 0, v0x561dc31525c0_0;  alias, 1 drivers
S_0x561dc3146d80 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x561dc3110960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561dc3146fe0_0 .net "clk", 0 0, v0x561dc3151d40_0;  alias, 1 drivers
v0x561dc31470f0_0 .var "data", 31 0;
v0x561dc31471d0_0 .net "data_in", 31 0, v0x561dc3145280_0;  alias, 1 drivers
v0x561dc31472a0_0 .net "data_out", 31 0, v0x561dc31470f0_0;  alias, 1 drivers
v0x561dc3147360_0 .net "enable", 0 0, L_0x561dc316a8a0;  alias, 1 drivers
v0x561dc3147450_0 .net "reset", 0 0, v0x561dc31525c0_0;  alias, 1 drivers
S_0x561dc31475c0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x561dc3110960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561dc31686b0 .functor BUFZ 32, L_0x561dc31692c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561dc3169720 .functor BUFZ 32, L_0x561dc3169540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561dc3148340_2 .array/port v0x561dc3148340, 2;
L_0x561dc3169830 .functor BUFZ 32, v0x561dc3148340_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561dc31477f0_0 .net *"_ivl_0", 31 0, L_0x561dc31692c0;  1 drivers
v0x561dc31478f0_0 .net *"_ivl_10", 6 0, L_0x561dc31695e0;  1 drivers
L_0x7fdde5337a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561dc31479d0_0 .net *"_ivl_13", 1 0, L_0x7fdde5337a38;  1 drivers
v0x561dc3147a90_0 .net *"_ivl_2", 6 0, L_0x561dc3169360;  1 drivers
L_0x7fdde53379f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561dc3147b70_0 .net *"_ivl_5", 1 0, L_0x7fdde53379f0;  1 drivers
v0x561dc3147ca0_0 .net *"_ivl_8", 31 0, L_0x561dc3169540;  1 drivers
v0x561dc3147d80_0 .net "r_clk", 0 0, v0x561dc3151d40_0;  alias, 1 drivers
v0x561dc3147e20_0 .net "r_clk_enable", 0 0, v0x561dc3151de0_0;  alias, 1 drivers
v0x561dc3147ee0_0 .net "read_data1", 31 0, L_0x561dc31686b0;  alias, 1 drivers
v0x561dc3147fc0_0 .net "read_data2", 31 0, L_0x561dc3169720;  alias, 1 drivers
v0x561dc31480a0_0 .net "read_reg1", 4 0, L_0x561dc3167900;  alias, 1 drivers
v0x561dc3148180_0 .net "read_reg2", 4 0, L_0x561dc3167b60;  alias, 1 drivers
v0x561dc3148260_0 .net "register_v0", 31 0, L_0x561dc3169830;  alias, 1 drivers
v0x561dc3148340 .array "registers", 0 31, 31 0;
v0x561dc3148910_0 .net "reset", 0 0, v0x561dc31525c0_0;  alias, 1 drivers
v0x561dc31489b0_0 .net "write_control", 0 0, L_0x561dc31683c0;  alias, 1 drivers
v0x561dc3148a70_0 .net "write_data", 31 0, L_0x561dc3168f20;  alias, 1 drivers
v0x561dc3148c60_0 .net "write_reg", 4 0, L_0x561dc3168230;  alias, 1 drivers
L_0x561dc31692c0 .array/port v0x561dc3148340, L_0x561dc3169360;
L_0x561dc3169360 .concat [ 5 2 0 0], L_0x561dc3167900, L_0x7fdde53379f0;
L_0x561dc3169540 .array/port v0x561dc3148340, L_0x561dc31695e0;
L_0x561dc31695e0 .concat [ 5 2 0 0], L_0x561dc3167b60, L_0x7fdde5337a38;
    .scope S_0x561dc31475c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561dc3148340, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561dc31475c0;
T_1 ;
    %wait E_0x561dc309d970;
    %load/vec4 v0x561dc3148910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561dc3147e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561dc31489b0_0;
    %load/vec4 v0x561dc3148c60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561dc3148a70_0;
    %load/vec4 v0x561dc3148c60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561dc3148340, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561dc3122b60;
T_2 ;
    %wait E_0x561dc30777b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %load/vec4 v0x561dc31456e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x561dc3144fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc31458a0_0;
    %shiftl 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc31458a0_0;
    %shiftr 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc31458a0_0;
    %shiftr 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc3145c80_0;
    %shiftl 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc3145c80_0;
    %shiftr 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x561dc3145d40_0;
    %ix/getv 4, v0x561dc3145c80_0;
    %shiftr 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x561dc3145980_0;
    %pad/s 64;
    %load/vec4 v0x561dc3145a40_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561dc3145440_0, 0, 64;
    %load/vec4 v0x561dc3145440_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561dc31450c0_0, 0, 32;
    %load/vec4 v0x561dc3145440_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561dc3145280_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x561dc3145c80_0;
    %pad/u 64;
    %load/vec4 v0x561dc3145d40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561dc3145440_0, 0, 64;
    %load/vec4 v0x561dc3145440_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561dc31450c0_0, 0, 32;
    %load/vec4 v0x561dc3145440_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561dc3145280_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145a40_0;
    %mod/s;
    %store/vec4 v0x561dc31450c0_0, 0, 32;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145a40_0;
    %div/s;
    %store/vec4 v0x561dc3145280_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %mod;
    %store/vec4 v0x561dc31450c0_0, 0, 32;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %div;
    %store/vec4 v0x561dc3145280_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x561dc3145520_0;
    %store/vec4 v0x561dc31450c0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x561dc3145520_0;
    %store/vec4 v0x561dc3145280_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145a40_0;
    %add;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %add;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145a40_0;
    %sub;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %sub;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %and;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %or;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %xor;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %or;
    %inv;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145a40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x561dc3144db0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x561dc3145520_0;
    %load/vec4 v0x561dc3145600_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x561dc3145520_0;
    %load/vec4 v0x561dc3145600_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x561dc3145520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3144e90_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x561dc3145980_0;
    %load/vec4 v0x561dc3145ae0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ba0_0;
    %and;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ba0_0;
    %or;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ba0_0;
    %xor;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x561dc3145ba0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561dc31457c0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x561dc3145c80_0;
    %load/vec4 v0x561dc3145ae0_0;
    %add;
    %store/vec4 v0x561dc3145360_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561dc3146d80;
T_3 ;
    %wait E_0x561dc309d970;
    %load/vec4 v0x561dc3147450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561dc31470f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561dc3147360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561dc31471d0_0;
    %assign/vec4 v0x561dc31470f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561dc3146620;
T_4 ;
    %wait E_0x561dc309d970;
    %load/vec4 v0x561dc3146c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561dc31468a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561dc3146b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561dc3146960_0;
    %assign/vec4 v0x561dc31468a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561dc3145fa0;
T_5 ;
    %wait E_0x561dc309d970;
    %load/vec4 v0x561dc3146470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561dc3146210_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561dc31462f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561dc3146390_0;
    %assign/vec4 v0x561dc3146210_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561dc3110960;
T_6 ;
    %wait E_0x561dc309d970;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x561dc3151700_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561dc314f890_0, v0x561dc314e790_0, v0x561dc31512e0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561dc3150fd0_0, v0x561dc3151170_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561dc3150f00_0, v0x561dc31510a0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561dc31513a0_0, v0x561dc3151830_0, v0x561dc3151560_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561dc3150be0_0, v0x561dc31519a0_0, v0x561dc3151900_0, v0x561dc314fcf0_0, v0x561dc314f560_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x561dc314eeb0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x561dc3110960;
T_7 ;
    %wait E_0x561dc30a04f0;
    %load/vec4 v0x561dc314ea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561dc314efa0_0;
    %load/vec4 v0x561dc314ebf0_0;
    %add;
    %store/vec4 v0x561dc3150ca0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561dc314f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561dc314efa0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561dc314f890_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561dc3150ca0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561dc314f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x561dc3150f00_0;
    %store/vec4 v0x561dc3150ca0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561dc314efa0_0;
    %store/vec4 v0x561dc3150ca0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561dc3110960;
T_8 ;
    %wait E_0x561dc309d970;
    %load/vec4 v0x561dc3151700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc314ee10_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561dc314eeb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561dc314ee10_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561dc3110160;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc3151d40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561dc3151d40_0;
    %inv;
    %store/vec4 v0x561dc3151d40_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x561dc3110160;
T_10 ;
    %fork t_1, S_0x561dc3110530;
    %jmp t_0;
    .scope S_0x561dc3110530;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc31525c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dc3151de0_0, 0, 1;
    %wait E_0x561dc309d970;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dc31525c0_0, 0, 1;
    %wait E_0x561dc309d970;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561dc3152060_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561dc3143e60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561dc3144100_0, 0, 5;
    %load/vec4 v0x561dc3143b90_0;
    %store/vec4 v0x561dc31441e0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561dc3143c50_0, 0, 16;
    %load/vec4 v0x561dc3143e60_0;
    %load/vec4 v0x561dc3144100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc31441e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc3143c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561dc3143d30_0, 0, 32;
    %load/vec4 v0x561dc3143d30_0;
    %store/vec4 v0x561dc3152430_0, 0, 32;
    %load/vec4 v0x561dc3152060_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x561dc3152060_0, 0, 32;
    %vpi_call/w 5 76 "$display", "%h", v0x561dc3152060_0 {0 0 0};
    %wait E_0x561dc309d970;
    %delay 2, 0;
    %load/vec4 v0x561dc3152130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x561dc3151f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x561dc3143b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561dc3143e60_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x561dc3143ab0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561dc31442c0_0, 0, 5;
    %load/vec4 v0x561dc3143b90_0;
    %subi 1, 0, 5;
    %store/vec4 v0x561dc3144100_0, 0, 5;
    %load/vec4 v0x561dc3143b90_0;
    %store/vec4 v0x561dc31441e0_0, 0, 5;
    %load/vec4 v0x561dc3143b90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561dc3144020_0, 0, 5;
    %load/vec4 v0x561dc3143e60_0;
    %load/vec4 v0x561dc3144100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc31441e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc3144020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc31442c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc3143ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561dc3143f40_0, 0, 32;
    %load/vec4 v0x561dc3143f40_0;
    %store/vec4 v0x561dc3152430_0, 0, 32;
    %wait E_0x561dc309d970;
    %delay 2, 0;
    %load/vec4 v0x561dc3143b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561dc31443a0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561dc3143e60_0, 0, 6;
    %load/vec4 v0x561dc3143b90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561dc3144100_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561dc31441e0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561dc3143c50_0, 0, 16;
    %load/vec4 v0x561dc3143e60_0;
    %load/vec4 v0x561dc3144100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc31441e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561dc3143c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561dc3143d30_0, 0, 32;
    %load/vec4 v0x561dc3143d30_0;
    %store/vec4 v0x561dc3152430_0, 0, 32;
    %wait E_0x561dc309d970;
    %delay 2, 0;
    %load/vec4 v0x561dc31443a0_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x561dc3143b90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x561dc31443a0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561dc31439b0_0, 0, 32;
    %load/vec4 v0x561dc3143b90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %load/vec4 v0x561dc31443a0_0;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %load/vec4 v0x561dc31443a0_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 5 118 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x561dc31524d0_0;
    %load/vec4 v0x561dc31439b0_0;
    %cmp/e;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 119 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561dc31439b0_0, v0x561dc31524d0_0 {0 0 0};
T_10.15 ;
    %load/vec4 v0x561dc3143b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561dc3143b90_0, 0, 5;
    %load/vec4 v0x561dc31443a0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x561dc31443a0_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561dc3110160;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/srav_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
