var g_data = {"21":{"st":"inst","pa":0,"n":"/top/DUT/a1","l":"Verilog","sn":31,"du":{"n":"work.assertions","s":11,"b":1},"bc":[{"n":"top","s":12,"b":1},{"n":"DUT","s":16,"b":1},{"n":"a1","s":21,"z":1}],"loc":{"cp":100.00,"data":{"d":[8,8,1],"a":[8,8,1]}}},"16":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":31,"du":{"n":"work.gpio_top","s":6,"b":0},"bc":[{"n":"top","s":12,"b":1},{"n":"DUT","s":16,"z":1}],"children":[{"n":"a1","id":21,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"12":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":31,"du":{"n":"work.top","s":5,"b":0},"bc":[{"n":"top","s":12,"z":1}],"children":[{"n":"DUT","id":16,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"22":{"st":"inst","pa":0,"n":"/gpio_pkg","l":"SystemVerilog","sn":4,"du":{"n":"work.gpio_pkg","s":4,"b":1},"bc":[{"n":"gpio_pkg","s":22,"z":1}],"loc":{"cp":88.96,"data":{"gb":[48,28,1],"cvpc":[17,1],"g":[3,77.92,1],"a":[6,6,1]}}},"11":{"st":"du","pa":0,"n":"work.assertions","l":"Verilog","sn":37,"one_inst":21,"loc":{"cp":100.00,"data":{"d":[8,8,1],"a":[8,8,1]}}},"4":{"st":"du","pa":0,"n":"work.gpio_pkg","l":"SystemVerilog","sn":4,"one_inst":22,"loc":{"cp":88.96,"data":{"gb":[48,28,1],"cvpc":[17,1],"g":[3,77.92,1],"a":[6,6,1]}}}};
processSummaryData(g_data);