{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/UART_RX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/clkdiv460k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/IRCAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/clockDivider24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/input_pre_data_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/input_pre_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/IRCAMtop.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/middle_new_PE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/middle_new_PEx24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/mult_ip.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/new_PE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/PingPongBuffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/shift_register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/IRCAM/src/sirv_gnrl_dffs.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/document/GitHub/PE_module/IRCAM/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}