Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 20 08:58:28 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.919        0.000                      0                 3640        0.012        0.000                      0                 3640        4.020        0.000                       0                  1785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.919        0.000                      0                 3640        0.012        0.000                      0                 3640        4.020        0.000                       0                  1785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 3.463ns (44.090%)  route 4.391ns (55.910%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.315     8.746    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.870 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2/O
                         net (fo=5, routed)           0.573     9.442    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2_n_0
    SLICE_X19Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_3/O
                         net (fo=33, routed)          1.195    10.762    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_3_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.886 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[37]_i_1/O
                         net (fo=1, routed)           0.000    10.886    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[37]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.505    12.697    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X13Y39         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)        0.031    12.805    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 3.463ns (44.450%)  route 4.328ns (55.550%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.764     9.474    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.598 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2/O
                         net (fo=33, routed)          1.100    10.698    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.822 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[40]_i_1/O
                         net (fo=1, routed)           0.000    10.822    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[40]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.501    12.693    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[40]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.031    12.801    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[40]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 3.463ns (44.517%)  route 4.316ns (55.483%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.764     9.474    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.598 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2/O
                         net (fo=33, routed)          1.088    10.686    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.810 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[32]_i_1/O
                         net (fo=1, routed)           0.000    10.810    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[32]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.501    12.693    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[32]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.029    12.799    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[32]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 3.463ns (44.600%)  route 4.302ns (55.400%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.764     9.474    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.598 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2/O
                         net (fo=33, routed)          1.074    10.672    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I0_O)        0.124    10.796 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[36]_i_1/O
                         net (fo=1, routed)           0.000    10.796    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[36]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.499    12.691    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X21Y44         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[36]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031    12.799    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[36]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 3.463ns (44.375%)  route 4.341ns (55.625%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.767     9.477    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.601 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3/O
                         net (fo=33, routed)          1.110    10.711    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.835 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[37]_i_1/O
                         net (fo=1, routed)           0.000    10.835    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[37]_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.500    12.692    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X16Y43         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.077    12.846    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.463ns (44.787%)  route 4.269ns (55.213%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.767     9.477    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.601 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3/O
                         net (fo=33, routed)          1.038    10.640    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3_n_0
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.764 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[35]_i_1/O
                         net (fo=1, routed)           0.000    10.764    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[35]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.500    12.692    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X18Y43         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[35]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    12.800    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[35]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 3.463ns (44.606%)  route 4.300ns (55.394%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.764     9.474    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.598 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2/O
                         net (fo=33, routed)          1.073    10.671    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_2_n_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.795 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[34]_i_1/O
                         net (fo=1, routed)           0.000    10.795    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[34]_i_1_n_0
    SLICE_X20Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.499    12.691    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X20Y45         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[34]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)        0.079    12.847    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[34]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 3.463ns (44.891%)  route 4.251ns (55.109%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.315     8.746    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.870 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2/O
                         net (fo=5, routed)           0.474     9.344    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2_n_0
    SLICE_X18Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.468 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.154    10.622    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.746 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[36]_i_1/O
                         net (fo=1, routed)           0.000    10.746    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[36]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.500    12.692    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X15Y41         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.031    12.800    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.463ns (45.634%)  route 4.126ns (54.366%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.156     8.587    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=5, routed)           0.767     9.477    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X18Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.601 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3/O
                         net (fo=33, routed)          0.895    10.496    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[63]_i_3_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.620 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[51]_i_1/O
                         net (fo=1, routed)           0.000    10.620    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[51]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.498    12.690    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[51]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.031    12.683    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[51]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 3.463ns (44.915%)  route 4.247ns (55.085%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.723     3.031    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.485 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[1]
                         net (fo=2, routed)           1.308     6.794    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[17]
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.918    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.431 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.315     8.746    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.870 f  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2/O
                         net (fo=5, routed)           0.474     9.344    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[29]_i_2_n_0
    SLICE_X18Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.468 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.150    10.618    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X11Y44         LUT5 (Prop_lut5_I0_O)        0.124    10.742 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[39]_i_1/O
                         net (fo=1, routed)           0.000    10.742    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[39]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.507    12.699    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.029    12.805    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.253%)  route 0.191ns (47.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.191     1.280    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.325 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.325    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/leds/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.023%)  route 0.230ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    system_i/leds/U0/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  system_i/leds/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/leds/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.230     1.270    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.831     1.201    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.414%)  route 0.217ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.564     0.905    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/Q
                         net (fo=2, routed)           0.217     1.262    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[22]
    SLICE_X16Y50         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.831     1.201    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/aclk
    SLICE_X16Y50         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.060     1.232    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.936%)  route 0.249ns (66.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.565     0.906    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[6]/Q
                         net (fo=1, routed)           0.249     1.283    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.876     1.246    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.227    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/leds/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.220%)  route 0.259ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    system_i/leds/U0/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  system_i/leds/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/leds/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.259     1.300    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.831     1.201    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.852%)  route 0.172ns (41.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.172     1.244    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[29]
    SLICE_X1Y50          LUT4 (Prop_lut4_I0_O)        0.098     1.342 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.851     1.221    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/leds/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.460%)  route 0.257ns (64.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    system_i/leds/U0/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  system_i/leds/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/leds/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.257     1.297    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.831     1.201    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.066     1.238    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.054%)  route 0.241ns (61.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.565     0.906    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/aclk
    SLICE_X10Y40         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[4]/Q
                         net (fo=1, routed)           0.241     1.294    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[4]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.876     1.246    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.227    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.030%)  route 0.241ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.565     0.906    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/aclk
    SLICE_X10Y40         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[5]/Q
                         net (fo=1, routed)           0.241     1.295    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.876     1.246    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.227    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (37.998%)  route 0.241ns (62.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.565     0.906    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/aclk
    SLICE_X10Y41         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_produceRandom_fu_144/val_V_reg_161_reg[22]/Q
                         net (fo=1, routed)           0.241     1.295    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[22]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.875     1.245    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.983    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.225    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y55   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y55   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y55   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y50   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y50   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y44   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[2]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



