Warning (10268): Verilog HDL information at top.sv(30): always construct contains both blocking and non-blocking assignments File: D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv Line: 30
