# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/nuovo_vhdl/fsmadder_struct.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:40:26 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/nuovo_vhdl/fsmadder_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmadder
# -- Compiling architecture structural of fsmadder
# -- Compiling configuration CFG_fsmadder
# -- Loading entity fsmadder
# -- Loading architecture structural of fsmadder
# End time: 16:40:26 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/nuovo_vhdl/dpadder_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:40:26 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/nuovo_vhdl/dpadder_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dpadder_FSM
# -- Compiling architecture behavioral of dpadder_FSM
# -- Compiling configuration CFG_dpadder_FSM
# -- Loading entity dpadder_FSM
# -- Loading architecture behavioral of dpadder_FSM
# End time: 16:40:26 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/dpadder.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:40:53 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/dpadder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath_adder
# -- Compiling architecture behavioral of datapath_adder
# -- Compiling configuration CFG_DP_ADDER
# -- Loading entity datapath_adder
# -- Loading architecture behavioral of datapath_adder
# End time: 16:40:54 on Apr 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:41:43 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBFSM
# -- Compiling architecture TEST of TBFSM
# -- Compiling configuration CFG_TB
# -- Loading entity TBFSM
# -- Loading architecture TEST of TBFSM
# End time: 16:41:43 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tbfsm -t 10ps
# vsim work.tbfsm -t 10ps 
# Start time: 16:42:03 on Apr 17,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd(27): (vopt-3473) Component instance "/TBFSM/U_fsm_opc : FSM_ADDER" is not bound.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbfsm(test)#1
# ** Warning: (vsim-3473) Component instance "U_fsm_opc : FSM_ADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tbfsm File: /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd
add wave *
run
quit -sim
# End time: 16:47:09 on Apr 17,2021, Elapsed time: 0:05:06
# Errors: 0, Warnings: 2
vsim -t 10ps work.tbfsm
# vsim -t 10ps work.tbfsm 
# Start time: 16:47:24 on Apr 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbfsm(test)#1
# ** Warning: (vsim-3473) Component instance "U_fsm_opc : FSM_ADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tbfsm File: /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd
quit -sim
# End time: 16:47:42 on Apr 17,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:48:11 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBFSM
# -- Compiling architecture TEST of TBFSM
# ** Error (suppressible): /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd(30): (vcom-1141) Identifier "FSM_ADDER" does not identify a component declaration.
# ** Note: /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd(50): VHDL Compiler exiting
# End time: 16:48:11 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:48:59 on Apr 17,2021
# vcom -reportprogress 300 -work work /home/lp21.2/Desktop/sebc_git/lab2/tb_fsm1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBFSM
# -- Compiling architecture TEST of TBFSM
# -- Compiling configuration CFG_TB
# -- Loading entity TBFSM
# -- Loading architecture TEST of TBFSM
# -- Loading entity fsmadder
# End time: 16:48:59 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.tbfsm
# vsim -t 10ps work.tbfsm 
# Start time: 16:49:13 on Apr 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.tbfsm(test)#1
add wave *
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbfsm/U_fsm_opc/datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbfsm/U_fsm_opc/datapath
run
add wave -position insertpoint sim:/tbfsm/U_fsm_opc/*
add wave -position insertpoint sim:/tbfsm/U_fsm_opc/fsm/*
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbfsm/U_fsm_opc/datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbfsm/U_fsm_opc/datapath
# Causality operation skipped due to absence of debug database file
# End time: 16:55:37 on Apr 17,2021, Elapsed time: 0:06:24
# Errors: 0, Warnings: 3
