{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731033053936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731033053937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 23:30:53 2024 " "Processing started: Thu Nov 07 23:30:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731033053937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731033053937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_i2c -c control_i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_i2c -c control_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731033053937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731033054247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_esclavo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_esclavo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_esclavo-bdf_type " "Found design unit 1: control_esclavo-bdf_type" {  } { { "control_esclavo.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054603 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_esclavo " "Found entity 1: control_esclavo" {  } { { "control_esclavo.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033054603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_i2c-BEHAVIOR " "Found design unit 1: control_i2c-BEHAVIOR" {  } { { "control_i2c.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_i2c.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054606 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_i2c " "Found entity 1: control_i2c" {  } { { "control_i2c.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_i2c.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033054606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almacenar_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file almacenar_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 almacenar_data-behavior " "Found design unit 1: almacenar_data-behavior" {  } { { "almacenar_data.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_data.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054608 ""} { "Info" "ISGN_ENTITY_NAME" "1 almacenar_data " "Found entity 1: almacenar_data" {  } { { "almacenar_data.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033054608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almacenar_dirección.vhd 2 1 " "Found 2 design units, including 1 entities, in source file almacenar_dirección.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 almacenar_dir-behavior " "Found design unit 1: almacenar_dir-behavior" {  } { { "almacenar_dirección.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_dirección.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054611 ""} { "Info" "ISGN_ENTITY_NAME" "1 almacenar_dir " "Found entity 1: almacenar_dir" {  } { { "almacenar_dirección.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_dirección.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033054611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033054611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_esclavo " "Elaborating entity \"control_esclavo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731033054640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_i2c control_i2c:b2v_inst " "Elaborating entity \"control_i2c\" for hierarchy \"control_i2c:b2v_inst\"" {  } { { "control_esclavo.vhd" "b2v_inst" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033054651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "almacenar_data almacenar_data:b2v_inst2 " "Elaborating entity \"almacenar_data\" for hierarchy \"almacenar_data:b2v_inst2\"" {  } { { "control_esclavo.vhd" "b2v_inst2" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033054653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registro almacenar_data.vhd(17) " "Verilog HDL or VHDL warning at almacenar_data.vhd(17): object \"registro\" assigned a value but never read" {  } { { "almacenar_data.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_data.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1731033054655 "|control_esclavo|almacenar_data:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "almacenar_dir almacenar_dir:b2v_inst4 " "Elaborating entity \"almacenar_dir\" for hierarchy \"almacenar_dir:b2v_inst4\"" {  } { { "control_esclavo.vhd" "b2v_inst4" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033054664 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dir_almacenada almacenar_dirección.vhd(19) " "VHDL Signal Declaration warning at almacenar_dirección.vhd(19): used explicit default value for signal \"dir_almacenada\" because signal was never assigned a value" {  } { { "almacenar_dirección.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/almacenar_dirección.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1731033054665 "|control_esclavo|almacenar_dir:b2v_inst4"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731033055032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731033055114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731033055114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "control_esclavo.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731033055140 "|control_esclavo|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "control_esclavo.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731033055140 "|control_esclavo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "control_esclavo.vhd" "" { Text "C:/Users/Facu/Documents/FPGA_Lab1/Parte E/control_esclavo.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731033055140 "|control_esclavo|SCL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731033055140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731033055140 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731033055140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731033055140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731033055155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 23:30:55 2024 " "Processing ended: Thu Nov 07 23:30:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731033055155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731033055155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731033055155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731033055155 ""}
