Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : Hw_wrapper
Version: H-2013.03-SP1
Date   : Wed Aug 22 01:23:42 2018
****************************************


Library(s) Used:

    saed32hvt_ss0p7vn40c (File: /home/cadence/Desktop/synthesis_1/saed32hvt_ss0p7vn40c.db)


Operating Conditions: ss0p7vn40c   Library: saed32hvt_ss0p7vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
Hw_wrapper             280000            saed32hvt_ss0p7vn40c
RAM_memory             70000             saed32hvt_ss0p7vn40c
Top_level              280000            saed32hvt_ss0p7vn40c
cde                    280000            saed32hvt_ss0p7vn40c
FSM                    8000              saed32hvt_ss0p7vn40c
reg_D_0                8000              saed32hvt_ss0p7vn40c
cam_DATA_WIDTH128_ADDR_WIDTH4
                       140000            saed32hvt_ss0p7vn40c
aes                    35000             saed32hvt_ss0p7vn40c
inv_aes                70000             saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_0
                       8000              saed32hvt_ss0p7vn40c
encoder_WIDTH16        ForQA             saed32hvt_ss0p7vn40c
add_round_keys_0       8000              saed32hvt_ss0p7vn40c
round                  35000             saed32hvt_ss0p7vn40c
inv_round              35000             saed32hvt_ss0p7vn40c
Get_key                35000             saed32hvt_ss0p7vn40c
encoder_2_1_0          ForQA             saed32hvt_ss0p7vn40c
keygen_0               8000              saed32hvt_ss0p7vn40c
subbytes               16000             saed32hvt_ss0p7vn40c
shift_rows             ForQA             saed32hvt_ss0p7vn40c
Mix_Column             8000              saed32hvt_ss0p7vn40c
inv_shift_rows         ForQA             saed32hvt_ss0p7vn40c
inv_subbytes           16000             saed32hvt_ss0p7vn40c
inv_add_round_keys     8000              saed32hvt_ss0p7vn40c
inv_Mix_Column         8000              saed32hvt_ss0p7vn40c
sbox_0                 8000              saed32hvt_ss0p7vn40c
inv_sbox_0             8000              saed32hvt_ss0p7vn40c
keygen_1               8000              saed32hvt_ss0p7vn40c
add_round_keys_1       8000              saed32hvt_ss0p7vn40c
sbox_1                 8000              saed32hvt_ss0p7vn40c
sbox_2                 8000              saed32hvt_ss0p7vn40c
sbox_3                 8000              saed32hvt_ss0p7vn40c
sbox_4                 8000              saed32hvt_ss0p7vn40c
sbox_5                 8000              saed32hvt_ss0p7vn40c
sbox_6                 8000              saed32hvt_ss0p7vn40c
sbox_7                 8000              saed32hvt_ss0p7vn40c
sbox_8                 8000              saed32hvt_ss0p7vn40c
sbox_9                 8000              saed32hvt_ss0p7vn40c
sbox_10                8000              saed32hvt_ss0p7vn40c
sbox_11                8000              saed32hvt_ss0p7vn40c
sbox_12                8000              saed32hvt_ss0p7vn40c
sbox_13                8000              saed32hvt_ss0p7vn40c
sbox_14                8000              saed32hvt_ss0p7vn40c
sbox_15                8000              saed32hvt_ss0p7vn40c
inv_sbox_1             8000              saed32hvt_ss0p7vn40c
inv_sbox_2             8000              saed32hvt_ss0p7vn40c
inv_sbox_3             8000              saed32hvt_ss0p7vn40c
inv_sbox_4             8000              saed32hvt_ss0p7vn40c
inv_sbox_5             8000              saed32hvt_ss0p7vn40c
inv_sbox_6             8000              saed32hvt_ss0p7vn40c
inv_sbox_7             8000              saed32hvt_ss0p7vn40c
inv_sbox_8             8000              saed32hvt_ss0p7vn40c
inv_sbox_9             8000              saed32hvt_ss0p7vn40c
inv_sbox_10            8000              saed32hvt_ss0p7vn40c
inv_sbox_11            8000              saed32hvt_ss0p7vn40c
inv_sbox_12            8000              saed32hvt_ss0p7vn40c
inv_sbox_13            8000              saed32hvt_ss0p7vn40c
inv_sbox_14            8000              saed32hvt_ss0p7vn40c
inv_sbox_15            8000              saed32hvt_ss0p7vn40c
encoder_2_1_1          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_2          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_3          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_4          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_5          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_6          ForQA             saed32hvt_ss0p7vn40c
encoder_2_1_7          ForQA             saed32hvt_ss0p7vn40c
reg_D_1                8000              saed32hvt_ss0p7vn40c
reg_D_2                8000              saed32hvt_ss0p7vn40c
reg_D_3                8000              saed32hvt_ss0p7vn40c
reg_D_4                8000              saed32hvt_ss0p7vn40c
reg_D_5                8000              saed32hvt_ss0p7vn40c
reg_D_6                8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_1
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_2
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_3
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_4
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_5
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_6
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_7
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_8
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_9
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_10
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_11
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_12
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_13
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_14
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_15
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_16
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_17
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_18
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_19
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_20
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_21
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_22
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_23
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_24
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_25
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_26
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_27
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_28
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_29
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_30
                       8000              saed32hvt_ss0p7vn40c
ram_dp_DATA_WIDTH4_ADDR_WIDTH4_31
                       8000              saed32hvt_ss0p7vn40c


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  = 177.0578 uW  (100%)
                         ---------
Total Dynamic Power    = 177.0578 uW  (100%)

Cell Leakage Power     =   5.3848 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            2.3220        2.2570e+09        2.2593e+03  (  40.62%)
combinational      0.0000          174.7344        3.1283e+09        3.3031e+03  (  59.38%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW       177.0564 uW     5.3853e+09 pW     5.5624e+03 uW
1
