// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tancalc_dataflow_in_loop_subloop (
        m_axi_input_V_AWVALID,
        m_axi_input_V_AWREADY,
        m_axi_input_V_AWADDR,
        m_axi_input_V_AWID,
        m_axi_input_V_AWLEN,
        m_axi_input_V_AWSIZE,
        m_axi_input_V_AWBURST,
        m_axi_input_V_AWLOCK,
        m_axi_input_V_AWCACHE,
        m_axi_input_V_AWPROT,
        m_axi_input_V_AWQOS,
        m_axi_input_V_AWREGION,
        m_axi_input_V_AWUSER,
        m_axi_input_V_WVALID,
        m_axi_input_V_WREADY,
        m_axi_input_V_WDATA,
        m_axi_input_V_WSTRB,
        m_axi_input_V_WLAST,
        m_axi_input_V_WID,
        m_axi_input_V_WUSER,
        m_axi_input_V_ARVALID,
        m_axi_input_V_ARREADY,
        m_axi_input_V_ARADDR,
        m_axi_input_V_ARID,
        m_axi_input_V_ARLEN,
        m_axi_input_V_ARSIZE,
        m_axi_input_V_ARBURST,
        m_axi_input_V_ARLOCK,
        m_axi_input_V_ARCACHE,
        m_axi_input_V_ARPROT,
        m_axi_input_V_ARQOS,
        m_axi_input_V_ARREGION,
        m_axi_input_V_ARUSER,
        m_axi_input_V_RVALID,
        m_axi_input_V_RREADY,
        m_axi_input_V_RDATA,
        m_axi_input_V_RLAST,
        m_axi_input_V_RID,
        m_axi_input_V_RUSER,
        m_axi_input_V_RRESP,
        m_axi_input_V_BVALID,
        m_axi_input_V_BREADY,
        m_axi_input_V_BRESP,
        m_axi_input_V_BID,
        m_axi_input_V_BUSER,
        input_V_offset,
        data_num_0_i,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        m_axi_output_V_AWVALID,
        m_axi_output_V_AWREADY,
        m_axi_output_V_AWADDR,
        m_axi_output_V_AWID,
        m_axi_output_V_AWLEN,
        m_axi_output_V_AWSIZE,
        m_axi_output_V_AWBURST,
        m_axi_output_V_AWLOCK,
        m_axi_output_V_AWCACHE,
        m_axi_output_V_AWPROT,
        m_axi_output_V_AWQOS,
        m_axi_output_V_AWREGION,
        m_axi_output_V_AWUSER,
        m_axi_output_V_WVALID,
        m_axi_output_V_WREADY,
        m_axi_output_V_WDATA,
        m_axi_output_V_WSTRB,
        m_axi_output_V_WLAST,
        m_axi_output_V_WID,
        m_axi_output_V_WUSER,
        m_axi_output_V_ARVALID,
        m_axi_output_V_ARREADY,
        m_axi_output_V_ARADDR,
        m_axi_output_V_ARID,
        m_axi_output_V_ARLEN,
        m_axi_output_V_ARSIZE,
        m_axi_output_V_ARBURST,
        m_axi_output_V_ARLOCK,
        m_axi_output_V_ARCACHE,
        m_axi_output_V_ARPROT,
        m_axi_output_V_ARQOS,
        m_axi_output_V_ARREGION,
        m_axi_output_V_ARUSER,
        m_axi_output_V_RVALID,
        m_axi_output_V_RREADY,
        m_axi_output_V_RDATA,
        m_axi_output_V_RLAST,
        m_axi_output_V_RID,
        m_axi_output_V_RUSER,
        m_axi_output_V_RRESP,
        m_axi_output_V_BVALID,
        m_axi_output_V_BREADY,
        m_axi_output_V_BRESP,
        m_axi_output_V_BID,
        m_axi_output_V_BUSER,
        output_V_offset,
        cmpr_chunk_num_0_i,
        ap_clk,
        ap_rst,
        input_V_offset_ap_vld,
        data_num_0_i_ap_vld,
        p_read_ap_vld,
        p_read1_ap_vld,
        p_read2_ap_vld,
        p_read3_ap_vld,
        p_read4_ap_vld,
        p_read5_ap_vld,
        p_read6_ap_vld,
        p_read7_ap_vld,
        p_read8_ap_vld,
        p_read9_ap_vld,
        p_read10_ap_vld,
        p_read11_ap_vld,
        p_read12_ap_vld,
        p_read13_ap_vld,
        p_read14_ap_vld,
        p_read15_ap_vld,
        p_read16_ap_vld,
        p_read17_ap_vld,
        p_read18_ap_vld,
        p_read19_ap_vld,
        p_read20_ap_vld,
        p_read21_ap_vld,
        p_read22_ap_vld,
        p_read23_ap_vld,
        p_read24_ap_vld,
        p_read25_ap_vld,
        p_read26_ap_vld,
        p_read27_ap_vld,
        p_read28_ap_vld,
        p_read29_ap_vld,
        p_read30_ap_vld,
        p_read31_ap_vld,
        cmpr_chunk_num_0_i_ap_vld,
        output_V_offset_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_input_V_AWVALID;
input   m_axi_input_V_AWREADY;
output  [63:0] m_axi_input_V_AWADDR;
output  [0:0] m_axi_input_V_AWID;
output  [31:0] m_axi_input_V_AWLEN;
output  [2:0] m_axi_input_V_AWSIZE;
output  [1:0] m_axi_input_V_AWBURST;
output  [1:0] m_axi_input_V_AWLOCK;
output  [3:0] m_axi_input_V_AWCACHE;
output  [2:0] m_axi_input_V_AWPROT;
output  [3:0] m_axi_input_V_AWQOS;
output  [3:0] m_axi_input_V_AWREGION;
output  [0:0] m_axi_input_V_AWUSER;
output   m_axi_input_V_WVALID;
input   m_axi_input_V_WREADY;
output  [511:0] m_axi_input_V_WDATA;
output  [63:0] m_axi_input_V_WSTRB;
output   m_axi_input_V_WLAST;
output  [0:0] m_axi_input_V_WID;
output  [0:0] m_axi_input_V_WUSER;
output   m_axi_input_V_ARVALID;
input   m_axi_input_V_ARREADY;
output  [63:0] m_axi_input_V_ARADDR;
output  [0:0] m_axi_input_V_ARID;
output  [31:0] m_axi_input_V_ARLEN;
output  [2:0] m_axi_input_V_ARSIZE;
output  [1:0] m_axi_input_V_ARBURST;
output  [1:0] m_axi_input_V_ARLOCK;
output  [3:0] m_axi_input_V_ARCACHE;
output  [2:0] m_axi_input_V_ARPROT;
output  [3:0] m_axi_input_V_ARQOS;
output  [3:0] m_axi_input_V_ARREGION;
output  [0:0] m_axi_input_V_ARUSER;
input   m_axi_input_V_RVALID;
output   m_axi_input_V_RREADY;
input  [511:0] m_axi_input_V_RDATA;
input   m_axi_input_V_RLAST;
input  [0:0] m_axi_input_V_RID;
input  [0:0] m_axi_input_V_RUSER;
input  [1:0] m_axi_input_V_RRESP;
input   m_axi_input_V_BVALID;
output   m_axi_input_V_BREADY;
input  [1:0] m_axi_input_V_BRESP;
input  [0:0] m_axi_input_V_BID;
input  [0:0] m_axi_input_V_BUSER;
input  [57:0] input_V_offset;
input  [6:0] data_num_0_i;
input  [1023:0] p_read;
input  [1023:0] p_read1;
input  [1023:0] p_read2;
input  [1023:0] p_read3;
input  [1023:0] p_read4;
input  [1023:0] p_read5;
input  [1023:0] p_read6;
input  [1023:0] p_read7;
input  [1023:0] p_read8;
input  [1023:0] p_read9;
input  [1023:0] p_read10;
input  [1023:0] p_read11;
input  [1023:0] p_read12;
input  [1023:0] p_read13;
input  [1023:0] p_read14;
input  [1023:0] p_read15;
input  [10:0] p_read16;
input  [10:0] p_read17;
input  [10:0] p_read18;
input  [10:0] p_read19;
input  [10:0] p_read20;
input  [10:0] p_read21;
input  [10:0] p_read22;
input  [10:0] p_read23;
input  [10:0] p_read24;
input  [10:0] p_read25;
input  [10:0] p_read26;
input  [10:0] p_read27;
input  [10:0] p_read28;
input  [10:0] p_read29;
input  [10:0] p_read30;
input  [9:0] p_read31;
output   m_axi_output_V_AWVALID;
input   m_axi_output_V_AWREADY;
output  [63:0] m_axi_output_V_AWADDR;
output  [0:0] m_axi_output_V_AWID;
output  [31:0] m_axi_output_V_AWLEN;
output  [2:0] m_axi_output_V_AWSIZE;
output  [1:0] m_axi_output_V_AWBURST;
output  [1:0] m_axi_output_V_AWLOCK;
output  [3:0] m_axi_output_V_AWCACHE;
output  [2:0] m_axi_output_V_AWPROT;
output  [3:0] m_axi_output_V_AWQOS;
output  [3:0] m_axi_output_V_AWREGION;
output  [0:0] m_axi_output_V_AWUSER;
output   m_axi_output_V_WVALID;
input   m_axi_output_V_WREADY;
output  [511:0] m_axi_output_V_WDATA;
output  [63:0] m_axi_output_V_WSTRB;
output   m_axi_output_V_WLAST;
output  [0:0] m_axi_output_V_WID;
output  [0:0] m_axi_output_V_WUSER;
output   m_axi_output_V_ARVALID;
input   m_axi_output_V_ARREADY;
output  [63:0] m_axi_output_V_ARADDR;
output  [0:0] m_axi_output_V_ARID;
output  [31:0] m_axi_output_V_ARLEN;
output  [2:0] m_axi_output_V_ARSIZE;
output  [1:0] m_axi_output_V_ARBURST;
output  [1:0] m_axi_output_V_ARLOCK;
output  [3:0] m_axi_output_V_ARCACHE;
output  [2:0] m_axi_output_V_ARPROT;
output  [3:0] m_axi_output_V_ARQOS;
output  [3:0] m_axi_output_V_ARREGION;
output  [0:0] m_axi_output_V_ARUSER;
input   m_axi_output_V_RVALID;
output   m_axi_output_V_RREADY;
input  [511:0] m_axi_output_V_RDATA;
input   m_axi_output_V_RLAST;
input  [0:0] m_axi_output_V_RID;
input  [0:0] m_axi_output_V_RUSER;
input  [1:0] m_axi_output_V_RRESP;
input   m_axi_output_V_BVALID;
output   m_axi_output_V_BREADY;
input  [1:0] m_axi_output_V_BRESP;
input  [0:0] m_axi_output_V_BID;
input  [0:0] m_axi_output_V_BUSER;
input  [57:0] output_V_offset;
input  [1:0] cmpr_chunk_num_0_i;
input   ap_clk;
input   ap_rst;
input   input_V_offset_ap_vld;
input   data_num_0_i_ap_vld;
input   p_read_ap_vld;
input   p_read1_ap_vld;
input   p_read2_ap_vld;
input   p_read3_ap_vld;
input   p_read4_ap_vld;
input   p_read5_ap_vld;
input   p_read6_ap_vld;
input   p_read7_ap_vld;
input   p_read8_ap_vld;
input   p_read9_ap_vld;
input   p_read10_ap_vld;
input   p_read11_ap_vld;
input   p_read12_ap_vld;
input   p_read13_ap_vld;
input   p_read14_ap_vld;
input   p_read15_ap_vld;
input   p_read16_ap_vld;
input   p_read17_ap_vld;
input   p_read18_ap_vld;
input   p_read19_ap_vld;
input   p_read20_ap_vld;
input   p_read21_ap_vld;
input   p_read22_ap_vld;
input   p_read23_ap_vld;
input   p_read24_ap_vld;
input   p_read25_ap_vld;
input   p_read26_ap_vld;
input   p_read27_ap_vld;
input   p_read28_ap_vld;
input   p_read29_ap_vld;
input   p_read30_ap_vld;
input   p_read31_ap_vld;
input   cmpr_chunk_num_0_i_ap_vld;
input   output_V_offset_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    data_read3710_U0_ap_start;
wire    data_read3710_U0_ap_done;
wire    data_read3710_U0_ap_continue;
wire    data_read3710_U0_ap_idle;
wire    data_read3710_U0_ap_ready;
wire    data_read3710_U0_m_axi_input_V_AWVALID;
wire   [63:0] data_read3710_U0_m_axi_input_V_AWADDR;
wire   [0:0] data_read3710_U0_m_axi_input_V_AWID;
wire   [31:0] data_read3710_U0_m_axi_input_V_AWLEN;
wire   [2:0] data_read3710_U0_m_axi_input_V_AWSIZE;
wire   [1:0] data_read3710_U0_m_axi_input_V_AWBURST;
wire   [1:0] data_read3710_U0_m_axi_input_V_AWLOCK;
wire   [3:0] data_read3710_U0_m_axi_input_V_AWCACHE;
wire   [2:0] data_read3710_U0_m_axi_input_V_AWPROT;
wire   [3:0] data_read3710_U0_m_axi_input_V_AWQOS;
wire   [3:0] data_read3710_U0_m_axi_input_V_AWREGION;
wire   [0:0] data_read3710_U0_m_axi_input_V_AWUSER;
wire    data_read3710_U0_m_axi_input_V_WVALID;
wire   [511:0] data_read3710_U0_m_axi_input_V_WDATA;
wire   [63:0] data_read3710_U0_m_axi_input_V_WSTRB;
wire    data_read3710_U0_m_axi_input_V_WLAST;
wire   [0:0] data_read3710_U0_m_axi_input_V_WID;
wire   [0:0] data_read3710_U0_m_axi_input_V_WUSER;
wire    data_read3710_U0_m_axi_input_V_ARVALID;
wire   [63:0] data_read3710_U0_m_axi_input_V_ARADDR;
wire   [0:0] data_read3710_U0_m_axi_input_V_ARID;
wire   [31:0] data_read3710_U0_m_axi_input_V_ARLEN;
wire   [2:0] data_read3710_U0_m_axi_input_V_ARSIZE;
wire   [1:0] data_read3710_U0_m_axi_input_V_ARBURST;
wire   [1:0] data_read3710_U0_m_axi_input_V_ARLOCK;
wire   [3:0] data_read3710_U0_m_axi_input_V_ARCACHE;
wire   [2:0] data_read3710_U0_m_axi_input_V_ARPROT;
wire   [3:0] data_read3710_U0_m_axi_input_V_ARQOS;
wire   [3:0] data_read3710_U0_m_axi_input_V_ARREGION;
wire   [0:0] data_read3710_U0_m_axi_input_V_ARUSER;
wire    data_read3710_U0_m_axi_input_V_RREADY;
wire    data_read3710_U0_m_axi_input_V_BREADY;
wire   [5:0] data_read3710_U0_data_num_0_i_c_din;
wire    data_read3710_U0_data_num_0_i_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_0_V_c_din;
wire    data_read3710_U0_cmpr_local_0_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_1_V_c_din;
wire    data_read3710_U0_cmpr_local_1_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_2_V_c_din;
wire    data_read3710_U0_cmpr_local_2_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_3_V_c_din;
wire    data_read3710_U0_cmpr_local_3_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_4_V_c_din;
wire    data_read3710_U0_cmpr_local_4_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_5_V_c_din;
wire    data_read3710_U0_cmpr_local_5_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_6_V_c_din;
wire    data_read3710_U0_cmpr_local_6_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_7_V_c_din;
wire    data_read3710_U0_cmpr_local_7_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_8_V_c_din;
wire    data_read3710_U0_cmpr_local_8_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_9_V_c_din;
wire    data_read3710_U0_cmpr_local_9_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_10_V_c_din;
wire    data_read3710_U0_cmpr_local_10_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_11_V_c_din;
wire    data_read3710_U0_cmpr_local_11_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_12_V_c_din;
wire    data_read3710_U0_cmpr_local_12_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_13_V_c_din;
wire    data_read3710_U0_cmpr_local_13_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_14_V_c_din;
wire    data_read3710_U0_cmpr_local_14_V_c_write;
wire   [1023:0] data_read3710_U0_cmpr_local_15_V_c_din;
wire    data_read3710_U0_cmpr_local_15_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_0_V_c_din;
wire    data_read3710_U0_cmprpop_local_0_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_1_V_c_din;
wire    data_read3710_U0_cmprpop_local_1_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_2_V_c_din;
wire    data_read3710_U0_cmprpop_local_2_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_3_V_c_din;
wire    data_read3710_U0_cmprpop_local_3_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_4_V_c_din;
wire    data_read3710_U0_cmprpop_local_4_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_5_V_c_din;
wire    data_read3710_U0_cmprpop_local_5_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_6_V_c_din;
wire    data_read3710_U0_cmprpop_local_6_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_7_V_c_din;
wire    data_read3710_U0_cmprpop_local_7_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_8_V_c_din;
wire    data_read3710_U0_cmprpop_local_8_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_9_V_c_din;
wire    data_read3710_U0_cmprpop_local_9_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_10_V_c_din;
wire    data_read3710_U0_cmprpop_local_10_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_11_V_c_din;
wire    data_read3710_U0_cmprpop_local_11_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_12_V_c_din;
wire    data_read3710_U0_cmprpop_local_12_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_13_V_c_din;
wire    data_read3710_U0_cmprpop_local_13_V_c_write;
wire   [10:0] data_read3710_U0_cmprpop_local_14_V_c_din;
wire    data_read3710_U0_cmprpop_local_14_V_c_write;
wire   [9:0] data_read3710_U0_cmprpop_local_15_V_c_din;
wire    data_read3710_U0_cmprpop_local_15_V_c_write;
wire   [1:0] data_read3710_U0_cmpr_chunk_num_0_i_c_din;
wire    data_read3710_U0_cmpr_chunk_num_0_i_c_write;
wire   [57:0] data_read3710_U0_output_V_offset_out_din;
wire    data_read3710_U0_output_V_offset_out_write;
wire   [1023:0] data_read3710_U0_ap_return_0;
wire   [1023:0] data_read3710_U0_ap_return_1;
wire   [1023:0] data_read3710_U0_ap_return_2;
wire   [1023:0] data_read3710_U0_ap_return_3;
wire   [10:0] data_read3710_U0_ap_return_4;
wire   [10:0] data_read3710_U0_ap_return_5;
wire   [10:0] data_read3710_U0_ap_return_6;
wire   [10:0] data_read3710_U0_ap_return_7;
wire    ap_channel_done_refpop_local_3_V;
wire    refpop_local_3_V_full_n;
reg    ap_sync_reg_channel_write_refpop_local_3_V;
wire    ap_sync_channel_write_refpop_local_3_V;
wire    ap_channel_done_refpop_local_2_V;
wire    refpop_local_2_V_full_n;
reg    ap_sync_reg_channel_write_refpop_local_2_V;
wire    ap_sync_channel_write_refpop_local_2_V;
wire    ap_channel_done_refpop_local_1_V;
wire    refpop_local_1_V_full_n;
reg    ap_sync_reg_channel_write_refpop_local_1_V;
wire    ap_sync_channel_write_refpop_local_1_V;
wire    ap_channel_done_refpop_local_0_V;
wire    refpop_local_0_V_full_n;
reg    ap_sync_reg_channel_write_refpop_local_0_V;
wire    ap_sync_channel_write_refpop_local_0_V;
wire    ap_channel_done_ref_local_3_V;
wire    ref_local_3_V_full_n;
reg    ap_sync_reg_channel_write_ref_local_3_V;
wire    ap_sync_channel_write_ref_local_3_V;
wire    ap_channel_done_ref_local_2_V;
wire    ref_local_2_V_full_n;
reg    ap_sync_reg_channel_write_ref_local_2_V;
wire    ap_sync_channel_write_ref_local_2_V;
wire    ap_channel_done_ref_local_1_V;
wire    ref_local_1_V_full_n;
reg    ap_sync_reg_channel_write_ref_local_1_V;
wire    ap_sync_channel_write_ref_local_1_V;
wire    ap_channel_done_ref_local_0_V;
wire    ref_local_0_V_full_n;
reg    ap_sync_reg_channel_write_ref_local_0_V;
wire    ap_sync_channel_write_ref_local_0_V;
wire    calculation_U0_ap_start;
wire    calculation_U0_ap_done;
wire    calculation_U0_ap_continue;
wire    calculation_U0_ap_idle;
wire    calculation_U0_ap_ready;
wire    calculation_U0_cmpr_local_0_V_read;
wire    calculation_U0_cmpr_local_1_V_read;
wire    calculation_U0_cmpr_local_2_V_read;
wire    calculation_U0_cmpr_local_3_V_read;
wire    calculation_U0_cmpr_local_4_V_read;
wire    calculation_U0_cmpr_local_5_V_read;
wire    calculation_U0_cmpr_local_6_V_read;
wire    calculation_U0_cmpr_local_7_V_read;
wire    calculation_U0_cmpr_local_8_V_read;
wire    calculation_U0_cmpr_local_9_V_read;
wire    calculation_U0_cmpr_local_10_V_read;
wire    calculation_U0_cmpr_local_11_V_read;
wire    calculation_U0_cmpr_local_12_V_read;
wire    calculation_U0_cmpr_local_13_V_read;
wire    calculation_U0_cmpr_local_14_V_read;
wire    calculation_U0_cmpr_local_15_V_read;
wire    calculation_U0_cmprpop_local_0_V_read;
wire    calculation_U0_cmprpop_local_1_V_read;
wire    calculation_U0_cmprpop_local_2_V_read;
wire    calculation_U0_cmprpop_local_3_V_read;
wire    calculation_U0_cmprpop_local_4_V_read;
wire    calculation_U0_cmprpop_local_5_V_read;
wire    calculation_U0_cmprpop_local_6_V_read;
wire    calculation_U0_cmprpop_local_7_V_read;
wire    calculation_U0_cmprpop_local_8_V_read;
wire    calculation_U0_cmprpop_local_9_V_read;
wire    calculation_U0_cmprpop_local_10_V_read;
wire    calculation_U0_cmprpop_local_11_V_read;
wire    calculation_U0_cmprpop_local_12_V_read;
wire    calculation_U0_cmprpop_local_13_V_read;
wire    calculation_U0_cmprpop_local_14_V_read;
wire    calculation_U0_cmprpop_local_15_V_read;
wire    calculation_U0_data_num_0_i_read;
wire   [5:0] calculation_U0_data_num_0_i_out_din;
wire    calculation_U0_data_num_0_i_out_write;
wire   [0:0] calculation_U0_ap_return_0;
wire   [0:0] calculation_U0_ap_return_1;
wire   [0:0] calculation_U0_ap_return_2;
wire   [0:0] calculation_U0_ap_return_3;
wire   [0:0] calculation_U0_ap_return_4;
wire   [0:0] calculation_U0_ap_return_5;
wire   [0:0] calculation_U0_ap_return_6;
wire   [0:0] calculation_U0_ap_return_7;
wire   [0:0] calculation_U0_ap_return_8;
wire   [0:0] calculation_U0_ap_return_9;
wire   [0:0] calculation_U0_ap_return_10;
wire   [0:0] calculation_U0_ap_return_11;
wire   [0:0] calculation_U0_ap_return_12;
wire   [0:0] calculation_U0_ap_return_13;
wire   [0:0] calculation_U0_ap_return_14;
wire   [0:0] calculation_U0_ap_return_15;
wire    ap_channel_done_result_local_15_V;
wire    result_local_15_V_full_n;
reg    ap_sync_reg_channel_write_result_local_15_V;
wire    ap_sync_channel_write_result_local_15_V;
wire    ap_channel_done_result_local_14_V;
wire    result_local_14_V_full_n;
reg    ap_sync_reg_channel_write_result_local_14_V;
wire    ap_sync_channel_write_result_local_14_V;
wire    ap_channel_done_result_local_13_V;
wire    result_local_13_V_full_n;
reg    ap_sync_reg_channel_write_result_local_13_V;
wire    ap_sync_channel_write_result_local_13_V;
wire    ap_channel_done_result_local_12_V;
wire    result_local_12_V_full_n;
reg    ap_sync_reg_channel_write_result_local_12_V;
wire    ap_sync_channel_write_result_local_12_V;
wire    ap_channel_done_result_local_11_V;
wire    result_local_11_V_full_n;
reg    ap_sync_reg_channel_write_result_local_11_V;
wire    ap_sync_channel_write_result_local_11_V;
wire    ap_channel_done_result_local_10_V;
wire    result_local_10_V_full_n;
reg    ap_sync_reg_channel_write_result_local_10_V;
wire    ap_sync_channel_write_result_local_10_V;
wire    ap_channel_done_result_local_9_V;
wire    result_local_9_V_full_n;
reg    ap_sync_reg_channel_write_result_local_9_V;
wire    ap_sync_channel_write_result_local_9_V;
wire    ap_channel_done_result_local_8_V;
wire    result_local_8_V_full_n;
reg    ap_sync_reg_channel_write_result_local_8_V;
wire    ap_sync_channel_write_result_local_8_V;
wire    ap_channel_done_result_local_7_V;
wire    result_local_7_V_full_n;
reg    ap_sync_reg_channel_write_result_local_7_V;
wire    ap_sync_channel_write_result_local_7_V;
wire    ap_channel_done_result_local_6_V;
wire    result_local_6_V_full_n;
reg    ap_sync_reg_channel_write_result_local_6_V;
wire    ap_sync_channel_write_result_local_6_V;
wire    ap_channel_done_result_local_5_V;
wire    result_local_5_V_full_n;
reg    ap_sync_reg_channel_write_result_local_5_V;
wire    ap_sync_channel_write_result_local_5_V;
wire    ap_channel_done_result_local_4_V;
wire    result_local_4_V_full_n;
reg    ap_sync_reg_channel_write_result_local_4_V;
wire    ap_sync_channel_write_result_local_4_V;
wire    ap_channel_done_result_local_3_V;
wire    result_local_3_V_full_n;
reg    ap_sync_reg_channel_write_result_local_3_V;
wire    ap_sync_channel_write_result_local_3_V;
wire    ap_channel_done_result_local_2_V;
wire    result_local_2_V_full_n;
reg    ap_sync_reg_channel_write_result_local_2_V;
wire    ap_sync_channel_write_result_local_2_V;
wire    ap_channel_done_result_local_1_V;
wire    result_local_1_V_full_n;
reg    ap_sync_reg_channel_write_result_local_1_V;
wire    ap_sync_channel_write_result_local_1_V;
wire    ap_channel_done_result_local_0_V;
wire    result_local_0_V_full_n;
reg    ap_sync_reg_channel_write_result_local_0_V;
wire    ap_sync_channel_write_result_local_0_V;
wire    result_write_U0_ap_start;
wire    result_write_U0_ap_done;
wire    result_write_U0_ap_continue;
wire    result_write_U0_ap_idle;
wire    result_write_U0_ap_ready;
wire    result_write_U0_m_axi_output_V_AWVALID;
wire   [63:0] result_write_U0_m_axi_output_V_AWADDR;
wire   [0:0] result_write_U0_m_axi_output_V_AWID;
wire   [31:0] result_write_U0_m_axi_output_V_AWLEN;
wire   [2:0] result_write_U0_m_axi_output_V_AWSIZE;
wire   [1:0] result_write_U0_m_axi_output_V_AWBURST;
wire   [1:0] result_write_U0_m_axi_output_V_AWLOCK;
wire   [3:0] result_write_U0_m_axi_output_V_AWCACHE;
wire   [2:0] result_write_U0_m_axi_output_V_AWPROT;
wire   [3:0] result_write_U0_m_axi_output_V_AWQOS;
wire   [3:0] result_write_U0_m_axi_output_V_AWREGION;
wire   [0:0] result_write_U0_m_axi_output_V_AWUSER;
wire    result_write_U0_m_axi_output_V_WVALID;
wire   [511:0] result_write_U0_m_axi_output_V_WDATA;
wire   [63:0] result_write_U0_m_axi_output_V_WSTRB;
wire    result_write_U0_m_axi_output_V_WLAST;
wire   [0:0] result_write_U0_m_axi_output_V_WID;
wire   [0:0] result_write_U0_m_axi_output_V_WUSER;
wire    result_write_U0_m_axi_output_V_ARVALID;
wire   [63:0] result_write_U0_m_axi_output_V_ARADDR;
wire   [0:0] result_write_U0_m_axi_output_V_ARID;
wire   [31:0] result_write_U0_m_axi_output_V_ARLEN;
wire   [2:0] result_write_U0_m_axi_output_V_ARSIZE;
wire   [1:0] result_write_U0_m_axi_output_V_ARBURST;
wire   [1:0] result_write_U0_m_axi_output_V_ARLOCK;
wire   [3:0] result_write_U0_m_axi_output_V_ARCACHE;
wire   [2:0] result_write_U0_m_axi_output_V_ARPROT;
wire   [3:0] result_write_U0_m_axi_output_V_ARQOS;
wire   [3:0] result_write_U0_m_axi_output_V_ARREGION;
wire   [0:0] result_write_U0_m_axi_output_V_ARUSER;
wire    result_write_U0_m_axi_output_V_RREADY;
wire    result_write_U0_m_axi_output_V_BREADY;
wire    result_write_U0_output_V_offset_read;
wire    result_write_U0_cmpr_chunk_num_0_i_c_read;
wire    result_write_U0_data_num_0_i_c1_read;
wire    ap_sync_continue;
wire    data_num_0_i_c_full_n;
wire   [5:0] data_num_0_i_c_dout;
wire    data_num_0_i_c_empty_n;
wire    cmpr_local_0_V_c_full_n;
wire   [1023:0] cmpr_local_0_V_c_dout;
wire    cmpr_local_0_V_c_empty_n;
wire    cmpr_local_1_V_c_full_n;
wire   [1023:0] cmpr_local_1_V_c_dout;
wire    cmpr_local_1_V_c_empty_n;
wire    cmpr_local_2_V_c_full_n;
wire   [1023:0] cmpr_local_2_V_c_dout;
wire    cmpr_local_2_V_c_empty_n;
wire    cmpr_local_3_V_c_full_n;
wire   [1023:0] cmpr_local_3_V_c_dout;
wire    cmpr_local_3_V_c_empty_n;
wire    cmpr_local_4_V_c_full_n;
wire   [1023:0] cmpr_local_4_V_c_dout;
wire    cmpr_local_4_V_c_empty_n;
wire    cmpr_local_5_V_c_full_n;
wire   [1023:0] cmpr_local_5_V_c_dout;
wire    cmpr_local_5_V_c_empty_n;
wire    cmpr_local_6_V_c_full_n;
wire   [1023:0] cmpr_local_6_V_c_dout;
wire    cmpr_local_6_V_c_empty_n;
wire    cmpr_local_7_V_c_full_n;
wire   [1023:0] cmpr_local_7_V_c_dout;
wire    cmpr_local_7_V_c_empty_n;
wire    cmpr_local_8_V_c_full_n;
wire   [1023:0] cmpr_local_8_V_c_dout;
wire    cmpr_local_8_V_c_empty_n;
wire    cmpr_local_9_V_c_full_n;
wire   [1023:0] cmpr_local_9_V_c_dout;
wire    cmpr_local_9_V_c_empty_n;
wire    cmpr_local_10_V_c_full_n;
wire   [1023:0] cmpr_local_10_V_c_dout;
wire    cmpr_local_10_V_c_empty_n;
wire    cmpr_local_11_V_c_full_n;
wire   [1023:0] cmpr_local_11_V_c_dout;
wire    cmpr_local_11_V_c_empty_n;
wire    cmpr_local_12_V_c_full_n;
wire   [1023:0] cmpr_local_12_V_c_dout;
wire    cmpr_local_12_V_c_empty_n;
wire    cmpr_local_13_V_c_full_n;
wire   [1023:0] cmpr_local_13_V_c_dout;
wire    cmpr_local_13_V_c_empty_n;
wire    cmpr_local_14_V_c_full_n;
wire   [1023:0] cmpr_local_14_V_c_dout;
wire    cmpr_local_14_V_c_empty_n;
wire    cmpr_local_15_V_c_full_n;
wire   [1023:0] cmpr_local_15_V_c_dout;
wire    cmpr_local_15_V_c_empty_n;
wire    cmprpop_local_0_V_c_full_n;
wire   [10:0] cmprpop_local_0_V_c_dout;
wire    cmprpop_local_0_V_c_empty_n;
wire    cmprpop_local_1_V_c_full_n;
wire   [10:0] cmprpop_local_1_V_c_dout;
wire    cmprpop_local_1_V_c_empty_n;
wire    cmprpop_local_2_V_c_full_n;
wire   [10:0] cmprpop_local_2_V_c_dout;
wire    cmprpop_local_2_V_c_empty_n;
wire    cmprpop_local_3_V_c_full_n;
wire   [10:0] cmprpop_local_3_V_c_dout;
wire    cmprpop_local_3_V_c_empty_n;
wire    cmprpop_local_4_V_c_full_n;
wire   [10:0] cmprpop_local_4_V_c_dout;
wire    cmprpop_local_4_V_c_empty_n;
wire    cmprpop_local_5_V_c_full_n;
wire   [10:0] cmprpop_local_5_V_c_dout;
wire    cmprpop_local_5_V_c_empty_n;
wire    cmprpop_local_6_V_c_full_n;
wire   [10:0] cmprpop_local_6_V_c_dout;
wire    cmprpop_local_6_V_c_empty_n;
wire    cmprpop_local_7_V_c_full_n;
wire   [10:0] cmprpop_local_7_V_c_dout;
wire    cmprpop_local_7_V_c_empty_n;
wire    cmprpop_local_8_V_c_full_n;
wire   [10:0] cmprpop_local_8_V_c_dout;
wire    cmprpop_local_8_V_c_empty_n;
wire    cmprpop_local_9_V_c_full_n;
wire   [10:0] cmprpop_local_9_V_c_dout;
wire    cmprpop_local_9_V_c_empty_n;
wire    cmprpop_local_10_V_c_full_n;
wire   [10:0] cmprpop_local_10_V_c_dout;
wire    cmprpop_local_10_V_c_empty_n;
wire    cmprpop_local_11_V_c_full_n;
wire   [10:0] cmprpop_local_11_V_c_dout;
wire    cmprpop_local_11_V_c_empty_n;
wire    cmprpop_local_12_V_c_full_n;
wire   [10:0] cmprpop_local_12_V_c_dout;
wire    cmprpop_local_12_V_c_empty_n;
wire    cmprpop_local_13_V_c_full_n;
wire   [10:0] cmprpop_local_13_V_c_dout;
wire    cmprpop_local_13_V_c_empty_n;
wire    cmprpop_local_14_V_c_full_n;
wire   [10:0] cmprpop_local_14_V_c_dout;
wire    cmprpop_local_14_V_c_empty_n;
wire    cmprpop_local_15_V_c_full_n;
wire   [9:0] cmprpop_local_15_V_c_dout;
wire    cmprpop_local_15_V_c_empty_n;
wire    cmpr_chunk_num_0_i_c_full_n;
wire   [1:0] cmpr_chunk_num_0_i_c_dout;
wire    cmpr_chunk_num_0_i_c_empty_n;
wire    output_V_offset_c_full_n;
wire   [57:0] output_V_offset_c_dout;
wire    output_V_offset_c_empty_n;
wire   [1023:0] ref_local_0_V_dout;
wire    ref_local_0_V_empty_n;
wire   [1023:0] ref_local_1_V_dout;
wire    ref_local_1_V_empty_n;
wire   [1023:0] ref_local_2_V_dout;
wire    ref_local_2_V_empty_n;
wire   [1023:0] ref_local_3_V_dout;
wire    ref_local_3_V_empty_n;
wire   [10:0] refpop_local_0_V_dout;
wire    refpop_local_0_V_empty_n;
wire   [10:0] refpop_local_1_V_dout;
wire    refpop_local_1_V_empty_n;
wire   [10:0] refpop_local_2_V_dout;
wire    refpop_local_2_V_empty_n;
wire   [10:0] refpop_local_3_V_dout;
wire    refpop_local_3_V_empty_n;
wire    data_num_0_i_c1_full_n;
wire   [5:0] data_num_0_i_c1_dout;
wire    data_num_0_i_c1_empty_n;
wire   [0:0] result_local_0_V_dout;
wire    result_local_0_V_empty_n;
wire   [0:0] result_local_1_V_dout;
wire    result_local_1_V_empty_n;
wire   [0:0] result_local_2_V_dout;
wire    result_local_2_V_empty_n;
wire   [0:0] result_local_3_V_dout;
wire    result_local_3_V_empty_n;
wire   [0:0] result_local_4_V_dout;
wire    result_local_4_V_empty_n;
wire   [0:0] result_local_5_V_dout;
wire    result_local_5_V_empty_n;
wire   [0:0] result_local_6_V_dout;
wire    result_local_6_V_empty_n;
wire   [0:0] result_local_7_V_dout;
wire    result_local_7_V_empty_n;
wire   [0:0] result_local_8_V_dout;
wire    result_local_8_V_empty_n;
wire   [0:0] result_local_9_V_dout;
wire    result_local_9_V_empty_n;
wire   [0:0] result_local_10_V_dout;
wire    result_local_10_V_empty_n;
wire   [0:0] result_local_11_V_dout;
wire    result_local_11_V_empty_n;
wire   [0:0] result_local_12_V_dout;
wire    result_local_12_V_empty_n;
wire   [0:0] result_local_13_V_dout;
wire    result_local_13_V_empty_n;
wire   [0:0] result_local_14_V_dout;
wire    result_local_14_V_empty_n;
wire   [0:0] result_local_15_V_dout;
wire    result_local_15_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    data_read3710_U0_start_full_n;
wire    data_read3710_U0_start_write;
wire    calculation_U0_start_full_n;
wire    calculation_U0_start_write;
wire    result_write_U0_start_full_n;
wire    result_write_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_refpop_local_3_V = 1'b0;
#0 ap_sync_reg_channel_write_refpop_local_2_V = 1'b0;
#0 ap_sync_reg_channel_write_refpop_local_1_V = 1'b0;
#0 ap_sync_reg_channel_write_refpop_local_0_V = 1'b0;
#0 ap_sync_reg_channel_write_ref_local_3_V = 1'b0;
#0 ap_sync_reg_channel_write_ref_local_2_V = 1'b0;
#0 ap_sync_reg_channel_write_ref_local_1_V = 1'b0;
#0 ap_sync_reg_channel_write_ref_local_0_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_15_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_14_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_13_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_12_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_11_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_10_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_9_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_8_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_7_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_6_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_5_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_4_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_3_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_2_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_1_V = 1'b0;
#0 ap_sync_reg_channel_write_result_local_0_V = 1'b0;
end

tancalc_data_read3710 data_read3710_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(data_read3710_U0_ap_start),
    .ap_done(data_read3710_U0_ap_done),
    .ap_continue(data_read3710_U0_ap_continue),
    .ap_idle(data_read3710_U0_ap_idle),
    .ap_ready(data_read3710_U0_ap_ready),
    .m_axi_input_V_AWVALID(data_read3710_U0_m_axi_input_V_AWVALID),
    .m_axi_input_V_AWREADY(1'b0),
    .m_axi_input_V_AWADDR(data_read3710_U0_m_axi_input_V_AWADDR),
    .m_axi_input_V_AWID(data_read3710_U0_m_axi_input_V_AWID),
    .m_axi_input_V_AWLEN(data_read3710_U0_m_axi_input_V_AWLEN),
    .m_axi_input_V_AWSIZE(data_read3710_U0_m_axi_input_V_AWSIZE),
    .m_axi_input_V_AWBURST(data_read3710_U0_m_axi_input_V_AWBURST),
    .m_axi_input_V_AWLOCK(data_read3710_U0_m_axi_input_V_AWLOCK),
    .m_axi_input_V_AWCACHE(data_read3710_U0_m_axi_input_V_AWCACHE),
    .m_axi_input_V_AWPROT(data_read3710_U0_m_axi_input_V_AWPROT),
    .m_axi_input_V_AWQOS(data_read3710_U0_m_axi_input_V_AWQOS),
    .m_axi_input_V_AWREGION(data_read3710_U0_m_axi_input_V_AWREGION),
    .m_axi_input_V_AWUSER(data_read3710_U0_m_axi_input_V_AWUSER),
    .m_axi_input_V_WVALID(data_read3710_U0_m_axi_input_V_WVALID),
    .m_axi_input_V_WREADY(1'b0),
    .m_axi_input_V_WDATA(data_read3710_U0_m_axi_input_V_WDATA),
    .m_axi_input_V_WSTRB(data_read3710_U0_m_axi_input_V_WSTRB),
    .m_axi_input_V_WLAST(data_read3710_U0_m_axi_input_V_WLAST),
    .m_axi_input_V_WID(data_read3710_U0_m_axi_input_V_WID),
    .m_axi_input_V_WUSER(data_read3710_U0_m_axi_input_V_WUSER),
    .m_axi_input_V_ARVALID(data_read3710_U0_m_axi_input_V_ARVALID),
    .m_axi_input_V_ARREADY(m_axi_input_V_ARREADY),
    .m_axi_input_V_ARADDR(data_read3710_U0_m_axi_input_V_ARADDR),
    .m_axi_input_V_ARID(data_read3710_U0_m_axi_input_V_ARID),
    .m_axi_input_V_ARLEN(data_read3710_U0_m_axi_input_V_ARLEN),
    .m_axi_input_V_ARSIZE(data_read3710_U0_m_axi_input_V_ARSIZE),
    .m_axi_input_V_ARBURST(data_read3710_U0_m_axi_input_V_ARBURST),
    .m_axi_input_V_ARLOCK(data_read3710_U0_m_axi_input_V_ARLOCK),
    .m_axi_input_V_ARCACHE(data_read3710_U0_m_axi_input_V_ARCACHE),
    .m_axi_input_V_ARPROT(data_read3710_U0_m_axi_input_V_ARPROT),
    .m_axi_input_V_ARQOS(data_read3710_U0_m_axi_input_V_ARQOS),
    .m_axi_input_V_ARREGION(data_read3710_U0_m_axi_input_V_ARREGION),
    .m_axi_input_V_ARUSER(data_read3710_U0_m_axi_input_V_ARUSER),
    .m_axi_input_V_RVALID(m_axi_input_V_RVALID),
    .m_axi_input_V_RREADY(data_read3710_U0_m_axi_input_V_RREADY),
    .m_axi_input_V_RDATA(m_axi_input_V_RDATA),
    .m_axi_input_V_RLAST(m_axi_input_V_RLAST),
    .m_axi_input_V_RID(m_axi_input_V_RID),
    .m_axi_input_V_RUSER(m_axi_input_V_RUSER),
    .m_axi_input_V_RRESP(m_axi_input_V_RRESP),
    .m_axi_input_V_BVALID(1'b0),
    .m_axi_input_V_BREADY(data_read3710_U0_m_axi_input_V_BREADY),
    .m_axi_input_V_BRESP(2'd0),
    .m_axi_input_V_BID(1'd0),
    .m_axi_input_V_BUSER(1'd0),
    .input_V_offset(input_V_offset),
    .data_num_0_i(data_num_0_i),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .p_read12(p_read12),
    .p_read13(p_read13),
    .p_read14(p_read14),
    .p_read15(p_read15),
    .p_read16(p_read16),
    .p_read17(p_read17),
    .p_read18(p_read18),
    .p_read19(p_read19),
    .p_read20(p_read20),
    .p_read21(p_read21),
    .p_read22(p_read22),
    .p_read23(p_read23),
    .p_read24(p_read24),
    .p_read25(p_read25),
    .p_read26(p_read26),
    .p_read27(p_read27),
    .p_read28(p_read28),
    .p_read29(p_read29),
    .p_read30(p_read30),
    .p_read31(p_read31),
    .cmpr_chunk_num_0_i(cmpr_chunk_num_0_i),
    .data_num_0_i_c_din(data_read3710_U0_data_num_0_i_c_din),
    .data_num_0_i_c_full_n(data_num_0_i_c_full_n),
    .data_num_0_i_c_write(data_read3710_U0_data_num_0_i_c_write),
    .cmpr_local_0_V_c_din(data_read3710_U0_cmpr_local_0_V_c_din),
    .cmpr_local_0_V_c_full_n(cmpr_local_0_V_c_full_n),
    .cmpr_local_0_V_c_write(data_read3710_U0_cmpr_local_0_V_c_write),
    .cmpr_local_1_V_c_din(data_read3710_U0_cmpr_local_1_V_c_din),
    .cmpr_local_1_V_c_full_n(cmpr_local_1_V_c_full_n),
    .cmpr_local_1_V_c_write(data_read3710_U0_cmpr_local_1_V_c_write),
    .cmpr_local_2_V_c_din(data_read3710_U0_cmpr_local_2_V_c_din),
    .cmpr_local_2_V_c_full_n(cmpr_local_2_V_c_full_n),
    .cmpr_local_2_V_c_write(data_read3710_U0_cmpr_local_2_V_c_write),
    .cmpr_local_3_V_c_din(data_read3710_U0_cmpr_local_3_V_c_din),
    .cmpr_local_3_V_c_full_n(cmpr_local_3_V_c_full_n),
    .cmpr_local_3_V_c_write(data_read3710_U0_cmpr_local_3_V_c_write),
    .cmpr_local_4_V_c_din(data_read3710_U0_cmpr_local_4_V_c_din),
    .cmpr_local_4_V_c_full_n(cmpr_local_4_V_c_full_n),
    .cmpr_local_4_V_c_write(data_read3710_U0_cmpr_local_4_V_c_write),
    .cmpr_local_5_V_c_din(data_read3710_U0_cmpr_local_5_V_c_din),
    .cmpr_local_5_V_c_full_n(cmpr_local_5_V_c_full_n),
    .cmpr_local_5_V_c_write(data_read3710_U0_cmpr_local_5_V_c_write),
    .cmpr_local_6_V_c_din(data_read3710_U0_cmpr_local_6_V_c_din),
    .cmpr_local_6_V_c_full_n(cmpr_local_6_V_c_full_n),
    .cmpr_local_6_V_c_write(data_read3710_U0_cmpr_local_6_V_c_write),
    .cmpr_local_7_V_c_din(data_read3710_U0_cmpr_local_7_V_c_din),
    .cmpr_local_7_V_c_full_n(cmpr_local_7_V_c_full_n),
    .cmpr_local_7_V_c_write(data_read3710_U0_cmpr_local_7_V_c_write),
    .cmpr_local_8_V_c_din(data_read3710_U0_cmpr_local_8_V_c_din),
    .cmpr_local_8_V_c_full_n(cmpr_local_8_V_c_full_n),
    .cmpr_local_8_V_c_write(data_read3710_U0_cmpr_local_8_V_c_write),
    .cmpr_local_9_V_c_din(data_read3710_U0_cmpr_local_9_V_c_din),
    .cmpr_local_9_V_c_full_n(cmpr_local_9_V_c_full_n),
    .cmpr_local_9_V_c_write(data_read3710_U0_cmpr_local_9_V_c_write),
    .cmpr_local_10_V_c_din(data_read3710_U0_cmpr_local_10_V_c_din),
    .cmpr_local_10_V_c_full_n(cmpr_local_10_V_c_full_n),
    .cmpr_local_10_V_c_write(data_read3710_U0_cmpr_local_10_V_c_write),
    .cmpr_local_11_V_c_din(data_read3710_U0_cmpr_local_11_V_c_din),
    .cmpr_local_11_V_c_full_n(cmpr_local_11_V_c_full_n),
    .cmpr_local_11_V_c_write(data_read3710_U0_cmpr_local_11_V_c_write),
    .cmpr_local_12_V_c_din(data_read3710_U0_cmpr_local_12_V_c_din),
    .cmpr_local_12_V_c_full_n(cmpr_local_12_V_c_full_n),
    .cmpr_local_12_V_c_write(data_read3710_U0_cmpr_local_12_V_c_write),
    .cmpr_local_13_V_c_din(data_read3710_U0_cmpr_local_13_V_c_din),
    .cmpr_local_13_V_c_full_n(cmpr_local_13_V_c_full_n),
    .cmpr_local_13_V_c_write(data_read3710_U0_cmpr_local_13_V_c_write),
    .cmpr_local_14_V_c_din(data_read3710_U0_cmpr_local_14_V_c_din),
    .cmpr_local_14_V_c_full_n(cmpr_local_14_V_c_full_n),
    .cmpr_local_14_V_c_write(data_read3710_U0_cmpr_local_14_V_c_write),
    .cmpr_local_15_V_c_din(data_read3710_U0_cmpr_local_15_V_c_din),
    .cmpr_local_15_V_c_full_n(cmpr_local_15_V_c_full_n),
    .cmpr_local_15_V_c_write(data_read3710_U0_cmpr_local_15_V_c_write),
    .cmprpop_local_0_V_c_din(data_read3710_U0_cmprpop_local_0_V_c_din),
    .cmprpop_local_0_V_c_full_n(cmprpop_local_0_V_c_full_n),
    .cmprpop_local_0_V_c_write(data_read3710_U0_cmprpop_local_0_V_c_write),
    .cmprpop_local_1_V_c_din(data_read3710_U0_cmprpop_local_1_V_c_din),
    .cmprpop_local_1_V_c_full_n(cmprpop_local_1_V_c_full_n),
    .cmprpop_local_1_V_c_write(data_read3710_U0_cmprpop_local_1_V_c_write),
    .cmprpop_local_2_V_c_din(data_read3710_U0_cmprpop_local_2_V_c_din),
    .cmprpop_local_2_V_c_full_n(cmprpop_local_2_V_c_full_n),
    .cmprpop_local_2_V_c_write(data_read3710_U0_cmprpop_local_2_V_c_write),
    .cmprpop_local_3_V_c_din(data_read3710_U0_cmprpop_local_3_V_c_din),
    .cmprpop_local_3_V_c_full_n(cmprpop_local_3_V_c_full_n),
    .cmprpop_local_3_V_c_write(data_read3710_U0_cmprpop_local_3_V_c_write),
    .cmprpop_local_4_V_c_din(data_read3710_U0_cmprpop_local_4_V_c_din),
    .cmprpop_local_4_V_c_full_n(cmprpop_local_4_V_c_full_n),
    .cmprpop_local_4_V_c_write(data_read3710_U0_cmprpop_local_4_V_c_write),
    .cmprpop_local_5_V_c_din(data_read3710_U0_cmprpop_local_5_V_c_din),
    .cmprpop_local_5_V_c_full_n(cmprpop_local_5_V_c_full_n),
    .cmprpop_local_5_V_c_write(data_read3710_U0_cmprpop_local_5_V_c_write),
    .cmprpop_local_6_V_c_din(data_read3710_U0_cmprpop_local_6_V_c_din),
    .cmprpop_local_6_V_c_full_n(cmprpop_local_6_V_c_full_n),
    .cmprpop_local_6_V_c_write(data_read3710_U0_cmprpop_local_6_V_c_write),
    .cmprpop_local_7_V_c_din(data_read3710_U0_cmprpop_local_7_V_c_din),
    .cmprpop_local_7_V_c_full_n(cmprpop_local_7_V_c_full_n),
    .cmprpop_local_7_V_c_write(data_read3710_U0_cmprpop_local_7_V_c_write),
    .cmprpop_local_8_V_c_din(data_read3710_U0_cmprpop_local_8_V_c_din),
    .cmprpop_local_8_V_c_full_n(cmprpop_local_8_V_c_full_n),
    .cmprpop_local_8_V_c_write(data_read3710_U0_cmprpop_local_8_V_c_write),
    .cmprpop_local_9_V_c_din(data_read3710_U0_cmprpop_local_9_V_c_din),
    .cmprpop_local_9_V_c_full_n(cmprpop_local_9_V_c_full_n),
    .cmprpop_local_9_V_c_write(data_read3710_U0_cmprpop_local_9_V_c_write),
    .cmprpop_local_10_V_c_din(data_read3710_U0_cmprpop_local_10_V_c_din),
    .cmprpop_local_10_V_c_full_n(cmprpop_local_10_V_c_full_n),
    .cmprpop_local_10_V_c_write(data_read3710_U0_cmprpop_local_10_V_c_write),
    .cmprpop_local_11_V_c_din(data_read3710_U0_cmprpop_local_11_V_c_din),
    .cmprpop_local_11_V_c_full_n(cmprpop_local_11_V_c_full_n),
    .cmprpop_local_11_V_c_write(data_read3710_U0_cmprpop_local_11_V_c_write),
    .cmprpop_local_12_V_c_din(data_read3710_U0_cmprpop_local_12_V_c_din),
    .cmprpop_local_12_V_c_full_n(cmprpop_local_12_V_c_full_n),
    .cmprpop_local_12_V_c_write(data_read3710_U0_cmprpop_local_12_V_c_write),
    .cmprpop_local_13_V_c_din(data_read3710_U0_cmprpop_local_13_V_c_din),
    .cmprpop_local_13_V_c_full_n(cmprpop_local_13_V_c_full_n),
    .cmprpop_local_13_V_c_write(data_read3710_U0_cmprpop_local_13_V_c_write),
    .cmprpop_local_14_V_c_din(data_read3710_U0_cmprpop_local_14_V_c_din),
    .cmprpop_local_14_V_c_full_n(cmprpop_local_14_V_c_full_n),
    .cmprpop_local_14_V_c_write(data_read3710_U0_cmprpop_local_14_V_c_write),
    .cmprpop_local_15_V_c_din(data_read3710_U0_cmprpop_local_15_V_c_din),
    .cmprpop_local_15_V_c_full_n(cmprpop_local_15_V_c_full_n),
    .cmprpop_local_15_V_c_write(data_read3710_U0_cmprpop_local_15_V_c_write),
    .cmpr_chunk_num_0_i_c_din(data_read3710_U0_cmpr_chunk_num_0_i_c_din),
    .cmpr_chunk_num_0_i_c_full_n(cmpr_chunk_num_0_i_c_full_n),
    .cmpr_chunk_num_0_i_c_write(data_read3710_U0_cmpr_chunk_num_0_i_c_write),
    .output_V_offset(output_V_offset),
    .output_V_offset_out_din(data_read3710_U0_output_V_offset_out_din),
    .output_V_offset_out_full_n(output_V_offset_c_full_n),
    .output_V_offset_out_write(data_read3710_U0_output_V_offset_out_write),
    .ap_return_0(data_read3710_U0_ap_return_0),
    .ap_return_1(data_read3710_U0_ap_return_1),
    .ap_return_2(data_read3710_U0_ap_return_2),
    .ap_return_3(data_read3710_U0_ap_return_3),
    .ap_return_4(data_read3710_U0_ap_return_4),
    .ap_return_5(data_read3710_U0_ap_return_5),
    .ap_return_6(data_read3710_U0_ap_return_6),
    .ap_return_7(data_read3710_U0_ap_return_7)
);

tancalc_calculation calculation_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(calculation_U0_ap_start),
    .ap_done(calculation_U0_ap_done),
    .ap_continue(calculation_U0_ap_continue),
    .ap_idle(calculation_U0_ap_idle),
    .ap_ready(calculation_U0_ap_ready),
    .ref_local_0_V_read(ref_local_0_V_dout),
    .ref_local_1_V_read(ref_local_1_V_dout),
    .ref_local_2_V_read(ref_local_2_V_dout),
    .ref_local_3_V_read(ref_local_3_V_dout),
    .cmpr_local_0_V_dout(cmpr_local_0_V_c_dout),
    .cmpr_local_0_V_empty_n(cmpr_local_0_V_c_empty_n),
    .cmpr_local_0_V_read(calculation_U0_cmpr_local_0_V_read),
    .cmpr_local_1_V_dout(cmpr_local_1_V_c_dout),
    .cmpr_local_1_V_empty_n(cmpr_local_1_V_c_empty_n),
    .cmpr_local_1_V_read(calculation_U0_cmpr_local_1_V_read),
    .cmpr_local_2_V_dout(cmpr_local_2_V_c_dout),
    .cmpr_local_2_V_empty_n(cmpr_local_2_V_c_empty_n),
    .cmpr_local_2_V_read(calculation_U0_cmpr_local_2_V_read),
    .cmpr_local_3_V_dout(cmpr_local_3_V_c_dout),
    .cmpr_local_3_V_empty_n(cmpr_local_3_V_c_empty_n),
    .cmpr_local_3_V_read(calculation_U0_cmpr_local_3_V_read),
    .cmpr_local_4_V_dout(cmpr_local_4_V_c_dout),
    .cmpr_local_4_V_empty_n(cmpr_local_4_V_c_empty_n),
    .cmpr_local_4_V_read(calculation_U0_cmpr_local_4_V_read),
    .cmpr_local_5_V_dout(cmpr_local_5_V_c_dout),
    .cmpr_local_5_V_empty_n(cmpr_local_5_V_c_empty_n),
    .cmpr_local_5_V_read(calculation_U0_cmpr_local_5_V_read),
    .cmpr_local_6_V_dout(cmpr_local_6_V_c_dout),
    .cmpr_local_6_V_empty_n(cmpr_local_6_V_c_empty_n),
    .cmpr_local_6_V_read(calculation_U0_cmpr_local_6_V_read),
    .cmpr_local_7_V_dout(cmpr_local_7_V_c_dout),
    .cmpr_local_7_V_empty_n(cmpr_local_7_V_c_empty_n),
    .cmpr_local_7_V_read(calculation_U0_cmpr_local_7_V_read),
    .cmpr_local_8_V_dout(cmpr_local_8_V_c_dout),
    .cmpr_local_8_V_empty_n(cmpr_local_8_V_c_empty_n),
    .cmpr_local_8_V_read(calculation_U0_cmpr_local_8_V_read),
    .cmpr_local_9_V_dout(cmpr_local_9_V_c_dout),
    .cmpr_local_9_V_empty_n(cmpr_local_9_V_c_empty_n),
    .cmpr_local_9_V_read(calculation_U0_cmpr_local_9_V_read),
    .cmpr_local_10_V_dout(cmpr_local_10_V_c_dout),
    .cmpr_local_10_V_empty_n(cmpr_local_10_V_c_empty_n),
    .cmpr_local_10_V_read(calculation_U0_cmpr_local_10_V_read),
    .cmpr_local_11_V_dout(cmpr_local_11_V_c_dout),
    .cmpr_local_11_V_empty_n(cmpr_local_11_V_c_empty_n),
    .cmpr_local_11_V_read(calculation_U0_cmpr_local_11_V_read),
    .cmpr_local_12_V_dout(cmpr_local_12_V_c_dout),
    .cmpr_local_12_V_empty_n(cmpr_local_12_V_c_empty_n),
    .cmpr_local_12_V_read(calculation_U0_cmpr_local_12_V_read),
    .cmpr_local_13_V_dout(cmpr_local_13_V_c_dout),
    .cmpr_local_13_V_empty_n(cmpr_local_13_V_c_empty_n),
    .cmpr_local_13_V_read(calculation_U0_cmpr_local_13_V_read),
    .cmpr_local_14_V_dout(cmpr_local_14_V_c_dout),
    .cmpr_local_14_V_empty_n(cmpr_local_14_V_c_empty_n),
    .cmpr_local_14_V_read(calculation_U0_cmpr_local_14_V_read),
    .cmpr_local_15_V_dout(cmpr_local_15_V_c_dout),
    .cmpr_local_15_V_empty_n(cmpr_local_15_V_c_empty_n),
    .cmpr_local_15_V_read(calculation_U0_cmpr_local_15_V_read),
    .refpop_local_0_V_read(refpop_local_0_V_dout),
    .refpop_local_1_V_read(refpop_local_1_V_dout),
    .refpop_local_2_V_read(refpop_local_2_V_dout),
    .refpop_local_3_V_read(refpop_local_3_V_dout),
    .cmprpop_local_0_V_dout(cmprpop_local_0_V_c_dout),
    .cmprpop_local_0_V_empty_n(cmprpop_local_0_V_c_empty_n),
    .cmprpop_local_0_V_read(calculation_U0_cmprpop_local_0_V_read),
    .cmprpop_local_1_V_dout(cmprpop_local_1_V_c_dout),
    .cmprpop_local_1_V_empty_n(cmprpop_local_1_V_c_empty_n),
    .cmprpop_local_1_V_read(calculation_U0_cmprpop_local_1_V_read),
    .cmprpop_local_2_V_dout(cmprpop_local_2_V_c_dout),
    .cmprpop_local_2_V_empty_n(cmprpop_local_2_V_c_empty_n),
    .cmprpop_local_2_V_read(calculation_U0_cmprpop_local_2_V_read),
    .cmprpop_local_3_V_dout(cmprpop_local_3_V_c_dout),
    .cmprpop_local_3_V_empty_n(cmprpop_local_3_V_c_empty_n),
    .cmprpop_local_3_V_read(calculation_U0_cmprpop_local_3_V_read),
    .cmprpop_local_4_V_dout(cmprpop_local_4_V_c_dout),
    .cmprpop_local_4_V_empty_n(cmprpop_local_4_V_c_empty_n),
    .cmprpop_local_4_V_read(calculation_U0_cmprpop_local_4_V_read),
    .cmprpop_local_5_V_dout(cmprpop_local_5_V_c_dout),
    .cmprpop_local_5_V_empty_n(cmprpop_local_5_V_c_empty_n),
    .cmprpop_local_5_V_read(calculation_U0_cmprpop_local_5_V_read),
    .cmprpop_local_6_V_dout(cmprpop_local_6_V_c_dout),
    .cmprpop_local_6_V_empty_n(cmprpop_local_6_V_c_empty_n),
    .cmprpop_local_6_V_read(calculation_U0_cmprpop_local_6_V_read),
    .cmprpop_local_7_V_dout(cmprpop_local_7_V_c_dout),
    .cmprpop_local_7_V_empty_n(cmprpop_local_7_V_c_empty_n),
    .cmprpop_local_7_V_read(calculation_U0_cmprpop_local_7_V_read),
    .cmprpop_local_8_V_dout(cmprpop_local_8_V_c_dout),
    .cmprpop_local_8_V_empty_n(cmprpop_local_8_V_c_empty_n),
    .cmprpop_local_8_V_read(calculation_U0_cmprpop_local_8_V_read),
    .cmprpop_local_9_V_dout(cmprpop_local_9_V_c_dout),
    .cmprpop_local_9_V_empty_n(cmprpop_local_9_V_c_empty_n),
    .cmprpop_local_9_V_read(calculation_U0_cmprpop_local_9_V_read),
    .cmprpop_local_10_V_dout(cmprpop_local_10_V_c_dout),
    .cmprpop_local_10_V_empty_n(cmprpop_local_10_V_c_empty_n),
    .cmprpop_local_10_V_read(calculation_U0_cmprpop_local_10_V_read),
    .cmprpop_local_11_V_dout(cmprpop_local_11_V_c_dout),
    .cmprpop_local_11_V_empty_n(cmprpop_local_11_V_c_empty_n),
    .cmprpop_local_11_V_read(calculation_U0_cmprpop_local_11_V_read),
    .cmprpop_local_12_V_dout(cmprpop_local_12_V_c_dout),
    .cmprpop_local_12_V_empty_n(cmprpop_local_12_V_c_empty_n),
    .cmprpop_local_12_V_read(calculation_U0_cmprpop_local_12_V_read),
    .cmprpop_local_13_V_dout(cmprpop_local_13_V_c_dout),
    .cmprpop_local_13_V_empty_n(cmprpop_local_13_V_c_empty_n),
    .cmprpop_local_13_V_read(calculation_U0_cmprpop_local_13_V_read),
    .cmprpop_local_14_V_dout(cmprpop_local_14_V_c_dout),
    .cmprpop_local_14_V_empty_n(cmprpop_local_14_V_c_empty_n),
    .cmprpop_local_14_V_read(calculation_U0_cmprpop_local_14_V_read),
    .cmprpop_local_15_V_dout(cmprpop_local_15_V_c_dout),
    .cmprpop_local_15_V_empty_n(cmprpop_local_15_V_c_empty_n),
    .cmprpop_local_15_V_read(calculation_U0_cmprpop_local_15_V_read),
    .data_num_0_i_dout(data_num_0_i_c_dout),
    .data_num_0_i_empty_n(data_num_0_i_c_empty_n),
    .data_num_0_i_read(calculation_U0_data_num_0_i_read),
    .data_num_0_i_out_din(calculation_U0_data_num_0_i_out_din),
    .data_num_0_i_out_full_n(data_num_0_i_c1_full_n),
    .data_num_0_i_out_write(calculation_U0_data_num_0_i_out_write),
    .ap_return_0(calculation_U0_ap_return_0),
    .ap_return_1(calculation_U0_ap_return_1),
    .ap_return_2(calculation_U0_ap_return_2),
    .ap_return_3(calculation_U0_ap_return_3),
    .ap_return_4(calculation_U0_ap_return_4),
    .ap_return_5(calculation_U0_ap_return_5),
    .ap_return_6(calculation_U0_ap_return_6),
    .ap_return_7(calculation_U0_ap_return_7),
    .ap_return_8(calculation_U0_ap_return_8),
    .ap_return_9(calculation_U0_ap_return_9),
    .ap_return_10(calculation_U0_ap_return_10),
    .ap_return_11(calculation_U0_ap_return_11),
    .ap_return_12(calculation_U0_ap_return_12),
    .ap_return_13(calculation_U0_ap_return_13),
    .ap_return_14(calculation_U0_ap_return_14),
    .ap_return_15(calculation_U0_ap_return_15)
);

tancalc_result_write result_write_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(result_write_U0_ap_start),
    .ap_done(result_write_U0_ap_done),
    .ap_continue(result_write_U0_ap_continue),
    .ap_idle(result_write_U0_ap_idle),
    .ap_ready(result_write_U0_ap_ready),
    .m_axi_output_V_AWVALID(result_write_U0_m_axi_output_V_AWVALID),
    .m_axi_output_V_AWREADY(m_axi_output_V_AWREADY),
    .m_axi_output_V_AWADDR(result_write_U0_m_axi_output_V_AWADDR),
    .m_axi_output_V_AWID(result_write_U0_m_axi_output_V_AWID),
    .m_axi_output_V_AWLEN(result_write_U0_m_axi_output_V_AWLEN),
    .m_axi_output_V_AWSIZE(result_write_U0_m_axi_output_V_AWSIZE),
    .m_axi_output_V_AWBURST(result_write_U0_m_axi_output_V_AWBURST),
    .m_axi_output_V_AWLOCK(result_write_U0_m_axi_output_V_AWLOCK),
    .m_axi_output_V_AWCACHE(result_write_U0_m_axi_output_V_AWCACHE),
    .m_axi_output_V_AWPROT(result_write_U0_m_axi_output_V_AWPROT),
    .m_axi_output_V_AWQOS(result_write_U0_m_axi_output_V_AWQOS),
    .m_axi_output_V_AWREGION(result_write_U0_m_axi_output_V_AWREGION),
    .m_axi_output_V_AWUSER(result_write_U0_m_axi_output_V_AWUSER),
    .m_axi_output_V_WVALID(result_write_U0_m_axi_output_V_WVALID),
    .m_axi_output_V_WREADY(m_axi_output_V_WREADY),
    .m_axi_output_V_WDATA(result_write_U0_m_axi_output_V_WDATA),
    .m_axi_output_V_WSTRB(result_write_U0_m_axi_output_V_WSTRB),
    .m_axi_output_V_WLAST(result_write_U0_m_axi_output_V_WLAST),
    .m_axi_output_V_WID(result_write_U0_m_axi_output_V_WID),
    .m_axi_output_V_WUSER(result_write_U0_m_axi_output_V_WUSER),
    .m_axi_output_V_ARVALID(result_write_U0_m_axi_output_V_ARVALID),
    .m_axi_output_V_ARREADY(1'b0),
    .m_axi_output_V_ARADDR(result_write_U0_m_axi_output_V_ARADDR),
    .m_axi_output_V_ARID(result_write_U0_m_axi_output_V_ARID),
    .m_axi_output_V_ARLEN(result_write_U0_m_axi_output_V_ARLEN),
    .m_axi_output_V_ARSIZE(result_write_U0_m_axi_output_V_ARSIZE),
    .m_axi_output_V_ARBURST(result_write_U0_m_axi_output_V_ARBURST),
    .m_axi_output_V_ARLOCK(result_write_U0_m_axi_output_V_ARLOCK),
    .m_axi_output_V_ARCACHE(result_write_U0_m_axi_output_V_ARCACHE),
    .m_axi_output_V_ARPROT(result_write_U0_m_axi_output_V_ARPROT),
    .m_axi_output_V_ARQOS(result_write_U0_m_axi_output_V_ARQOS),
    .m_axi_output_V_ARREGION(result_write_U0_m_axi_output_V_ARREGION),
    .m_axi_output_V_ARUSER(result_write_U0_m_axi_output_V_ARUSER),
    .m_axi_output_V_RVALID(1'b0),
    .m_axi_output_V_RREADY(result_write_U0_m_axi_output_V_RREADY),
    .m_axi_output_V_RDATA(512'd0),
    .m_axi_output_V_RLAST(1'b0),
    .m_axi_output_V_RID(1'd0),
    .m_axi_output_V_RUSER(1'd0),
    .m_axi_output_V_RRESP(2'd0),
    .m_axi_output_V_BVALID(m_axi_output_V_BVALID),
    .m_axi_output_V_BREADY(result_write_U0_m_axi_output_V_BREADY),
    .m_axi_output_V_BRESP(m_axi_output_V_BRESP),
    .m_axi_output_V_BID(m_axi_output_V_BID),
    .m_axi_output_V_BUSER(m_axi_output_V_BUSER),
    .output_V_offset_dout(output_V_offset_c_dout),
    .output_V_offset_empty_n(output_V_offset_c_empty_n),
    .output_V_offset_read(result_write_U0_output_V_offset_read),
    .result_local_0_V_read_2(result_local_0_V_dout),
    .result_local_1_V_read_2(result_local_1_V_dout),
    .result_local_2_V_read_2(result_local_2_V_dout),
    .result_local_3_V_read_2(result_local_3_V_dout),
    .result_local_4_V_read_2(result_local_4_V_dout),
    .result_local_5_V_read_2(result_local_5_V_dout),
    .result_local_6_V_read_2(result_local_6_V_dout),
    .result_local_7_V_read_2(result_local_7_V_dout),
    .result_local_8_V_read_2(result_local_8_V_dout),
    .result_local_9_V_read_2(result_local_9_V_dout),
    .result_local_10_V_read_2(result_local_10_V_dout),
    .result_local_11_V_read_2(result_local_11_V_dout),
    .result_local_12_V_read_2(result_local_12_V_dout),
    .result_local_13_V_read_2(result_local_13_V_dout),
    .result_local_14_V_read_2(result_local_14_V_dout),
    .result_local_15_V_read_2(result_local_15_V_dout),
    .cmpr_chunk_num_0_i_c_dout(cmpr_chunk_num_0_i_c_dout),
    .cmpr_chunk_num_0_i_c_empty_n(cmpr_chunk_num_0_i_c_empty_n),
    .cmpr_chunk_num_0_i_c_read(result_write_U0_cmpr_chunk_num_0_i_c_read),
    .data_num_0_i_c1_dout(data_num_0_i_c1_dout),
    .data_num_0_i_c1_empty_n(data_num_0_i_c1_empty_n),
    .data_num_0_i_c1_read(result_write_U0_data_num_0_i_c1_read)
);

tancalc_fifo_w6_d2_A data_num_0_i_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_data_num_0_i_c_din),
    .if_full_n(data_num_0_i_c_full_n),
    .if_write(data_read3710_U0_data_num_0_i_c_write),
    .if_dout(data_num_0_i_c_dout),
    .if_empty_n(data_num_0_i_c_empty_n),
    .if_read(calculation_U0_data_num_0_i_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_0_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_0_V_c_din),
    .if_full_n(cmpr_local_0_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_0_V_c_write),
    .if_dout(cmpr_local_0_V_c_dout),
    .if_empty_n(cmpr_local_0_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_0_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_1_V_c_din),
    .if_full_n(cmpr_local_1_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_1_V_c_write),
    .if_dout(cmpr_local_1_V_c_dout),
    .if_empty_n(cmpr_local_1_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_1_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_2_V_c_din),
    .if_full_n(cmpr_local_2_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_2_V_c_write),
    .if_dout(cmpr_local_2_V_c_dout),
    .if_empty_n(cmpr_local_2_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_2_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_3_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_3_V_c_din),
    .if_full_n(cmpr_local_3_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_3_V_c_write),
    .if_dout(cmpr_local_3_V_c_dout),
    .if_empty_n(cmpr_local_3_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_3_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_4_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_4_V_c_din),
    .if_full_n(cmpr_local_4_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_4_V_c_write),
    .if_dout(cmpr_local_4_V_c_dout),
    .if_empty_n(cmpr_local_4_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_4_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_5_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_5_V_c_din),
    .if_full_n(cmpr_local_5_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_5_V_c_write),
    .if_dout(cmpr_local_5_V_c_dout),
    .if_empty_n(cmpr_local_5_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_5_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_6_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_6_V_c_din),
    .if_full_n(cmpr_local_6_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_6_V_c_write),
    .if_dout(cmpr_local_6_V_c_dout),
    .if_empty_n(cmpr_local_6_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_6_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_7_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_7_V_c_din),
    .if_full_n(cmpr_local_7_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_7_V_c_write),
    .if_dout(cmpr_local_7_V_c_dout),
    .if_empty_n(cmpr_local_7_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_7_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_8_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_8_V_c_din),
    .if_full_n(cmpr_local_8_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_8_V_c_write),
    .if_dout(cmpr_local_8_V_c_dout),
    .if_empty_n(cmpr_local_8_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_8_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_9_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_9_V_c_din),
    .if_full_n(cmpr_local_9_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_9_V_c_write),
    .if_dout(cmpr_local_9_V_c_dout),
    .if_empty_n(cmpr_local_9_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_9_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_10_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_10_V_c_din),
    .if_full_n(cmpr_local_10_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_10_V_c_write),
    .if_dout(cmpr_local_10_V_c_dout),
    .if_empty_n(cmpr_local_10_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_10_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_11_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_11_V_c_din),
    .if_full_n(cmpr_local_11_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_11_V_c_write),
    .if_dout(cmpr_local_11_V_c_dout),
    .if_empty_n(cmpr_local_11_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_11_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_12_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_12_V_c_din),
    .if_full_n(cmpr_local_12_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_12_V_c_write),
    .if_dout(cmpr_local_12_V_c_dout),
    .if_empty_n(cmpr_local_12_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_12_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_13_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_13_V_c_din),
    .if_full_n(cmpr_local_13_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_13_V_c_write),
    .if_dout(cmpr_local_13_V_c_dout),
    .if_empty_n(cmpr_local_13_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_13_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_14_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_14_V_c_din),
    .if_full_n(cmpr_local_14_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_14_V_c_write),
    .if_dout(cmpr_local_14_V_c_dout),
    .if_empty_n(cmpr_local_14_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_14_V_read)
);

tancalc_fifo_w1024_d2_A cmpr_local_15_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_local_15_V_c_din),
    .if_full_n(cmpr_local_15_V_c_full_n),
    .if_write(data_read3710_U0_cmpr_local_15_V_c_write),
    .if_dout(cmpr_local_15_V_c_dout),
    .if_empty_n(cmpr_local_15_V_c_empty_n),
    .if_read(calculation_U0_cmpr_local_15_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_0_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_0_V_c_din),
    .if_full_n(cmprpop_local_0_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_0_V_c_write),
    .if_dout(cmprpop_local_0_V_c_dout),
    .if_empty_n(cmprpop_local_0_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_0_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_1_V_c_din),
    .if_full_n(cmprpop_local_1_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_1_V_c_write),
    .if_dout(cmprpop_local_1_V_c_dout),
    .if_empty_n(cmprpop_local_1_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_1_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_2_V_c_din),
    .if_full_n(cmprpop_local_2_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_2_V_c_write),
    .if_dout(cmprpop_local_2_V_c_dout),
    .if_empty_n(cmprpop_local_2_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_2_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_3_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_3_V_c_din),
    .if_full_n(cmprpop_local_3_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_3_V_c_write),
    .if_dout(cmprpop_local_3_V_c_dout),
    .if_empty_n(cmprpop_local_3_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_3_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_4_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_4_V_c_din),
    .if_full_n(cmprpop_local_4_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_4_V_c_write),
    .if_dout(cmprpop_local_4_V_c_dout),
    .if_empty_n(cmprpop_local_4_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_4_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_5_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_5_V_c_din),
    .if_full_n(cmprpop_local_5_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_5_V_c_write),
    .if_dout(cmprpop_local_5_V_c_dout),
    .if_empty_n(cmprpop_local_5_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_5_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_6_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_6_V_c_din),
    .if_full_n(cmprpop_local_6_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_6_V_c_write),
    .if_dout(cmprpop_local_6_V_c_dout),
    .if_empty_n(cmprpop_local_6_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_6_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_7_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_7_V_c_din),
    .if_full_n(cmprpop_local_7_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_7_V_c_write),
    .if_dout(cmprpop_local_7_V_c_dout),
    .if_empty_n(cmprpop_local_7_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_7_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_8_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_8_V_c_din),
    .if_full_n(cmprpop_local_8_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_8_V_c_write),
    .if_dout(cmprpop_local_8_V_c_dout),
    .if_empty_n(cmprpop_local_8_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_8_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_9_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_9_V_c_din),
    .if_full_n(cmprpop_local_9_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_9_V_c_write),
    .if_dout(cmprpop_local_9_V_c_dout),
    .if_empty_n(cmprpop_local_9_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_9_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_10_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_10_V_c_din),
    .if_full_n(cmprpop_local_10_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_10_V_c_write),
    .if_dout(cmprpop_local_10_V_c_dout),
    .if_empty_n(cmprpop_local_10_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_10_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_11_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_11_V_c_din),
    .if_full_n(cmprpop_local_11_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_11_V_c_write),
    .if_dout(cmprpop_local_11_V_c_dout),
    .if_empty_n(cmprpop_local_11_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_11_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_12_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_12_V_c_din),
    .if_full_n(cmprpop_local_12_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_12_V_c_write),
    .if_dout(cmprpop_local_12_V_c_dout),
    .if_empty_n(cmprpop_local_12_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_12_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_13_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_13_V_c_din),
    .if_full_n(cmprpop_local_13_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_13_V_c_write),
    .if_dout(cmprpop_local_13_V_c_dout),
    .if_empty_n(cmprpop_local_13_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_13_V_read)
);

tancalc_fifo_w11_d2_A cmprpop_local_14_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_14_V_c_din),
    .if_full_n(cmprpop_local_14_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_14_V_c_write),
    .if_dout(cmprpop_local_14_V_c_dout),
    .if_empty_n(cmprpop_local_14_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_14_V_read)
);

tancalc_fifo_w10_d2_A cmprpop_local_15_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmprpop_local_15_V_c_din),
    .if_full_n(cmprpop_local_15_V_c_full_n),
    .if_write(data_read3710_U0_cmprpop_local_15_V_c_write),
    .if_dout(cmprpop_local_15_V_c_dout),
    .if_empty_n(cmprpop_local_15_V_c_empty_n),
    .if_read(calculation_U0_cmprpop_local_15_V_read)
);

tancalc_fifo_w2_d3_A cmpr_chunk_num_0_i_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_cmpr_chunk_num_0_i_c_din),
    .if_full_n(cmpr_chunk_num_0_i_c_full_n),
    .if_write(data_read3710_U0_cmpr_chunk_num_0_i_c_write),
    .if_dout(cmpr_chunk_num_0_i_c_dout),
    .if_empty_n(cmpr_chunk_num_0_i_c_empty_n),
    .if_read(result_write_U0_cmpr_chunk_num_0_i_c_read)
);

tancalc_fifo_w58_d3_A output_V_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_output_V_offset_out_din),
    .if_full_n(output_V_offset_c_full_n),
    .if_write(data_read3710_U0_output_V_offset_out_write),
    .if_dout(output_V_offset_c_dout),
    .if_empty_n(output_V_offset_c_empty_n),
    .if_read(result_write_U0_output_V_offset_read)
);

tancalc_fifo_w1024_d2_A ref_local_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_0),
    .if_full_n(ref_local_0_V_full_n),
    .if_write(ap_channel_done_ref_local_0_V),
    .if_dout(ref_local_0_V_dout),
    .if_empty_n(ref_local_0_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w1024_d2_A ref_local_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_1),
    .if_full_n(ref_local_1_V_full_n),
    .if_write(ap_channel_done_ref_local_1_V),
    .if_dout(ref_local_1_V_dout),
    .if_empty_n(ref_local_1_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w1024_d2_A ref_local_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_2),
    .if_full_n(ref_local_2_V_full_n),
    .if_write(ap_channel_done_ref_local_2_V),
    .if_dout(ref_local_2_V_dout),
    .if_empty_n(ref_local_2_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w1024_d2_A ref_local_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_3),
    .if_full_n(ref_local_3_V_full_n),
    .if_write(ap_channel_done_ref_local_3_V),
    .if_dout(ref_local_3_V_dout),
    .if_empty_n(ref_local_3_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w11_d2_A refpop_local_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_4),
    .if_full_n(refpop_local_0_V_full_n),
    .if_write(ap_channel_done_refpop_local_0_V),
    .if_dout(refpop_local_0_V_dout),
    .if_empty_n(refpop_local_0_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w11_d2_A refpop_local_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_5),
    .if_full_n(refpop_local_1_V_full_n),
    .if_write(ap_channel_done_refpop_local_1_V),
    .if_dout(refpop_local_1_V_dout),
    .if_empty_n(refpop_local_1_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w11_d2_A refpop_local_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_6),
    .if_full_n(refpop_local_2_V_full_n),
    .if_write(ap_channel_done_refpop_local_2_V),
    .if_dout(refpop_local_2_V_dout),
    .if_empty_n(refpop_local_2_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w11_d2_A refpop_local_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_read3710_U0_ap_return_7),
    .if_full_n(refpop_local_3_V_full_n),
    .if_write(ap_channel_done_refpop_local_3_V),
    .if_dout(refpop_local_3_V_dout),
    .if_empty_n(refpop_local_3_V_empty_n),
    .if_read(calculation_U0_ap_ready)
);

tancalc_fifo_w6_d2_A data_num_0_i_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_data_num_0_i_out_din),
    .if_full_n(data_num_0_i_c1_full_n),
    .if_write(calculation_U0_data_num_0_i_out_write),
    .if_dout(data_num_0_i_c1_dout),
    .if_empty_n(data_num_0_i_c1_empty_n),
    .if_read(result_write_U0_data_num_0_i_c1_read)
);

tancalc_fifo_w1_d2_A result_local_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_0),
    .if_full_n(result_local_0_V_full_n),
    .if_write(ap_channel_done_result_local_0_V),
    .if_dout(result_local_0_V_dout),
    .if_empty_n(result_local_0_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_1),
    .if_full_n(result_local_1_V_full_n),
    .if_write(ap_channel_done_result_local_1_V),
    .if_dout(result_local_1_V_dout),
    .if_empty_n(result_local_1_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_2),
    .if_full_n(result_local_2_V_full_n),
    .if_write(ap_channel_done_result_local_2_V),
    .if_dout(result_local_2_V_dout),
    .if_empty_n(result_local_2_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_3),
    .if_full_n(result_local_3_V_full_n),
    .if_write(ap_channel_done_result_local_3_V),
    .if_dout(result_local_3_V_dout),
    .if_empty_n(result_local_3_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_4),
    .if_full_n(result_local_4_V_full_n),
    .if_write(ap_channel_done_result_local_4_V),
    .if_dout(result_local_4_V_dout),
    .if_empty_n(result_local_4_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_5),
    .if_full_n(result_local_5_V_full_n),
    .if_write(ap_channel_done_result_local_5_V),
    .if_dout(result_local_5_V_dout),
    .if_empty_n(result_local_5_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_6),
    .if_full_n(result_local_6_V_full_n),
    .if_write(ap_channel_done_result_local_6_V),
    .if_dout(result_local_6_V_dout),
    .if_empty_n(result_local_6_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_7),
    .if_full_n(result_local_7_V_full_n),
    .if_write(ap_channel_done_result_local_7_V),
    .if_dout(result_local_7_V_dout),
    .if_empty_n(result_local_7_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_8),
    .if_full_n(result_local_8_V_full_n),
    .if_write(ap_channel_done_result_local_8_V),
    .if_dout(result_local_8_V_dout),
    .if_empty_n(result_local_8_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_9),
    .if_full_n(result_local_9_V_full_n),
    .if_write(ap_channel_done_result_local_9_V),
    .if_dout(result_local_9_V_dout),
    .if_empty_n(result_local_9_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_10),
    .if_full_n(result_local_10_V_full_n),
    .if_write(ap_channel_done_result_local_10_V),
    .if_dout(result_local_10_V_dout),
    .if_empty_n(result_local_10_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_11),
    .if_full_n(result_local_11_V_full_n),
    .if_write(ap_channel_done_result_local_11_V),
    .if_dout(result_local_11_V_dout),
    .if_empty_n(result_local_11_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_12),
    .if_full_n(result_local_12_V_full_n),
    .if_write(ap_channel_done_result_local_12_V),
    .if_dout(result_local_12_V_dout),
    .if_empty_n(result_local_12_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_13),
    .if_full_n(result_local_13_V_full_n),
    .if_write(ap_channel_done_result_local_13_V),
    .if_dout(result_local_13_V_dout),
    .if_empty_n(result_local_13_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_14),
    .if_full_n(result_local_14_V_full_n),
    .if_write(ap_channel_done_result_local_14_V),
    .if_dout(result_local_14_V_dout),
    .if_empty_n(result_local_14_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

tancalc_fifo_w1_d2_A result_local_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calculation_U0_ap_return_15),
    .if_full_n(result_local_15_V_full_n),
    .if_write(ap_channel_done_result_local_15_V),
    .if_dout(result_local_15_V_dout),
    .if_empty_n(result_local_15_V_empty_n),
    .if_read(result_write_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ref_local_0_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ref_local_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ref_local_0_V <= ap_sync_channel_write_ref_local_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ref_local_1_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ref_local_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ref_local_1_V <= ap_sync_channel_write_ref_local_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ref_local_2_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ref_local_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ref_local_2_V <= ap_sync_channel_write_ref_local_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ref_local_3_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ref_local_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ref_local_3_V <= ap_sync_channel_write_ref_local_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_refpop_local_0_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_refpop_local_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_refpop_local_0_V <= ap_sync_channel_write_refpop_local_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_refpop_local_1_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_refpop_local_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_refpop_local_1_V <= ap_sync_channel_write_refpop_local_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_refpop_local_2_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_refpop_local_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_refpop_local_2_V <= ap_sync_channel_write_refpop_local_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_refpop_local_3_V <= 1'b0;
    end else begin
        if (((data_read3710_U0_ap_done & data_read3710_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_refpop_local_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_refpop_local_3_V <= ap_sync_channel_write_refpop_local_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_0_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_0_V <= ap_sync_channel_write_result_local_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_10_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_10_V <= ap_sync_channel_write_result_local_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_11_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_11_V <= ap_sync_channel_write_result_local_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_12_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_12_V <= ap_sync_channel_write_result_local_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_13_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_13_V <= ap_sync_channel_write_result_local_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_14_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_14_V <= ap_sync_channel_write_result_local_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_15_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_15_V <= ap_sync_channel_write_result_local_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_1_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_1_V <= ap_sync_channel_write_result_local_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_2_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_2_V <= ap_sync_channel_write_result_local_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_3_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_3_V <= ap_sync_channel_write_result_local_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_4_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_4_V <= ap_sync_channel_write_result_local_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_5_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_5_V <= ap_sync_channel_write_result_local_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_6_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_6_V <= ap_sync_channel_write_result_local_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_7_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_7_V <= ap_sync_channel_write_result_local_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_8_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_8_V <= ap_sync_channel_write_result_local_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_result_local_9_V <= 1'b0;
    end else begin
        if (((calculation_U0_ap_done & calculation_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_result_local_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_result_local_9_V <= ap_sync_channel_write_result_local_9_V;
        end
    end
end

assign ap_channel_done_ref_local_0_V = ((ap_sync_reg_channel_write_ref_local_0_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_ref_local_1_V = ((ap_sync_reg_channel_write_ref_local_1_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_ref_local_2_V = ((ap_sync_reg_channel_write_ref_local_2_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_ref_local_3_V = ((ap_sync_reg_channel_write_ref_local_3_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_refpop_local_0_V = ((ap_sync_reg_channel_write_refpop_local_0_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_refpop_local_1_V = ((ap_sync_reg_channel_write_refpop_local_1_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_refpop_local_2_V = ((ap_sync_reg_channel_write_refpop_local_2_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_refpop_local_3_V = ((ap_sync_reg_channel_write_refpop_local_3_V ^ 1'b1) & data_read3710_U0_ap_done);

assign ap_channel_done_result_local_0_V = ((ap_sync_reg_channel_write_result_local_0_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_10_V = ((ap_sync_reg_channel_write_result_local_10_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_11_V = ((ap_sync_reg_channel_write_result_local_11_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_12_V = ((ap_sync_reg_channel_write_result_local_12_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_13_V = ((ap_sync_reg_channel_write_result_local_13_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_14_V = ((ap_sync_reg_channel_write_result_local_14_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_15_V = ((ap_sync_reg_channel_write_result_local_15_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_1_V = ((ap_sync_reg_channel_write_result_local_1_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_2_V = ((ap_sync_reg_channel_write_result_local_2_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_3_V = ((ap_sync_reg_channel_write_result_local_3_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_4_V = ((ap_sync_reg_channel_write_result_local_4_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_5_V = ((ap_sync_reg_channel_write_result_local_5_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_6_V = ((ap_sync_reg_channel_write_result_local_6_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_7_V = ((ap_sync_reg_channel_write_result_local_7_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_8_V = ((ap_sync_reg_channel_write_result_local_8_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_channel_done_result_local_9_V = ((ap_sync_reg_channel_write_result_local_9_V ^ 1'b1) & calculation_U0_ap_done);

assign ap_done = result_write_U0_ap_done;

assign ap_idle = (result_write_U0_ap_idle & (result_local_15_V_empty_n ^ 1'b1) & (result_local_14_V_empty_n ^ 1'b1) & (result_local_13_V_empty_n ^ 1'b1) & (result_local_12_V_empty_n ^ 1'b1) & (result_local_11_V_empty_n ^ 1'b1) & (result_local_10_V_empty_n ^ 1'b1) & (result_local_9_V_empty_n ^ 1'b1) & (result_local_8_V_empty_n ^ 1'b1) & (result_local_7_V_empty_n ^ 1'b1) & (result_local_6_V_empty_n ^ 1'b1) & (result_local_5_V_empty_n ^ 1'b1) & (result_local_4_V_empty_n ^ 1'b1) & (result_local_3_V_empty_n ^ 1'b1) & (result_local_2_V_empty_n ^ 1'b1) & (result_local_1_V_empty_n ^ 1'b1) & (result_local_0_V_empty_n ^ 1'b1) & (refpop_local_3_V_empty_n ^ 1'b1) & (refpop_local_2_V_empty_n ^ 1'b1) & (refpop_local_1_V_empty_n ^ 1'b1) & (refpop_local_0_V_empty_n ^ 1'b1) & (ref_local_3_V_empty_n ^ 1'b1) & (ref_local_2_V_empty_n ^ 1'b1) & (ref_local_1_V_empty_n ^ 1'b1) & (ref_local_0_V_empty_n ^ 1'b1) & data_read3710_U0_ap_idle & calculation_U0_ap_idle);

assign ap_ready = data_read3710_U0_ap_ready;

assign ap_sync_channel_write_ref_local_0_V = ((ref_local_0_V_full_n & ap_channel_done_ref_local_0_V) | ap_sync_reg_channel_write_ref_local_0_V);

assign ap_sync_channel_write_ref_local_1_V = ((ref_local_1_V_full_n & ap_channel_done_ref_local_1_V) | ap_sync_reg_channel_write_ref_local_1_V);

assign ap_sync_channel_write_ref_local_2_V = ((ref_local_2_V_full_n & ap_channel_done_ref_local_2_V) | ap_sync_reg_channel_write_ref_local_2_V);

assign ap_sync_channel_write_ref_local_3_V = ((ref_local_3_V_full_n & ap_channel_done_ref_local_3_V) | ap_sync_reg_channel_write_ref_local_3_V);

assign ap_sync_channel_write_refpop_local_0_V = ((refpop_local_0_V_full_n & ap_channel_done_refpop_local_0_V) | ap_sync_reg_channel_write_refpop_local_0_V);

assign ap_sync_channel_write_refpop_local_1_V = ((refpop_local_1_V_full_n & ap_channel_done_refpop_local_1_V) | ap_sync_reg_channel_write_refpop_local_1_V);

assign ap_sync_channel_write_refpop_local_2_V = ((refpop_local_2_V_full_n & ap_channel_done_refpop_local_2_V) | ap_sync_reg_channel_write_refpop_local_2_V);

assign ap_sync_channel_write_refpop_local_3_V = ((refpop_local_3_V_full_n & ap_channel_done_refpop_local_3_V) | ap_sync_reg_channel_write_refpop_local_3_V);

assign ap_sync_channel_write_result_local_0_V = ((result_local_0_V_full_n & ap_channel_done_result_local_0_V) | ap_sync_reg_channel_write_result_local_0_V);

assign ap_sync_channel_write_result_local_10_V = ((result_local_10_V_full_n & ap_channel_done_result_local_10_V) | ap_sync_reg_channel_write_result_local_10_V);

assign ap_sync_channel_write_result_local_11_V = ((result_local_11_V_full_n & ap_channel_done_result_local_11_V) | ap_sync_reg_channel_write_result_local_11_V);

assign ap_sync_channel_write_result_local_12_V = ((result_local_12_V_full_n & ap_channel_done_result_local_12_V) | ap_sync_reg_channel_write_result_local_12_V);

assign ap_sync_channel_write_result_local_13_V = ((result_local_13_V_full_n & ap_channel_done_result_local_13_V) | ap_sync_reg_channel_write_result_local_13_V);

assign ap_sync_channel_write_result_local_14_V = ((result_local_14_V_full_n & ap_channel_done_result_local_14_V) | ap_sync_reg_channel_write_result_local_14_V);

assign ap_sync_channel_write_result_local_15_V = ((result_local_15_V_full_n & ap_channel_done_result_local_15_V) | ap_sync_reg_channel_write_result_local_15_V);

assign ap_sync_channel_write_result_local_1_V = ((result_local_1_V_full_n & ap_channel_done_result_local_1_V) | ap_sync_reg_channel_write_result_local_1_V);

assign ap_sync_channel_write_result_local_2_V = ((result_local_2_V_full_n & ap_channel_done_result_local_2_V) | ap_sync_reg_channel_write_result_local_2_V);

assign ap_sync_channel_write_result_local_3_V = ((result_local_3_V_full_n & ap_channel_done_result_local_3_V) | ap_sync_reg_channel_write_result_local_3_V);

assign ap_sync_channel_write_result_local_4_V = ((result_local_4_V_full_n & ap_channel_done_result_local_4_V) | ap_sync_reg_channel_write_result_local_4_V);

assign ap_sync_channel_write_result_local_5_V = ((result_local_5_V_full_n & ap_channel_done_result_local_5_V) | ap_sync_reg_channel_write_result_local_5_V);

assign ap_sync_channel_write_result_local_6_V = ((result_local_6_V_full_n & ap_channel_done_result_local_6_V) | ap_sync_reg_channel_write_result_local_6_V);

assign ap_sync_channel_write_result_local_7_V = ((result_local_7_V_full_n & ap_channel_done_result_local_7_V) | ap_sync_reg_channel_write_result_local_7_V);

assign ap_sync_channel_write_result_local_8_V = ((result_local_8_V_full_n & ap_channel_done_result_local_8_V) | ap_sync_reg_channel_write_result_local_8_V);

assign ap_sync_channel_write_result_local_9_V = ((result_local_9_V_full_n & ap_channel_done_result_local_9_V) | ap_sync_reg_channel_write_result_local_9_V);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = result_write_U0_ap_done;

assign ap_sync_ready = data_read3710_U0_ap_ready;

assign calculation_U0_ap_continue = (ap_sync_channel_write_result_local_9_V & ap_sync_channel_write_result_local_8_V & ap_sync_channel_write_result_local_7_V & ap_sync_channel_write_result_local_6_V & ap_sync_channel_write_result_local_5_V & ap_sync_channel_write_result_local_4_V & ap_sync_channel_write_result_local_3_V & ap_sync_channel_write_result_local_2_V & ap_sync_channel_write_result_local_1_V & ap_sync_channel_write_result_local_15_V & ap_sync_channel_write_result_local_14_V & ap_sync_channel_write_result_local_13_V & ap_sync_channel_write_result_local_12_V & ap_sync_channel_write_result_local_11_V & ap_sync_channel_write_result_local_10_V & ap_sync_channel_write_result_local_0_V);

assign calculation_U0_ap_start = (refpop_local_3_V_empty_n & refpop_local_2_V_empty_n & refpop_local_1_V_empty_n & refpop_local_0_V_empty_n & ref_local_3_V_empty_n & ref_local_2_V_empty_n & ref_local_1_V_empty_n & ref_local_0_V_empty_n);

assign calculation_U0_start_full_n = 1'b1;

assign calculation_U0_start_write = 1'b0;

assign data_read3710_U0_ap_continue = (ap_sync_channel_write_refpop_local_3_V & ap_sync_channel_write_refpop_local_2_V & ap_sync_channel_write_refpop_local_1_V & ap_sync_channel_write_refpop_local_0_V & ap_sync_channel_write_ref_local_3_V & ap_sync_channel_write_ref_local_2_V & ap_sync_channel_write_ref_local_1_V & ap_sync_channel_write_ref_local_0_V);

assign data_read3710_U0_ap_start = ap_start;

assign data_read3710_U0_start_full_n = 1'b1;

assign data_read3710_U0_start_write = 1'b0;

assign m_axi_input_V_ARADDR = data_read3710_U0_m_axi_input_V_ARADDR;

assign m_axi_input_V_ARBURST = data_read3710_U0_m_axi_input_V_ARBURST;

assign m_axi_input_V_ARCACHE = data_read3710_U0_m_axi_input_V_ARCACHE;

assign m_axi_input_V_ARID = data_read3710_U0_m_axi_input_V_ARID;

assign m_axi_input_V_ARLEN = data_read3710_U0_m_axi_input_V_ARLEN;

assign m_axi_input_V_ARLOCK = data_read3710_U0_m_axi_input_V_ARLOCK;

assign m_axi_input_V_ARPROT = data_read3710_U0_m_axi_input_V_ARPROT;

assign m_axi_input_V_ARQOS = data_read3710_U0_m_axi_input_V_ARQOS;

assign m_axi_input_V_ARREGION = data_read3710_U0_m_axi_input_V_ARREGION;

assign m_axi_input_V_ARSIZE = data_read3710_U0_m_axi_input_V_ARSIZE;

assign m_axi_input_V_ARUSER = data_read3710_U0_m_axi_input_V_ARUSER;

assign m_axi_input_V_ARVALID = data_read3710_U0_m_axi_input_V_ARVALID;

assign m_axi_input_V_AWADDR = 64'd0;

assign m_axi_input_V_AWBURST = 2'd0;

assign m_axi_input_V_AWCACHE = 4'd0;

assign m_axi_input_V_AWID = 1'd0;

assign m_axi_input_V_AWLEN = 32'd0;

assign m_axi_input_V_AWLOCK = 2'd0;

assign m_axi_input_V_AWPROT = 3'd0;

assign m_axi_input_V_AWQOS = 4'd0;

assign m_axi_input_V_AWREGION = 4'd0;

assign m_axi_input_V_AWSIZE = 3'd0;

assign m_axi_input_V_AWUSER = 1'd0;

assign m_axi_input_V_AWVALID = 1'b0;

assign m_axi_input_V_BREADY = 1'b0;

assign m_axi_input_V_RREADY = data_read3710_U0_m_axi_input_V_RREADY;

assign m_axi_input_V_WDATA = 512'd0;

assign m_axi_input_V_WID = 1'd0;

assign m_axi_input_V_WLAST = 1'b0;

assign m_axi_input_V_WSTRB = 64'd0;

assign m_axi_input_V_WUSER = 1'd0;

assign m_axi_input_V_WVALID = 1'b0;

assign m_axi_output_V_ARADDR = 64'd0;

assign m_axi_output_V_ARBURST = 2'd0;

assign m_axi_output_V_ARCACHE = 4'd0;

assign m_axi_output_V_ARID = 1'd0;

assign m_axi_output_V_ARLEN = 32'd0;

assign m_axi_output_V_ARLOCK = 2'd0;

assign m_axi_output_V_ARPROT = 3'd0;

assign m_axi_output_V_ARQOS = 4'd0;

assign m_axi_output_V_ARREGION = 4'd0;

assign m_axi_output_V_ARSIZE = 3'd0;

assign m_axi_output_V_ARUSER = 1'd0;

assign m_axi_output_V_ARVALID = 1'b0;

assign m_axi_output_V_AWADDR = result_write_U0_m_axi_output_V_AWADDR;

assign m_axi_output_V_AWBURST = result_write_U0_m_axi_output_V_AWBURST;

assign m_axi_output_V_AWCACHE = result_write_U0_m_axi_output_V_AWCACHE;

assign m_axi_output_V_AWID = result_write_U0_m_axi_output_V_AWID;

assign m_axi_output_V_AWLEN = result_write_U0_m_axi_output_V_AWLEN;

assign m_axi_output_V_AWLOCK = result_write_U0_m_axi_output_V_AWLOCK;

assign m_axi_output_V_AWPROT = result_write_U0_m_axi_output_V_AWPROT;

assign m_axi_output_V_AWQOS = result_write_U0_m_axi_output_V_AWQOS;

assign m_axi_output_V_AWREGION = result_write_U0_m_axi_output_V_AWREGION;

assign m_axi_output_V_AWSIZE = result_write_U0_m_axi_output_V_AWSIZE;

assign m_axi_output_V_AWUSER = result_write_U0_m_axi_output_V_AWUSER;

assign m_axi_output_V_AWVALID = result_write_U0_m_axi_output_V_AWVALID;

assign m_axi_output_V_BREADY = result_write_U0_m_axi_output_V_BREADY;

assign m_axi_output_V_RREADY = 1'b0;

assign m_axi_output_V_WDATA = result_write_U0_m_axi_output_V_WDATA;

assign m_axi_output_V_WID = result_write_U0_m_axi_output_V_WID;

assign m_axi_output_V_WLAST = result_write_U0_m_axi_output_V_WLAST;

assign m_axi_output_V_WSTRB = result_write_U0_m_axi_output_V_WSTRB;

assign m_axi_output_V_WUSER = result_write_U0_m_axi_output_V_WUSER;

assign m_axi_output_V_WVALID = result_write_U0_m_axi_output_V_WVALID;

assign result_write_U0_ap_continue = ap_continue;

assign result_write_U0_ap_start = (result_local_9_V_empty_n & result_local_8_V_empty_n & result_local_7_V_empty_n & result_local_6_V_empty_n & result_local_5_V_empty_n & result_local_4_V_empty_n & result_local_3_V_empty_n & result_local_2_V_empty_n & result_local_1_V_empty_n & result_local_15_V_empty_n & result_local_14_V_empty_n & result_local_13_V_empty_n & result_local_12_V_empty_n & result_local_11_V_empty_n & result_local_10_V_empty_n & result_local_0_V_empty_n);

assign result_write_U0_start_full_n = 1'b1;

assign result_write_U0_start_write = 1'b0;

endmodule //tancalc_dataflow_in_loop_subloop
