

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Sun Sep 24 19:15:42 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.140|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_next_set_fu_44  |next_set  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         1|          -|          -|     7|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     21|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    431|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     288|    566|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+----------+---------+-------+-----+-----+-----+
    |grp_next_set_fu_44  |next_set  |        0|      0|  280|  431|    0|
    +--------------------+----------+---------+-------+-----+-----+-----+
    |Total               |          |        0|      0|  280|  431|    0|
    +--------------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |permutations_U  |main_permutations  |        2|  0|   0|    0|     7|   32|     1|          224|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  0|   0|    0|     7|   32|     1|          224|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_61_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln80_fu_55_p2  |   icmp   |      0|  0|   9|           3|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  21|           6|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_0_i_i_reg_33         |   9|          2|    3|          6|
    |permutations_address0  |  15|          3|    3|          9|
    |permutations_ce0       |  15|          3|    1|          3|
    |permutations_ce1       |   9|          2|    1|          2|
    |permutations_d0        |  15|          3|   32|         96|
    |permutations_we0       |  15|          3|    1|          3|
    |permutations_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 114|         23|   43|        126|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  4|   0|    4|          0|
    |grp_next_set_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_i_reg_33                   |  3|   0|    3|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     main     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     main     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     main     | return value |
+----------+-----+-----+------------+--------------+--------------+

