

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Apr 19 00:19:58 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.047|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1067261|  1067261|  1067261|  1067261|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+---------+---------+----------+
        |                                                                             |                                                                  |      Latency      |      Interval     | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |   min   |   max   |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+---------+---------+----------+
        |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_fu_64        |tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s       |       52|       52|       50|       50| function |
        |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s_fu_72        |tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s       |        6|        6|        5|        5| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_fu_80     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s    |       19|       19|        6|        6| function |
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_91    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |  1062314|  1062314|  1062314|  1062314|   none   |
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_103   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s   |     4544|     4544|     4544|     4544|   none   |
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_113  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s  |      318|      318|      318|      318|   none   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      -|        -|        -|
|Expression           |        -|      -|        -|        -|
|FIFO                 |        -|      -|        -|        -|
|Instance             |      300|      9|     2112|    18989|
|Memory               |        3|      -|       64|        5|
|Multiplexer          |        -|      -|        -|      639|
|Register             |        -|      -|       92|        -|
+---------------------+---------+-------+---------+---------+
|Total                |      303|      9|     2268|    19633|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |       12|      1|    ~0   |        5|
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        4|   ~0  |    ~0   |        1|
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+-------+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+-------+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_113  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s  |        0|      1|   211|    401|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_91    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |      294|      1|   254|    480|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_103   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s   |        2|      1|   187|    395|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_fu_80     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s    |        2|      6|   401|   1041|
    |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_fu_64        |tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s       |        1|      0|  1052|  15069|
    |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s_fu_72        |tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s       |        1|      0|     7|   1603|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+-------+
    |Total                                                                        |                                                                  |      300|      9|  2112|  18989|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |layer10_out_V_U  |myproject_layer10_out_V  |        0|  32|   2|     6|   16|     1|           96|
    |layer2_out_V_U   |myproject_layer2_out_V   |        1|   0|   0|   100|   16|     1|         1600|
    |layer5_out_V_U   |myproject_layer5_out_V   |        1|   0|   0|   100|   11|     1|         1100|
    |layer6_out_V_U   |myproject_layer6_out_V   |        0|  32|   3|    10|   16|     1|          160|
    |layer9_out_V_U   |myproject_layer9_out_V   |        1|   0|   0|    10|   11|     1|          110|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                         |        3|  64|   5|   226|   70|     5|         3066|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  381|         87|    1|         87|
    |layer10_out_V_address0  |   15|          3|    3|          9|
    |layer10_out_V_ce0       |   15|          3|    1|          3|
    |layer10_out_V_ce1       |    9|          2|    1|          2|
    |layer10_out_V_we0       |    9|          2|    1|          2|
    |layer2_out_V_address0   |   15|          3|    7|         21|
    |layer2_out_V_ce0        |   15|          3|    1|          3|
    |layer2_out_V_ce1        |    9|          2|    1|          2|
    |layer2_out_V_we0        |    9|          2|    1|          2|
    |layer5_out_V_address0   |   15|          3|    7|         21|
    |layer5_out_V_ce0        |   15|          3|    1|          3|
    |layer5_out_V_ce1        |    9|          2|    1|          2|
    |layer5_out_V_we0        |    9|          2|    1|          2|
    |layer5_out_V_we1        |    9|          2|    1|          2|
    |layer6_out_V_address0   |   15|          3|    4|         12|
    |layer6_out_V_ce0        |   15|          3|    1|          3|
    |layer6_out_V_ce1        |    9|          2|    1|          2|
    |layer6_out_V_we0        |    9|          2|    1|          2|
    |layer9_out_V_address0   |   15|          3|    4|         12|
    |layer9_out_V_ce0        |   15|          3|    1|          3|
    |layer9_out_V_ce1        |    9|          2|    1|          2|
    |layer9_out_V_we0        |    9|          2|    1|          2|
    |layer9_out_V_we1        |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  639|        141|   43|        201|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  86|   0|   86|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_91_ap_start_reg    |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_103_ap_start_reg   |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_fu_80_ap_start_reg     |   1|   0|    1|          0|
    |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_fu_64_ap_start_reg        |   1|   0|    1|          0|
    |grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s_fu_72_ap_start_reg        |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |  92|   0|   92|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   myproject   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   myproject   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   myproject   | return value |
|dense_input_V_address0  | out |   12|  ap_memory | dense_input_V |     array    |
|dense_input_V_ce0       | out |    1|  ap_memory | dense_input_V |     array    |
|dense_input_V_q0        |  in |   16|  ap_memory | dense_input_V |     array    |
|layer12_out_V_address0  | out |    3|  ap_memory | layer12_out_V |     array    |
|layer12_out_V_ce0       | out |    1|  ap_memory | layer12_out_V |     array    |
|layer12_out_V_we0       | out |    1|  ap_memory | layer12_out_V |     array    |
|layer12_out_V_d0        | out |   16|  ap_memory | layer12_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

