|nios2_SG_DMA_test
i_sys_clk => i_sys_clk.IN1
rx => rx.IN3
tx <= tx.DB_MAX_OUTPUT_PORT_TYPE
arm_rx <= <VCC>
arm_tx => ~NO_FANOUT~
vlc_rx => r_serial_rx_data.DATAA
vlc_tx <= PCS_TOP:m_PCS_TOP.o_serial_tx_data
PB4 => ~NO_FANOUT~
PB3 => ~NO_FANOUT~
F_LED1 => ~NO_FANOUT~
F_LED2 => ~NO_FANOUT~
o_pwm_64k <= clk_64k.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|clk_gen_1:m_clk_gen
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|nios2_SG_DMA_test|clk_gen_1:m_clk_gen|altpll:altpll_component
inclk[0] => clk_gen_1_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|nios2_SG_DMA_test|clk_gen_1:m_clk_gen|altpll:altpll_component|clk_gen_1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|nios2_SG_DMA_test|uart_buad_rate_recognize:m_uart_buad_rate_recognize
i_clk => r_continuous_zeros_cnt[0].CLK
i_clk => r_continuous_zeros_cnt[1].CLK
i_clk => r_continuous_zeros_cnt[2].CLK
i_clk => r_continuous_zeros_cnt[3].CLK
i_clk => r_continuous_zeros_cnt[4].CLK
i_clk => r_continuous_zeros_cnt[5].CLK
i_clk => r_continuous_zeros_cnt[6].CLK
i_clk => r_continuous_zeros_cnt[7].CLK
i_clk => r_continuous_zeros_cnt[8].CLK
i_clk => r_continuous_zeros_cnt[9].CLK
i_clk => r_continuous_zeros_cnt[10].CLK
i_clk => r_continuous_zeros_cnt[11].CLK
i_clk => r_continuous_zeros_cnt[12].CLK
i_clk => r_continuous_zeros_cnt[13].CLK
i_clk => r_continuous_zeros_cnt[14].CLK
i_clk => r_continuous_zeros_cnt[15].CLK
i_clk => r_curr_state~1.DATAIN
i_rst_n => r_continuous_zeros_cnt[0].ACLR
i_rst_n => r_continuous_zeros_cnt[1].ACLR
i_rst_n => r_continuous_zeros_cnt[2].ACLR
i_rst_n => r_continuous_zeros_cnt[3].ACLR
i_rst_n => r_continuous_zeros_cnt[4].ACLR
i_rst_n => r_continuous_zeros_cnt[5].ACLR
i_rst_n => r_continuous_zeros_cnt[6].ACLR
i_rst_n => r_continuous_zeros_cnt[7].ACLR
i_rst_n => r_continuous_zeros_cnt[8].ACLR
i_rst_n => r_continuous_zeros_cnt[9].ACLR
i_rst_n => r_continuous_zeros_cnt[10].ACLR
i_rst_n => r_continuous_zeros_cnt[11].ACLR
i_rst_n => r_continuous_zeros_cnt[12].ACLR
i_rst_n => r_continuous_zeros_cnt[13].ACLR
i_rst_n => r_continuous_zeros_cnt[14].ACLR
i_rst_n => r_continuous_zeros_cnt[15].ACLR
i_rst_n => r_curr_state~3.DATAIN
i_uart_data => r_next_state.P_IDLE.DATAB
i_uart_data => Selector1.IN2
i_uart_data => always0.IN1
i_uart_data => Selector0.IN1
o_9600_or_115200 <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|UART:uart_BAUD_RATE_115200
iCLK => oT~reg0.CLK
iCLK => oTX~reg0.CLK
iCLK => rTData[0].CLK
iCLK => rTData[1].CLK
iCLK => rTData[2].CLK
iCLK => rTData[3].CLK
iCLK => rTData[4].CLK
iCLK => rTData[5].CLK
iCLK => rTData[6].CLK
iCLK => rTData[7].CLK
iCLK => rTBaudCnt[0].CLK
iCLK => rTBaudCnt[1].CLK
iCLK => rTBaudCnt[2].CLK
iCLK => rTBaudCnt[3].CLK
iCLK => rTBaudCnt[4].CLK
iCLK => rTBaudCnt[5].CLK
iCLK => rTBaudCnt[6].CLK
iCLK => rTBaudCnt[7].CLK
iCLK => rTBaudCnt[8].CLK
iCLK => rTBaudCnt[9].CLK
iCLK => rTBaudCnt[10].CLK
iCLK => rTBaudCnt[11].CLK
iCLK => rTBaudCnt[12].CLK
iCLK => rTBaudCnt[13].CLK
iCLK => rTBaudCnt[14].CLK
iCLK => rTBaudCnt[15].CLK
iCLK => rTBitCnt[0].CLK
iCLK => rTBitCnt[1].CLK
iCLK => rTBitCnt[2].CLK
iCLK => rTsyn_0.CLK
iCLK => rTsyn_1.CLK
iCLK => rTsyn.CLK
iCLK => oRDATA[0]~reg0.CLK
iCLK => oRDATA[1]~reg0.CLK
iCLK => oRDATA[2]~reg0.CLK
iCLK => oRDATA[3]~reg0.CLK
iCLK => oRDATA[4]~reg0.CLK
iCLK => oRDATA[5]~reg0.CLK
iCLK => oRDATA[6]~reg0.CLK
iCLK => oRDATA[7]~reg0.CLK
iCLK => oR~reg0.CLK
iCLK => rRData[0].CLK
iCLK => rRData[1].CLK
iCLK => rRData[2].CLK
iCLK => rRData[3].CLK
iCLK => rRData[4].CLK
iCLK => rRData[5].CLK
iCLK => rRData[6].CLK
iCLK => rRData[7].CLK
iCLK => rRBaudCnt[0].CLK
iCLK => rRBaudCnt[1].CLK
iCLK => rRBaudCnt[2].CLK
iCLK => rRBaudCnt[3].CLK
iCLK => rRBaudCnt[4].CLK
iCLK => rRBaudCnt[5].CLK
iCLK => rRBaudCnt[6].CLK
iCLK => rRBaudCnt[7].CLK
iCLK => rRBaudCnt[8].CLK
iCLK => rRBaudCnt[9].CLK
iCLK => rRBaudCnt[10].CLK
iCLK => rRBaudCnt[11].CLK
iCLK => rRBaudCnt[12].CLK
iCLK => rRBaudCnt[13].CLK
iCLK => rRBaudCnt[14].CLK
iCLK => rRBaudCnt[15].CLK
iCLK => rRBitCnt[0].CLK
iCLK => rRBitCnt[1].CLK
iCLK => rRBitCnt[2].CLK
iCLK => rSample_1[0].CLK
iCLK => rSample_1[1].CLK
iCLK => rRX_syn_0.CLK
iCLK => rRX_syn.CLK
iCLK => Tsta~5.DATAIN
iCLK => Rsta~5.DATAIN
iRST_N => oRDATA[0]~reg0.ACLR
iRST_N => oRDATA[1]~reg0.ACLR
iRST_N => oRDATA[2]~reg0.ACLR
iRST_N => oRDATA[3]~reg0.ACLR
iRST_N => oRDATA[4]~reg0.ACLR
iRST_N => oRDATA[5]~reg0.ACLR
iRST_N => oRDATA[6]~reg0.ACLR
iRST_N => oRDATA[7]~reg0.ACLR
iRST_N => oTX~reg0.PRESET
iRST_N => oR~reg0.ACLR
iRST_N => oT~reg0.PRESET
iRST_N => rRX_syn_0.PRESET
iRST_N => rRX_syn.PRESET
iRST_N => rSample_1[0].ACLR
iRST_N => rSample_1[1].ACLR
iRST_N => rRBitCnt[0].ACLR
iRST_N => rRBitCnt[1].ACLR
iRST_N => rRBitCnt[2].ACLR
iRST_N => rRBaudCnt[0].ACLR
iRST_N => rRBaudCnt[1].ACLR
iRST_N => rRBaudCnt[2].ACLR
iRST_N => rRBaudCnt[3].ACLR
iRST_N => rRBaudCnt[4].ACLR
iRST_N => rRBaudCnt[5].ACLR
iRST_N => rRBaudCnt[6].ACLR
iRST_N => rRBaudCnt[7].ACLR
iRST_N => rRBaudCnt[8].ACLR
iRST_N => rRBaudCnt[9].ACLR
iRST_N => rRBaudCnt[10].ACLR
iRST_N => rRBaudCnt[11].ACLR
iRST_N => rRBaudCnt[12].ACLR
iRST_N => rRBaudCnt[13].ACLR
iRST_N => rRBaudCnt[14].ACLR
iRST_N => rRBaudCnt[15].ACLR
iRST_N => rRData[0].ACLR
iRST_N => rRData[1].ACLR
iRST_N => rRData[2].ACLR
iRST_N => rRData[3].ACLR
iRST_N => rRData[4].ACLR
iRST_N => rRData[5].ACLR
iRST_N => rRData[6].ACLR
iRST_N => rRData[7].ACLR
iRST_N => rTsyn_0.PRESET
iRST_N => rTsyn_1.PRESET
iRST_N => rTsyn.PRESET
iRST_N => rTBitCnt[0].ACLR
iRST_N => rTBitCnt[1].ACLR
iRST_N => rTBitCnt[2].ACLR
iRST_N => rTBaudCnt[0].ACLR
iRST_N => rTBaudCnt[1].ACLR
iRST_N => rTBaudCnt[2].ACLR
iRST_N => rTBaudCnt[3].ACLR
iRST_N => rTBaudCnt[4].ACLR
iRST_N => rTBaudCnt[5].ACLR
iRST_N => rTBaudCnt[6].ACLR
iRST_N => rTBaudCnt[7].ACLR
iRST_N => rTBaudCnt[8].ACLR
iRST_N => rTBaudCnt[9].ACLR
iRST_N => rTBaudCnt[10].ACLR
iRST_N => rTBaudCnt[11].ACLR
iRST_N => rTBaudCnt[12].ACLR
iRST_N => rTBaudCnt[13].ACLR
iRST_N => rTBaudCnt[14].ACLR
iRST_N => rTBaudCnt[15].ACLR
iRST_N => rTData[0].ACLR
iRST_N => rTData[1].ACLR
iRST_N => rTData[2].ACLR
iRST_N => rTData[3].ACLR
iRST_N => rTData[4].ACLR
iRST_N => rTData[5].ACLR
iRST_N => rTData[6].ACLR
iRST_N => rTData[7].ACLR
iRST_N => Tsta~7.DATAIN
iRST_N => Rsta~7.DATAIN
iRX => rRX_syn_0.DATAIN
oTX <= oTX~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR <= oR~reg0.DB_MAX_OUTPUT_PORT_TYPE
oT <= oT~reg0.DB_MAX_OUTPUT_PORT_TYPE
iT => rTsyn_0.DATAIN
iTDATA[0] => rTData.DATAB
iTDATA[1] => rTData.DATAB
iTDATA[2] => rTData.DATAB
iTDATA[3] => rTData.DATAB
iTDATA[4] => rTData.DATAB
iTDATA[5] => rTData.DATAB
iTDATA[6] => rTData.DATAB
iTDATA[7] => rTData.DATAB
oRDATA[0] <= oRDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[1] <= oRDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[2] <= oRDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[3] <= oRDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[4] <= oRDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[5] <= oRDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[6] <= oRDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[7] <= oRDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdfull
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_3hm1:auto_generated.aclr
data[0] => dcfifo_3hm1:auto_generated.data[0]
data[1] => dcfifo_3hm1:auto_generated.data[1]
data[2] => dcfifo_3hm1:auto_generated.data[2]
data[3] => dcfifo_3hm1:auto_generated.data[3]
data[4] => dcfifo_3hm1:auto_generated.data[4]
data[5] => dcfifo_3hm1:auto_generated.data[5]
data[6] => dcfifo_3hm1:auto_generated.data[6]
data[7] => dcfifo_3hm1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_3hm1:auto_generated.q[0]
q[1] <= dcfifo_3hm1:auto_generated.q[1]
q[2] <= dcfifo_3hm1:auto_generated.q[2]
q[3] <= dcfifo_3hm1:auto_generated.q[3]
q[4] <= dcfifo_3hm1:auto_generated.q[4]
q[5] <= dcfifo_3hm1:auto_generated.q[5]
q[6] <= dcfifo_3hm1:auto_generated.q[6]
q[7] <= dcfifo_3hm1:auto_generated.q[7]
rdclk => dcfifo_3hm1:auto_generated.rdclk
rdempty <= dcfifo_3hm1:auto_generated.rdempty
rdfull <= dcfifo_3hm1:auto_generated.rdfull
rdreq => dcfifo_3hm1:auto_generated.rdreq
rdusedw[0] <= dcfifo_3hm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3hm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3hm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3hm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3hm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3hm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3hm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3hm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3hm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3hm1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_3hm1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_3hm1:auto_generated.rdusedw[11]
wrclk => dcfifo_3hm1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_3hm1:auto_generated.wrfull
wrreq => dcfifo_3hm1:auto_generated.wrreq
wrusedw[0] <= dcfifo_3hm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3hm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3hm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3hm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3hm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3hm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3hm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3hm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3hm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3hm1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_3hm1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_3hm1:auto_generated.wrusedw[11]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => a_graycounter_4lc:wrptr_g1p.aclr
aclr => altsyncram_ev61:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[12].IN0
aclr => rs_dgwp_reg[12].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[12].IN0
aclr => ws_dgrp_reg[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ev61:fifo_ram.data_a[0]
data[1] => altsyncram_ev61:fifo_ram.data_a[1]
data[2] => altsyncram_ev61:fifo_ram.data_a[2]
data[3] => altsyncram_ev61:fifo_ram.data_a[3]
data[4] => altsyncram_ev61:fifo_ram.data_a[4]
data[5] => altsyncram_ev61:fifo_ram.data_a[5]
data[6] => altsyncram_ev61:fifo_ram.data_a[6]
data[7] => altsyncram_ev61:fifo_ram.data_a[7]
q[0] <= altsyncram_ev61:fifo_ram.q_b[0]
q[1] <= altsyncram_ev61:fifo_ram.q_b[1]
q[2] <= altsyncram_ev61:fifo_ram.q_b[2]
q[3] <= altsyncram_ev61:fifo_ram.q_b[3]
q[4] <= altsyncram_ev61:fifo_ram.q_b[4]
q[5] <= altsyncram_ev61:fifo_ram.q_b[5]
q[6] <= altsyncram_ev61:fifo_ram.q_b[6]
q[7] <= altsyncram_ev61:fifo_ram.q_b[7]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_ev61:fifo_ram.clock1
rdclk => dffpipe_0f9:rs_brp.clock
rdclk => dffpipe_0f9:rs_bwp.clock
rdclk => alt_synch_pipe_gpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_ev61:fifo_ram.clock0
wrclk => dffpipe_0f9:ws_brp.clock
wrclk => dffpipe_0f9:ws_bwp.clock
wrclk => alt_synch_pipe_hpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:rs_brp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:rs_bwp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
clock => dffpipe_4f9:dffpipe12.clock
clrn => dffpipe_4f9:dffpipe12.clrn
d[0] => dffpipe_4f9:dffpipe12.d[0]
d[1] => dffpipe_4f9:dffpipe12.d[1]
d[2] => dffpipe_4f9:dffpipe12.d[2]
d[3] => dffpipe_4f9:dffpipe12.d[3]
d[4] => dffpipe_4f9:dffpipe12.d[4]
d[5] => dffpipe_4f9:dffpipe12.d[5]
d[6] => dffpipe_4f9:dffpipe12.d[6]
d[7] => dffpipe_4f9:dffpipe12.d[7]
d[8] => dffpipe_4f9:dffpipe12.d[8]
d[9] => dffpipe_4f9:dffpipe12.d[9]
d[10] => dffpipe_4f9:dffpipe12.d[10]
d[11] => dffpipe_4f9:dffpipe12.d[11]
d[12] => dffpipe_4f9:dffpipe12.d[12]
q[0] <= dffpipe_4f9:dffpipe12.q[0]
q[1] <= dffpipe_4f9:dffpipe12.q[1]
q[2] <= dffpipe_4f9:dffpipe12.q[2]
q[3] <= dffpipe_4f9:dffpipe12.q[3]
q[4] <= dffpipe_4f9:dffpipe12.q[4]
q[5] <= dffpipe_4f9:dffpipe12.q[5]
q[6] <= dffpipe_4f9:dffpipe12.q[6]
q[7] <= dffpipe_4f9:dffpipe12.q[7]
q[8] <= dffpipe_4f9:dffpipe12.q[8]
q[9] <= dffpipe_4f9:dffpipe12.q[9]
q[10] <= dffpipe_4f9:dffpipe12.q[10]
q[11] <= dffpipe_4f9:dffpipe12.q[11]
q[12] <= dffpipe_4f9:dffpipe12.q[12]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_4f9:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:ws_brp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:ws_bwp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
clock => dffpipe_5f9:dffpipe15.clock
clrn => dffpipe_5f9:dffpipe15.clrn
d[0] => dffpipe_5f9:dffpipe15.d[0]
d[1] => dffpipe_5f9:dffpipe15.d[1]
d[2] => dffpipe_5f9:dffpipe15.d[2]
d[3] => dffpipe_5f9:dffpipe15.d[3]
d[4] => dffpipe_5f9:dffpipe15.d[4]
d[5] => dffpipe_5f9:dffpipe15.d[5]
d[6] => dffpipe_5f9:dffpipe15.d[6]
d[7] => dffpipe_5f9:dffpipe15.d[7]
d[8] => dffpipe_5f9:dffpipe15.d[8]
d[9] => dffpipe_5f9:dffpipe15.d[9]
d[10] => dffpipe_5f9:dffpipe15.d[10]
d[11] => dffpipe_5f9:dffpipe15.d[11]
d[12] => dffpipe_5f9:dffpipe15.d[12]
q[0] <= dffpipe_5f9:dffpipe15.q[0]
q[1] <= dffpipe_5f9:dffpipe15.q[1]
q[2] <= dffpipe_5f9:dffpipe15.q[2]
q[3] <= dffpipe_5f9:dffpipe15.q[3]
q[4] <= dffpipe_5f9:dffpipe15.q[4]
q[5] <= dffpipe_5f9:dffpipe15.q[5]
q[6] <= dffpipe_5f9:dffpipe15.q[6]
q[7] <= dffpipe_5f9:dffpipe15.q[7]
q[8] <= dffpipe_5f9:dffpipe15.q[8]
q[9] <= dffpipe_5f9:dffpipe15.q[9]
q[10] <= dffpipe_5f9:dffpipe15.q[10]
q[11] <= dffpipe_5f9:dffpipe15.q[11]
q[12] <= dffpipe_5f9:dffpipe15.q[12]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_5f9:dffpipe15
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|UART:uart_BAUD_RATE_9600
iCLK => oT~reg0.CLK
iCLK => oTX~reg0.CLK
iCLK => rTData[0].CLK
iCLK => rTData[1].CLK
iCLK => rTData[2].CLK
iCLK => rTData[3].CLK
iCLK => rTData[4].CLK
iCLK => rTData[5].CLK
iCLK => rTData[6].CLK
iCLK => rTData[7].CLK
iCLK => rTBaudCnt[0].CLK
iCLK => rTBaudCnt[1].CLK
iCLK => rTBaudCnt[2].CLK
iCLK => rTBaudCnt[3].CLK
iCLK => rTBaudCnt[4].CLK
iCLK => rTBaudCnt[5].CLK
iCLK => rTBaudCnt[6].CLK
iCLK => rTBaudCnt[7].CLK
iCLK => rTBaudCnt[8].CLK
iCLK => rTBaudCnt[9].CLK
iCLK => rTBaudCnt[10].CLK
iCLK => rTBaudCnt[11].CLK
iCLK => rTBaudCnt[12].CLK
iCLK => rTBaudCnt[13].CLK
iCLK => rTBaudCnt[14].CLK
iCLK => rTBaudCnt[15].CLK
iCLK => rTBitCnt[0].CLK
iCLK => rTBitCnt[1].CLK
iCLK => rTBitCnt[2].CLK
iCLK => rTsyn_0.CLK
iCLK => rTsyn_1.CLK
iCLK => rTsyn.CLK
iCLK => oRDATA[0]~reg0.CLK
iCLK => oRDATA[1]~reg0.CLK
iCLK => oRDATA[2]~reg0.CLK
iCLK => oRDATA[3]~reg0.CLK
iCLK => oRDATA[4]~reg0.CLK
iCLK => oRDATA[5]~reg0.CLK
iCLK => oRDATA[6]~reg0.CLK
iCLK => oRDATA[7]~reg0.CLK
iCLK => oR~reg0.CLK
iCLK => rRData[0].CLK
iCLK => rRData[1].CLK
iCLK => rRData[2].CLK
iCLK => rRData[3].CLK
iCLK => rRData[4].CLK
iCLK => rRData[5].CLK
iCLK => rRData[6].CLK
iCLK => rRData[7].CLK
iCLK => rRBaudCnt[0].CLK
iCLK => rRBaudCnt[1].CLK
iCLK => rRBaudCnt[2].CLK
iCLK => rRBaudCnt[3].CLK
iCLK => rRBaudCnt[4].CLK
iCLK => rRBaudCnt[5].CLK
iCLK => rRBaudCnt[6].CLK
iCLK => rRBaudCnt[7].CLK
iCLK => rRBaudCnt[8].CLK
iCLK => rRBaudCnt[9].CLK
iCLK => rRBaudCnt[10].CLK
iCLK => rRBaudCnt[11].CLK
iCLK => rRBaudCnt[12].CLK
iCLK => rRBaudCnt[13].CLK
iCLK => rRBaudCnt[14].CLK
iCLK => rRBaudCnt[15].CLK
iCLK => rRBitCnt[0].CLK
iCLK => rRBitCnt[1].CLK
iCLK => rRBitCnt[2].CLK
iCLK => rSample_1[0].CLK
iCLK => rSample_1[1].CLK
iCLK => rRX_syn_0.CLK
iCLK => rRX_syn.CLK
iCLK => Tsta~5.DATAIN
iCLK => Rsta~5.DATAIN
iRST_N => oRDATA[0]~reg0.ACLR
iRST_N => oRDATA[1]~reg0.ACLR
iRST_N => oRDATA[2]~reg0.ACLR
iRST_N => oRDATA[3]~reg0.ACLR
iRST_N => oRDATA[4]~reg0.ACLR
iRST_N => oRDATA[5]~reg0.ACLR
iRST_N => oRDATA[6]~reg0.ACLR
iRST_N => oRDATA[7]~reg0.ACLR
iRST_N => oTX~reg0.PRESET
iRST_N => oR~reg0.ACLR
iRST_N => oT~reg0.PRESET
iRST_N => rRX_syn_0.PRESET
iRST_N => rRX_syn.PRESET
iRST_N => rSample_1[0].ACLR
iRST_N => rSample_1[1].ACLR
iRST_N => rRBitCnt[0].ACLR
iRST_N => rRBitCnt[1].ACLR
iRST_N => rRBitCnt[2].ACLR
iRST_N => rRBaudCnt[0].ACLR
iRST_N => rRBaudCnt[1].ACLR
iRST_N => rRBaudCnt[2].ACLR
iRST_N => rRBaudCnt[3].ACLR
iRST_N => rRBaudCnt[4].ACLR
iRST_N => rRBaudCnt[5].ACLR
iRST_N => rRBaudCnt[6].ACLR
iRST_N => rRBaudCnt[7].ACLR
iRST_N => rRBaudCnt[8].ACLR
iRST_N => rRBaudCnt[9].ACLR
iRST_N => rRBaudCnt[10].ACLR
iRST_N => rRBaudCnt[11].ACLR
iRST_N => rRBaudCnt[12].ACLR
iRST_N => rRBaudCnt[13].ACLR
iRST_N => rRBaudCnt[14].ACLR
iRST_N => rRBaudCnt[15].ACLR
iRST_N => rRData[0].ACLR
iRST_N => rRData[1].ACLR
iRST_N => rRData[2].ACLR
iRST_N => rRData[3].ACLR
iRST_N => rRData[4].ACLR
iRST_N => rRData[5].ACLR
iRST_N => rRData[6].ACLR
iRST_N => rRData[7].ACLR
iRST_N => rTsyn_0.PRESET
iRST_N => rTsyn_1.PRESET
iRST_N => rTsyn.PRESET
iRST_N => rTBitCnt[0].ACLR
iRST_N => rTBitCnt[1].ACLR
iRST_N => rTBitCnt[2].ACLR
iRST_N => rTBaudCnt[0].ACLR
iRST_N => rTBaudCnt[1].ACLR
iRST_N => rTBaudCnt[2].ACLR
iRST_N => rTBaudCnt[3].ACLR
iRST_N => rTBaudCnt[4].ACLR
iRST_N => rTBaudCnt[5].ACLR
iRST_N => rTBaudCnt[6].ACLR
iRST_N => rTBaudCnt[7].ACLR
iRST_N => rTBaudCnt[8].ACLR
iRST_N => rTBaudCnt[9].ACLR
iRST_N => rTBaudCnt[10].ACLR
iRST_N => rTBaudCnt[11].ACLR
iRST_N => rTBaudCnt[12].ACLR
iRST_N => rTBaudCnt[13].ACLR
iRST_N => rTBaudCnt[14].ACLR
iRST_N => rTBaudCnt[15].ACLR
iRST_N => rTData[0].ACLR
iRST_N => rTData[1].ACLR
iRST_N => rTData[2].ACLR
iRST_N => rTData[3].ACLR
iRST_N => rTData[4].ACLR
iRST_N => rTData[5].ACLR
iRST_N => rTData[6].ACLR
iRST_N => rTData[7].ACLR
iRST_N => Tsta~7.DATAIN
iRST_N => Rsta~7.DATAIN
iRX => rRX_syn_0.DATAIN
oTX <= oTX~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR <= oR~reg0.DB_MAX_OUTPUT_PORT_TYPE
oT <= oT~reg0.DB_MAX_OUTPUT_PORT_TYPE
iT => rTsyn_0.DATAIN
iTDATA[0] => rTData.DATAB
iTDATA[1] => rTData.DATAB
iTDATA[2] => rTData.DATAB
iTDATA[3] => rTData.DATAB
iTDATA[4] => rTData.DATAB
iTDATA[5] => rTData.DATAB
iTDATA[6] => rTData.DATAB
iTDATA[7] => rTData.DATAB
oRDATA[0] <= oRDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[1] <= oRDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[2] <= oRDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[3] <= oRDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[4] <= oRDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[5] <= oRDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[6] <= oRDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[7] <= oRDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdfull
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_3hm1:auto_generated.aclr
data[0] => dcfifo_3hm1:auto_generated.data[0]
data[1] => dcfifo_3hm1:auto_generated.data[1]
data[2] => dcfifo_3hm1:auto_generated.data[2]
data[3] => dcfifo_3hm1:auto_generated.data[3]
data[4] => dcfifo_3hm1:auto_generated.data[4]
data[5] => dcfifo_3hm1:auto_generated.data[5]
data[6] => dcfifo_3hm1:auto_generated.data[6]
data[7] => dcfifo_3hm1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_3hm1:auto_generated.q[0]
q[1] <= dcfifo_3hm1:auto_generated.q[1]
q[2] <= dcfifo_3hm1:auto_generated.q[2]
q[3] <= dcfifo_3hm1:auto_generated.q[3]
q[4] <= dcfifo_3hm1:auto_generated.q[4]
q[5] <= dcfifo_3hm1:auto_generated.q[5]
q[6] <= dcfifo_3hm1:auto_generated.q[6]
q[7] <= dcfifo_3hm1:auto_generated.q[7]
rdclk => dcfifo_3hm1:auto_generated.rdclk
rdempty <= dcfifo_3hm1:auto_generated.rdempty
rdfull <= dcfifo_3hm1:auto_generated.rdfull
rdreq => dcfifo_3hm1:auto_generated.rdreq
rdusedw[0] <= dcfifo_3hm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3hm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3hm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3hm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3hm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3hm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3hm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3hm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3hm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3hm1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_3hm1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_3hm1:auto_generated.rdusedw[11]
wrclk => dcfifo_3hm1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_3hm1:auto_generated.wrfull
wrreq => dcfifo_3hm1:auto_generated.wrreq
wrusedw[0] <= dcfifo_3hm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3hm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3hm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3hm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3hm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3hm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3hm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3hm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3hm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3hm1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_3hm1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_3hm1:auto_generated.wrusedw[11]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => a_graycounter_4lc:wrptr_g1p.aclr
aclr => altsyncram_ev61:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[12].IN0
aclr => rs_dgwp_reg[12].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[12].IN0
aclr => ws_dgrp_reg[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ev61:fifo_ram.data_a[0]
data[1] => altsyncram_ev61:fifo_ram.data_a[1]
data[2] => altsyncram_ev61:fifo_ram.data_a[2]
data[3] => altsyncram_ev61:fifo_ram.data_a[3]
data[4] => altsyncram_ev61:fifo_ram.data_a[4]
data[5] => altsyncram_ev61:fifo_ram.data_a[5]
data[6] => altsyncram_ev61:fifo_ram.data_a[6]
data[7] => altsyncram_ev61:fifo_ram.data_a[7]
q[0] <= altsyncram_ev61:fifo_ram.q_b[0]
q[1] <= altsyncram_ev61:fifo_ram.q_b[1]
q[2] <= altsyncram_ev61:fifo_ram.q_b[2]
q[3] <= altsyncram_ev61:fifo_ram.q_b[3]
q[4] <= altsyncram_ev61:fifo_ram.q_b[4]
q[5] <= altsyncram_ev61:fifo_ram.q_b[5]
q[6] <= altsyncram_ev61:fifo_ram.q_b[6]
q[7] <= altsyncram_ev61:fifo_ram.q_b[7]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_ev61:fifo_ram.clock1
rdclk => dffpipe_0f9:rs_brp.clock
rdclk => dffpipe_0f9:rs_bwp.clock
rdclk => alt_synch_pipe_gpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_ev61:fifo_ram.clock0
wrclk => dffpipe_0f9:ws_brp.clock
wrclk => dffpipe_0f9:ws_bwp.clock
wrclk => alt_synch_pipe_hpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:rs_brp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:rs_bwp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
clock => dffpipe_4f9:dffpipe12.clock
clrn => dffpipe_4f9:dffpipe12.clrn
d[0] => dffpipe_4f9:dffpipe12.d[0]
d[1] => dffpipe_4f9:dffpipe12.d[1]
d[2] => dffpipe_4f9:dffpipe12.d[2]
d[3] => dffpipe_4f9:dffpipe12.d[3]
d[4] => dffpipe_4f9:dffpipe12.d[4]
d[5] => dffpipe_4f9:dffpipe12.d[5]
d[6] => dffpipe_4f9:dffpipe12.d[6]
d[7] => dffpipe_4f9:dffpipe12.d[7]
d[8] => dffpipe_4f9:dffpipe12.d[8]
d[9] => dffpipe_4f9:dffpipe12.d[9]
d[10] => dffpipe_4f9:dffpipe12.d[10]
d[11] => dffpipe_4f9:dffpipe12.d[11]
d[12] => dffpipe_4f9:dffpipe12.d[12]
q[0] <= dffpipe_4f9:dffpipe12.q[0]
q[1] <= dffpipe_4f9:dffpipe12.q[1]
q[2] <= dffpipe_4f9:dffpipe12.q[2]
q[3] <= dffpipe_4f9:dffpipe12.q[3]
q[4] <= dffpipe_4f9:dffpipe12.q[4]
q[5] <= dffpipe_4f9:dffpipe12.q[5]
q[6] <= dffpipe_4f9:dffpipe12.q[6]
q[7] <= dffpipe_4f9:dffpipe12.q[7]
q[8] <= dffpipe_4f9:dffpipe12.q[8]
q[9] <= dffpipe_4f9:dffpipe12.q[9]
q[10] <= dffpipe_4f9:dffpipe12.q[10]
q[11] <= dffpipe_4f9:dffpipe12.q[11]
q[12] <= dffpipe_4f9:dffpipe12.q[12]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_4f9:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:ws_brp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|dffpipe_0f9:ws_bwp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
clock => dffpipe_5f9:dffpipe15.clock
clrn => dffpipe_5f9:dffpipe15.clrn
d[0] => dffpipe_5f9:dffpipe15.d[0]
d[1] => dffpipe_5f9:dffpipe15.d[1]
d[2] => dffpipe_5f9:dffpipe15.d[2]
d[3] => dffpipe_5f9:dffpipe15.d[3]
d[4] => dffpipe_5f9:dffpipe15.d[4]
d[5] => dffpipe_5f9:dffpipe15.d[5]
d[6] => dffpipe_5f9:dffpipe15.d[6]
d[7] => dffpipe_5f9:dffpipe15.d[7]
d[8] => dffpipe_5f9:dffpipe15.d[8]
d[9] => dffpipe_5f9:dffpipe15.d[9]
d[10] => dffpipe_5f9:dffpipe15.d[10]
d[11] => dffpipe_5f9:dffpipe15.d[11]
d[12] => dffpipe_5f9:dffpipe15.d[12]
q[0] <= dffpipe_5f9:dffpipe15.q[0]
q[1] <= dffpipe_5f9:dffpipe15.q[1]
q[2] <= dffpipe_5f9:dffpipe15.q[2]
q[3] <= dffpipe_5f9:dffpipe15.q[3]
q[4] <= dffpipe_5f9:dffpipe15.q[4]
q[5] <= dffpipe_5f9:dffpipe15.q[5]
q[6] <= dffpipe_5f9:dffpipe15.q[6]
q[7] <= dffpipe_5f9:dffpipe15.q[7]
q[8] <= dffpipe_5f9:dffpipe15.q[8]
q[9] <= dffpipe_5f9:dffpipe15.q[9]
q[10] <= dffpipe_5f9:dffpipe15.q[10]
q[11] <= dffpipe_5f9:dffpipe15.q[11]
q[12] <= dffpipe_5f9:dffpipe15.q[12]


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_5f9:dffpipe15
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_d66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source
source[4] <= altsource_probe_top:in_system_sources_probes_0.source
source[5] <= altsource_probe_top:in_system_sources_probes_0.source
source[6] <= altsource_probe_top:in_system_sources_probes_0.source
source[7] <= altsource_probe_top:in_system_sources_probes_0.source


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[-1] => probe[-1].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source[4] <= altsource_probe:issp_impl.source
source[5] <= altsource_probe:issp_impl.source
source[6] <= altsource_probe:issp_impl.source
source[7] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[-1] => ~NO_FANOUT~
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source[4] <= altsource_probe_body:altsource_probe_body_inst.source
source[5] <= altsource_probe_body:altsource_probe_body_inst.source
source[6] <= altsource_probe_body:altsource_probe_body_inst.source
source[7] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.probe[0]
source[0] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[0]
source[1] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[1]
source[2] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[2]
source[3] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[3]
source[4] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[4]
source[5] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[5]
source[6] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[6]
source[7] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[7]
source_clk => altsource_probe_impl:wider_source_gen:wider_source_inst.source_clk
source_ena => altsource_probe_impl:wider_source_gen:wider_source_inst.source_ena
raw_tck => altsource_probe_impl:wider_source_gen:wider_source_inst.tck
tdi => altsource_probe_impl:wider_source_gen:wider_source_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_source_gen:wider_source_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_source_gen:wider_source_inst.tdo


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
probe[0] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source[4] <= hold_m_out[4].DB_MAX_OUTPUT_PORT_TYPE
source[5] <= hold_m_out[5].DB_MAX_OUTPUT_PORT_TYPE
source[6] <= hold_m_out[6].DB_MAX_OUTPUT_PORT_TYPE
source[7] <= hold_m_out[7].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => hold_reg[7].ENA
reset => hold_reg[6].ENA
reset => hold_reg[5].ENA
reset => hold_reg[4].ENA
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
reset => hold_reg[0].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => hold_reg[4].CLK
tck => hold_reg[5].CLK
tck => hold_reg[6].CLK
tck => hold_reg[7].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface
i_clk => r_ari_val.CLK
i_clk => r_tx_symbol_cnt[0].CLK
i_clk => r_tx_symbol_cnt[1].CLK
i_clk => r_tx_symbol_cnt[2].CLK
i_clk => r_tx_symbol_cnt[3].CLK
i_clk => r_tx_symbol_cnt[4].CLK
i_clk => r_tx_symbol_cnt[5].CLK
i_clk => r_tx_symbol_cnt[6].CLK
i_clk => r_tx_symbol_cnt[7].CLK
i_clk => r_tx_symbol_cnt[8].CLK
i_clk => r_tx_symbol_cnt[9].CLK
i_clk => r_tx_symbol_cnt[10].CLK
i_clk => r_tx_symbol_cnt[11].CLK
i_clk => r_tx_symbol_cnt[12].CLK
i_clk => r_tx_symbol_cnt[13].CLK
i_clk => r_tx_symbol_cnt[14].CLK
i_clk => r_tx_symbol_cnt[15].CLK
i_clk => r_ari_frame_len_val.CLK
i_clk => r_ari_frame_len[0].CLK
i_clk => r_ari_frame_len[1].CLK
i_clk => r_ari_frame_len[2].CLK
i_clk => r_ari_frame_len[3].CLK
i_clk => r_ari_frame_len[4].CLK
i_clk => r_ari_frame_len[5].CLK
i_clk => r_ari_frame_len[6].CLK
i_clk => r_ari_frame_len[7].CLK
i_clk => r_ari_frame_len[8].CLK
i_clk => r_ari_frame_len[9].CLK
i_clk => r_ari_frame_len[10].CLK
i_clk => r_ari_frame_len[11].CLK
i_clk => r_ari_frame_len[12].CLK
i_clk => r_ari_frame_len[13].CLK
i_clk => r_ari_frame_len[14].CLK
i_clk => r_fifo_rdusedw_d1[0].CLK
i_clk => r_fifo_rdusedw_d1[1].CLK
i_clk => r_fifo_rdusedw_d1[2].CLK
i_clk => r_fifo_rdusedw_d1[3].CLK
i_clk => r_fifo_rdusedw_d1[4].CLK
i_clk => r_fifo_rdusedw_d1[5].CLK
i_clk => r_fifo_rdusedw_d1[6].CLK
i_clk => r_fifo_rdusedw_d1[7].CLK
i_clk => r_fifo_rdusedw_d1[8].CLK
i_clk => r_fifo_rdusedw_d1[9].CLK
i_clk => r_wait_cnt[0].CLK
i_clk => r_wait_cnt[1].CLK
i_clk => r_wait_cnt[2].CLK
i_clk => r_wait_cnt[3].CLK
i_clk => r_wait_cnt[4].CLK
i_clk => r_wait_cnt[5].CLK
i_clk => r_wait_cnt[6].CLK
i_clk => r_wait_cnt[7].CLK
i_clk => r_state_d1~1.DATAIN
i_clk => r_state~1.DATAIN
i_rst_n => r_ari_frame_len_val.ACLR
i_rst_n => r_ari_frame_len[0].ACLR
i_rst_n => r_ari_frame_len[1].ACLR
i_rst_n => r_ari_frame_len[2].ACLR
i_rst_n => r_ari_frame_len[3].ACLR
i_rst_n => r_ari_frame_len[4].ACLR
i_rst_n => r_ari_frame_len[5].ACLR
i_rst_n => r_ari_frame_len[6].ACLR
i_rst_n => r_ari_frame_len[7].ACLR
i_rst_n => r_ari_frame_len[8].ACLR
i_rst_n => r_ari_frame_len[9].ACLR
i_rst_n => r_ari_frame_len[10].ACLR
i_rst_n => r_ari_frame_len[11].ACLR
i_rst_n => r_ari_frame_len[12].ACLR
i_rst_n => r_ari_frame_len[13].ACLR
i_rst_n => r_ari_frame_len[14].ACLR
i_rst_n => r_ari_val.ACLR
i_rst_n => r_fifo_rdusedw_d1[0].ACLR
i_rst_n => r_fifo_rdusedw_d1[1].ACLR
i_rst_n => r_fifo_rdusedw_d1[2].ACLR
i_rst_n => r_fifo_rdusedw_d1[3].ACLR
i_rst_n => r_fifo_rdusedw_d1[4].ACLR
i_rst_n => r_fifo_rdusedw_d1[5].ACLR
i_rst_n => r_fifo_rdusedw_d1[6].ACLR
i_rst_n => r_fifo_rdusedw_d1[7].ACLR
i_rst_n => r_fifo_rdusedw_d1[8].ACLR
i_rst_n => r_fifo_rdusedw_d1[9].ACLR
i_rst_n => r_wait_cnt[0].ACLR
i_rst_n => r_wait_cnt[1].ACLR
i_rst_n => r_wait_cnt[2].ACLR
i_rst_n => r_wait_cnt[3].ACLR
i_rst_n => r_wait_cnt[4].ACLR
i_rst_n => r_wait_cnt[5].ACLR
i_rst_n => r_wait_cnt[6].ACLR
i_rst_n => r_wait_cnt[7].ACLR
i_rst_n => r_tx_symbol_cnt[0].ACLR
i_rst_n => r_tx_symbol_cnt[1].ACLR
i_rst_n => r_tx_symbol_cnt[2].ACLR
i_rst_n => r_tx_symbol_cnt[3].ACLR
i_rst_n => r_tx_symbol_cnt[4].ACLR
i_rst_n => r_tx_symbol_cnt[5].ACLR
i_rst_n => r_tx_symbol_cnt[6].ACLR
i_rst_n => r_tx_symbol_cnt[7].ACLR
i_rst_n => r_tx_symbol_cnt[8].ACLR
i_rst_n => r_tx_symbol_cnt[9].ACLR
i_rst_n => r_tx_symbol_cnt[10].ACLR
i_rst_n => r_tx_symbol_cnt[11].ACLR
i_rst_n => r_tx_symbol_cnt[12].ACLR
i_rst_n => r_tx_symbol_cnt[13].ACLR
i_rst_n => r_tx_symbol_cnt[14].ACLR
i_rst_n => r_tx_symbol_cnt[15].ACLR
i_rst_n => r_state_d1~3.DATAIN
i_rst_n => r_state~3.DATAIN
i_wait_time_len[0] => LessThan2.IN8
i_wait_time_len[1] => LessThan2.IN7
i_wait_time_len[2] => LessThan2.IN6
i_wait_time_len[3] => LessThan2.IN5
i_wait_time_len[4] => LessThan2.IN4
i_wait_time_len[5] => LessThan2.IN3
i_wait_time_len[6] => LessThan2.IN2
i_wait_time_len[7] => LessThan2.IN1
o_fifo_rd_en <= c_fifo_rd_en.DB_MAX_OUTPUT_PORT_TYPE
i_fifo_rd_data[0] => o_ari_data[0].DATAIN
i_fifo_rd_data[1] => o_ari_data[1].DATAIN
i_fifo_rd_data[2] => o_ari_data[2].DATAIN
i_fifo_rd_data[3] => o_ari_data[3].DATAIN
i_fifo_rd_data[4] => o_ari_data[4].DATAIN
i_fifo_rd_data[5] => o_ari_data[5].DATAIN
i_fifo_rd_data[6] => o_ari_data[6].DATAIN
i_fifo_rd_data[7] => o_ari_data[7].DATAIN
i_fifo_rd_full => always3.IN1
i_fifo_rd_empty => ~NO_FANOUT~
i_fifo_rdusedw[0] => Equal1.IN13
i_fifo_rdusedw[0] => LessThan0.IN24
i_fifo_rdusedw[0] => LessThan1.IN24
i_fifo_rdusedw[0] => LessThan3.IN24
i_fifo_rdusedw[0] => r_ari_frame_len.DATAA
i_fifo_rdusedw[0] => r_fifo_rdusedw_d1[0].DATAIN
i_fifo_rdusedw[0] => Equal0.IN31
i_fifo_rdusedw[1] => Equal1.IN12
i_fifo_rdusedw[1] => LessThan0.IN23
i_fifo_rdusedw[1] => LessThan1.IN23
i_fifo_rdusedw[1] => LessThan3.IN23
i_fifo_rdusedw[1] => r_ari_frame_len.DATAA
i_fifo_rdusedw[1] => r_fifo_rdusedw_d1[1].DATAIN
i_fifo_rdusedw[1] => Equal0.IN30
i_fifo_rdusedw[2] => Equal1.IN11
i_fifo_rdusedw[2] => LessThan0.IN22
i_fifo_rdusedw[2] => LessThan1.IN22
i_fifo_rdusedw[2] => LessThan3.IN22
i_fifo_rdusedw[2] => r_ari_frame_len.DATAA
i_fifo_rdusedw[2] => r_fifo_rdusedw_d1[2].DATAIN
i_fifo_rdusedw[2] => Equal0.IN29
i_fifo_rdusedw[3] => Equal1.IN10
i_fifo_rdusedw[3] => LessThan0.IN21
i_fifo_rdusedw[3] => LessThan1.IN21
i_fifo_rdusedw[3] => LessThan3.IN21
i_fifo_rdusedw[3] => r_ari_frame_len.DATAA
i_fifo_rdusedw[3] => r_fifo_rdusedw_d1[3].DATAIN
i_fifo_rdusedw[3] => Equal0.IN28
i_fifo_rdusedw[4] => Equal1.IN9
i_fifo_rdusedw[4] => LessThan0.IN20
i_fifo_rdusedw[4] => LessThan1.IN20
i_fifo_rdusedw[4] => LessThan3.IN20
i_fifo_rdusedw[4] => r_ari_frame_len.DATAA
i_fifo_rdusedw[4] => r_fifo_rdusedw_d1[4].DATAIN
i_fifo_rdusedw[4] => Equal0.IN27
i_fifo_rdusedw[5] => Equal1.IN8
i_fifo_rdusedw[5] => LessThan0.IN19
i_fifo_rdusedw[5] => LessThan1.IN19
i_fifo_rdusedw[5] => LessThan3.IN19
i_fifo_rdusedw[5] => r_ari_frame_len.DATAA
i_fifo_rdusedw[5] => r_fifo_rdusedw_d1[5].DATAIN
i_fifo_rdusedw[5] => Equal0.IN26
i_fifo_rdusedw[6] => Equal1.IN7
i_fifo_rdusedw[6] => LessThan0.IN18
i_fifo_rdusedw[6] => LessThan1.IN18
i_fifo_rdusedw[6] => LessThan3.IN18
i_fifo_rdusedw[6] => r_ari_frame_len.DATAA
i_fifo_rdusedw[6] => r_fifo_rdusedw_d1[6].DATAIN
i_fifo_rdusedw[6] => Equal0.IN25
i_fifo_rdusedw[7] => Equal1.IN6
i_fifo_rdusedw[7] => LessThan0.IN17
i_fifo_rdusedw[7] => LessThan1.IN17
i_fifo_rdusedw[7] => LessThan3.IN17
i_fifo_rdusedw[7] => r_ari_frame_len.DATAA
i_fifo_rdusedw[7] => r_fifo_rdusedw_d1[7].DATAIN
i_fifo_rdusedw[7] => Equal0.IN24
i_fifo_rdusedw[8] => Equal1.IN5
i_fifo_rdusedw[8] => LessThan0.IN16
i_fifo_rdusedw[8] => LessThan1.IN16
i_fifo_rdusedw[8] => LessThan3.IN16
i_fifo_rdusedw[8] => r_ari_frame_len.DATAA
i_fifo_rdusedw[8] => r_fifo_rdusedw_d1[8].DATAIN
i_fifo_rdusedw[8] => Equal0.IN23
i_fifo_rdusedw[9] => Equal1.IN4
i_fifo_rdusedw[9] => LessThan0.IN15
i_fifo_rdusedw[9] => LessThan1.IN15
i_fifo_rdusedw[9] => LessThan3.IN15
i_fifo_rdusedw[9] => r_ari_frame_len.DATAA
i_fifo_rdusedw[9] => r_fifo_rdusedw_d1[9].DATAIN
i_fifo_rdusedw[9] => Equal0.IN22
i_fifo_rdusedw[10] => LessThan0.IN14
i_fifo_rdusedw[10] => LessThan1.IN14
i_fifo_rdusedw[10] => LessThan3.IN14
i_fifo_rdusedw[10] => r_ari_frame_len.DATAA
i_fifo_rdusedw[10] => Equal0.IN21
i_fifo_rdusedw[10] => Equal1.IN1
i_fifo_rdusedw[11] => LessThan0.IN13
i_fifo_rdusedw[11] => LessThan1.IN13
i_fifo_rdusedw[11] => LessThan3.IN13
i_fifo_rdusedw[11] => r_ari_frame_len.DATAA
i_fifo_rdusedw[11] => Equal0.IN20
i_fifo_rdusedw[11] => Equal1.IN0
o_ari_val <= r_ari_val.DB_MAX_OUTPUT_PORT_TYPE
o_ari_sof <= o_ari_sof.DB_MAX_OUTPUT_PORT_TYPE
o_ari_eof <= o_ari_eof.DB_MAX_OUTPUT_PORT_TYPE
o_ari_be[0] <= <GND>
o_ari_be[1] <= <GND>
o_ari_data[0] <= i_fifo_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[1] <= i_fifo_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[2] <= i_fifo_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[3] <= i_fifo_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[4] <= i_fifo_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[5] <= i_fifo_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[6] <= i_fifo_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[7] <= i_fifo_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
i_ari_ack => always2.IN1
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => r_tx_symbol_cnt.OUTPUTSELECT
i_ari_ack => always6.IN1
i_ari_ack => c_fifo_rd_en.DATAA
i_ari_ack => o_ari_eof.DATAB
i_ari_ack => Selector3.IN3
i_ari_ack => Selector0.IN3
i_ari_ack => Selector1.IN2
i_ari_ack => Selector2.IN2
o_ari_frame_len[0] <= r_ari_frame_len[0].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[1] <= r_ari_frame_len[1].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[2] <= r_ari_frame_len[2].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[3] <= r_ari_frame_len[3].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[4] <= r_ari_frame_len[4].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[5] <= r_ari_frame_len[5].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[6] <= r_ari_frame_len[6].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[7] <= r_ari_frame_len[7].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[8] <= r_ari_frame_len[8].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[9] <= r_ari_frame_len[9].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[10] <= r_ari_frame_len[10].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[11] <= r_ari_frame_len[11].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[12] <= r_ari_frame_len[12].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[13] <= r_ari_frame_len[13].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[14] <= r_ari_frame_len[14].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len_val <= r_ari_frame_len_val.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdfull
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_1hm1:auto_generated.aclr
data[0] => dcfifo_1hm1:auto_generated.data[0]
data[1] => dcfifo_1hm1:auto_generated.data[1]
data[2] => dcfifo_1hm1:auto_generated.data[2]
data[3] => dcfifo_1hm1:auto_generated.data[3]
data[4] => dcfifo_1hm1:auto_generated.data[4]
data[5] => dcfifo_1hm1:auto_generated.data[5]
data[6] => dcfifo_1hm1:auto_generated.data[6]
data[7] => dcfifo_1hm1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_1hm1:auto_generated.q[0]
q[1] <= dcfifo_1hm1:auto_generated.q[1]
q[2] <= dcfifo_1hm1:auto_generated.q[2]
q[3] <= dcfifo_1hm1:auto_generated.q[3]
q[4] <= dcfifo_1hm1:auto_generated.q[4]
q[5] <= dcfifo_1hm1:auto_generated.q[5]
q[6] <= dcfifo_1hm1:auto_generated.q[6]
q[7] <= dcfifo_1hm1:auto_generated.q[7]
rdclk => dcfifo_1hm1:auto_generated.rdclk
rdempty <= dcfifo_1hm1:auto_generated.rdempty
rdfull <= dcfifo_1hm1:auto_generated.rdfull
rdreq => dcfifo_1hm1:auto_generated.rdreq
rdusedw[0] <= dcfifo_1hm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_1hm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_1hm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_1hm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_1hm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_1hm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_1hm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_1hm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_1hm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_1hm1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_1hm1:auto_generated.rdusedw[10]
wrclk => dcfifo_1hm1:auto_generated.wrclk
wrempty <= dcfifo_1hm1:auto_generated.wrempty
wrfull <= dcfifo_1hm1:auto_generated.wrfull
wrreq => dcfifo_1hm1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_cv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_cv61:fifo_ram.data_a[0]
data[1] => altsyncram_cv61:fifo_ram.data_a[1]
data[2] => altsyncram_cv61:fifo_ram.data_a[2]
data[3] => altsyncram_cv61:fifo_ram.data_a[3]
data[4] => altsyncram_cv61:fifo_ram.data_a[4]
data[5] => altsyncram_cv61:fifo_ram.data_a[5]
data[6] => altsyncram_cv61:fifo_ram.data_a[6]
data[7] => altsyncram_cv61:fifo_ram.data_a[7]
q[0] <= altsyncram_cv61:fifo_ram.q_b[0]
q[1] <= altsyncram_cv61:fifo_ram.q_b[1]
q[2] <= altsyncram_cv61:fifo_ram.q_b[2]
q[3] <= altsyncram_cv61:fifo_ram.q_b[3]
q[4] <= altsyncram_cv61:fifo_ram.q_b[4]
q[5] <= altsyncram_cv61:fifo_ram.q_b[5]
q[6] <= altsyncram_cv61:fifo_ram.q_b[6]
q[7] <= altsyncram_cv61:fifo_ram.q_b[7]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_cv61:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_ipl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_p76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_cv61:fifo_ram.clock0
wrclk => alt_synch_pipe_jpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_p76:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|altsyncram_cv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|alt_synch_pipe_ipl:rs_dgwp
clock => dffpipe_6f9:dffpipe12.clock
clrn => dffpipe_6f9:dffpipe12.clrn
d[0] => dffpipe_6f9:dffpipe12.d[0]
d[1] => dffpipe_6f9:dffpipe12.d[1]
d[2] => dffpipe_6f9:dffpipe12.d[2]
d[3] => dffpipe_6f9:dffpipe12.d[3]
d[4] => dffpipe_6f9:dffpipe12.d[4]
d[5] => dffpipe_6f9:dffpipe12.d[5]
d[6] => dffpipe_6f9:dffpipe12.d[6]
d[7] => dffpipe_6f9:dffpipe12.d[7]
d[8] => dffpipe_6f9:dffpipe12.d[8]
d[9] => dffpipe_6f9:dffpipe12.d[9]
d[10] => dffpipe_6f9:dffpipe12.d[10]
d[11] => dffpipe_6f9:dffpipe12.d[11]
q[0] <= dffpipe_6f9:dffpipe12.q[0]
q[1] <= dffpipe_6f9:dffpipe12.q[1]
q[2] <= dffpipe_6f9:dffpipe12.q[2]
q[3] <= dffpipe_6f9:dffpipe12.q[3]
q[4] <= dffpipe_6f9:dffpipe12.q[4]
q[5] <= dffpipe_6f9:dffpipe12.q[5]
q[6] <= dffpipe_6f9:dffpipe12.q[6]
q[7] <= dffpipe_6f9:dffpipe12.q[7]
q[8] <= dffpipe_6f9:dffpipe12.q[8]
q[9] <= dffpipe_6f9:dffpipe12.q[9]
q[10] <= dffpipe_6f9:dffpipe12.q[10]
q[11] <= dffpipe_6f9:dffpipe12.q[11]


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_6f9:dffpipe12
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|alt_synch_pipe_jpl:ws_dgrp
clock => dffpipe_7f9:dffpipe15.clock
clrn => dffpipe_7f9:dffpipe15.clrn
d[0] => dffpipe_7f9:dffpipe15.d[0]
d[1] => dffpipe_7f9:dffpipe15.d[1]
d[2] => dffpipe_7f9:dffpipe15.d[2]
d[3] => dffpipe_7f9:dffpipe15.d[3]
d[4] => dffpipe_7f9:dffpipe15.d[4]
d[5] => dffpipe_7f9:dffpipe15.d[5]
d[6] => dffpipe_7f9:dffpipe15.d[6]
d[7] => dffpipe_7f9:dffpipe15.d[7]
d[8] => dffpipe_7f9:dffpipe15.d[8]
d[9] => dffpipe_7f9:dffpipe15.d[9]
d[10] => dffpipe_7f9:dffpipe15.d[10]
d[11] => dffpipe_7f9:dffpipe15.d[11]
q[0] <= dffpipe_7f9:dffpipe15.q[0]
q[1] <= dffpipe_7f9:dffpipe15.q[1]
q[2] <= dffpipe_7f9:dffpipe15.q[2]
q[3] <= dffpipe_7f9:dffpipe15.q[3]
q[4] <= dffpipe_7f9:dffpipe15.q[4]
q[5] <= dffpipe_7f9:dffpipe15.q[5]
q[6] <= dffpipe_7f9:dffpipe15.q[6]
q[7] <= dffpipe_7f9:dffpipe15.q[7]
q[8] <= dffpipe_7f9:dffpipe15.q[8]
q[9] <= dffpipe_7f9:dffpipe15.q[9]
q[10] <= dffpipe_7f9:dffpipe15.q[10]
q[11] <= dffpipe_7f9:dffpipe15.q[11]


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_7f9:dffpipe15
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|cmpr_p76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|cmpr_p76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|cmpr_p76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|nios2_SG_DMA_test|fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|cmpr_p76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP
i_pon_rst_n => ~NO_FANOUT~
i_vl_tx_rst_n => i_vl_tx_rst_n.IN2
i_serial_tx_clk => i_serial_tx_clk.IN1
i_vl_tx_clk => i_vl_tx_clk.IN2
o_serial_tx_data <= TX_TOP:m_tx_top.o_vl_tx_data_0
i_serial_rx_rst_n => i_serial_rx_rst_n.IN1
i_serial_rx_clk => i_serial_rx_clk.IN1
i_serial_rx_data => i_serial_rx_data.IN1
i_ari_val => i_ari_val.IN1
i_ari_sof => i_ari_sof.IN1
i_ari_eof => i_ari_eof.IN1
i_ari_be[0] => i_ari_be[0].IN1
i_ari_be[1] => i_ari_be[1].IN1
i_ari_data[0] => i_ari_data[0].IN1
i_ari_data[1] => i_ari_data[1].IN1
i_ari_data[2] => i_ari_data[2].IN1
i_ari_data[3] => i_ari_data[3].IN1
i_ari_data[4] => i_ari_data[4].IN1
i_ari_data[5] => i_ari_data[5].IN1
i_ari_data[6] => i_ari_data[6].IN1
i_ari_data[7] => i_ari_data[7].IN1
i_ari_data[8] => i_ari_data[8].IN1
i_ari_data[9] => i_ari_data[9].IN1
i_ari_data[10] => i_ari_data[10].IN1
i_ari_data[11] => i_ari_data[11].IN1
i_ari_data[12] => i_ari_data[12].IN1
i_ari_data[13] => i_ari_data[13].IN1
i_ari_data[14] => i_ari_data[14].IN1
i_ari_data[15] => i_ari_data[15].IN1
i_ari_data[16] => i_ari_data[16].IN1
i_ari_data[17] => i_ari_data[17].IN1
i_ari_data[18] => i_ari_data[18].IN1
i_ari_data[19] => i_ari_data[19].IN1
i_ari_data[20] => i_ari_data[20].IN1
i_ari_data[21] => i_ari_data[21].IN1
i_ari_data[22] => i_ari_data[22].IN1
i_ari_data[23] => i_ari_data[23].IN1
i_ari_data[24] => i_ari_data[24].IN1
i_ari_data[25] => i_ari_data[25].IN1
i_ari_data[26] => i_ari_data[26].IN1
i_ari_data[27] => i_ari_data[27].IN1
i_ari_data[28] => i_ari_data[28].IN1
i_ari_data[29] => i_ari_data[29].IN1
i_ari_data[30] => i_ari_data[30].IN1
i_ari_data[31] => i_ari_data[31].IN1
o_ari_ack <= TX_TOP:m_tx_top.o_ari_ack
i_ari_frame_len[0] => i_ari_frame_len[0].IN1
i_ari_frame_len[1] => i_ari_frame_len[1].IN1
i_ari_frame_len[2] => i_ari_frame_len[2].IN1
i_ari_frame_len[3] => i_ari_frame_len[3].IN1
i_ari_frame_len[4] => i_ari_frame_len[4].IN1
i_ari_frame_len[5] => i_ari_frame_len[5].IN1
i_ari_frame_len[6] => i_ari_frame_len[6].IN1
i_ari_frame_len[7] => i_ari_frame_len[7].IN1
i_ari_frame_len[8] => i_ari_frame_len[8].IN1
i_ari_frame_len[9] => i_ari_frame_len[9].IN1
i_ari_frame_len[10] => i_ari_frame_len[10].IN1
i_ari_frame_len[11] => i_ari_frame_len[11].IN1
i_ari_frame_len[12] => i_ari_frame_len[12].IN1
i_ari_frame_len[13] => i_ari_frame_len[13].IN1
i_ari_frame_len[14] => i_ari_frame_len[14].IN1
i_ari_frame_len[15] => i_ari_frame_len[15].IN1
i_ari_frame_len_val => i_ari_frame_len_val.IN1
o_ati_val <= RX_TOP:m_rx_top.o_ati_val
o_ati_sof <= RX_TOP:m_rx_top.o_ati_sof
o_ati_eof <= RX_TOP:m_rx_top.o_ati_eof
o_ati_be[0] <= RX_TOP:m_rx_top.o_ati_be
o_ati_be[1] <= RX_TOP:m_rx_top.o_ati_be
o_ati_data[0] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[1] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[2] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[3] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[4] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[5] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[6] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[7] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[8] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[9] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[10] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[11] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[12] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[13] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[14] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[15] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[16] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[17] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[18] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[19] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[20] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[21] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[22] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[23] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[24] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[25] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[26] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[27] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[28] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[29] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[30] <= RX_TOP:m_rx_top.o_ati_data
o_ati_data[31] <= RX_TOP:m_rx_top.o_ati_data
i_ati_rdy => i_ati_rdy.IN1
i_threshold[0] => i_threshold[0].IN1
i_threshold[1] => i_threshold[1].IN1
i_threshold[2] => i_threshold[2].IN1
i_threshold[3] => i_threshold[3].IN1
i_threshold[4] => i_threshold[4].IN1
i_threshold[5] => i_threshold[5].IN1
i_threshold[6] => i_threshold[6].IN1
i_threshold[7] => i_threshold[7].IN1
i_threshold[8] => i_threshold[8].IN1
i_threshold[9] => i_threshold[9].IN1
i_threshold[10] => i_threshold[10].IN1
i_threshold[11] => i_threshold[11].IN1
i_threshold[12] => i_threshold[12].IN1
i_threshold[13] => i_threshold[13].IN1
i_threshold[14] => i_threshold[14].IN1
i_threshold[15] => i_threshold[15].IN1
i_tx_9600_or_115200 => i_tx_9600_or_115200.IN1
o_rx_9600_or_115200 <= RX_TOP:m_rx_top.o_rx_9600_or_115200


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top
i_vl_tx_clk => i_vl_tx_clk.IN4
i_serial_tx_clk => i_serial_tx_clk.IN1
i_vl_tx_rst_n => i_vl_tx_rst_n.IN1
i_ari_val => i_ari_val.IN1
i_ari_sof => i_ari_sof.IN1
i_ari_eof => i_ari_eof.IN1
i_ari_be[0] => i_ari_be[0].IN1
i_ari_be[1] => i_ari_be[1].IN1
i_ari_data[0] => i_ari_data[0].IN1
i_ari_data[1] => i_ari_data[1].IN1
i_ari_data[2] => i_ari_data[2].IN1
i_ari_data[3] => i_ari_data[3].IN1
i_ari_data[4] => i_ari_data[4].IN1
i_ari_data[5] => i_ari_data[5].IN1
i_ari_data[6] => i_ari_data[6].IN1
i_ari_data[7] => i_ari_data[7].IN1
i_ari_data[8] => i_ari_data[8].IN1
i_ari_data[9] => i_ari_data[9].IN1
i_ari_data[10] => i_ari_data[10].IN1
i_ari_data[11] => i_ari_data[11].IN1
i_ari_data[12] => i_ari_data[12].IN1
i_ari_data[13] => i_ari_data[13].IN1
i_ari_data[14] => i_ari_data[14].IN1
i_ari_data[15] => i_ari_data[15].IN1
i_ari_data[16] => i_ari_data[16].IN1
i_ari_data[17] => i_ari_data[17].IN1
i_ari_data[18] => i_ari_data[18].IN1
i_ari_data[19] => i_ari_data[19].IN1
i_ari_data[20] => i_ari_data[20].IN1
i_ari_data[21] => i_ari_data[21].IN1
i_ari_data[22] => i_ari_data[22].IN1
i_ari_data[23] => i_ari_data[23].IN1
i_ari_data[24] => i_ari_data[24].IN1
i_ari_data[25] => i_ari_data[25].IN1
i_ari_data[26] => i_ari_data[26].IN1
i_ari_data[27] => i_ari_data[27].IN1
i_ari_data[28] => i_ari_data[28].IN1
i_ari_data[29] => i_ari_data[29].IN1
i_ari_data[30] => i_ari_data[30].IN1
i_ari_data[31] => i_ari_data[31].IN1
o_ari_ack <= TX_INTERFACE:m_tx_interface.o_ari_ack
i_ari_frame_len[0] => i_ari_frame_len[0].IN1
i_ari_frame_len[1] => i_ari_frame_len[1].IN1
i_ari_frame_len[2] => i_ari_frame_len[2].IN1
i_ari_frame_len[3] => i_ari_frame_len[3].IN1
i_ari_frame_len[4] => i_ari_frame_len[4].IN1
i_ari_frame_len[5] => i_ari_frame_len[5].IN1
i_ari_frame_len[6] => i_ari_frame_len[6].IN1
i_ari_frame_len[7] => i_ari_frame_len[7].IN1
i_ari_frame_len[8] => i_ari_frame_len[8].IN1
i_ari_frame_len[9] => i_ari_frame_len[9].IN1
i_ari_frame_len[10] => i_ari_frame_len[10].IN1
i_ari_frame_len[11] => i_ari_frame_len[11].IN1
i_ari_frame_len[12] => i_ari_frame_len[12].IN1
i_ari_frame_len[13] => i_ari_frame_len[13].IN1
i_ari_frame_len[14] => i_ari_frame_len[14].IN1
i_ari_frame_len[15] => i_ari_frame_len[15].IN1
i_ari_frame_len_val => i_ari_frame_len_val.IN1
o_vl_tx_data_0 <= o_vl_tx_data_0.DB_MAX_OUTPUT_PORT_TYPE
i_rs_en => ~NO_FANOUT~
i_x1_mode => i_x1_mode.IN1
i_pol_adj_en => ~NO_FANOUT~
i_tx_9600_or_115200 => i_tx_9600_or_115200.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|TX_INTERFACE:m_tx_interface
i_clk => r_x1_byte_sel[0].CLK
i_clk => r_x1_byte_sel[1].CLK
i_clk => r_rs_check_symbol.CLK
i_clk => r_rs_data_symbol.CLK
i_clk => r_sof.CLK
i_clk => r_data_x1[0].CLK
i_clk => r_data_x1[1].CLK
i_clk => r_data_x1[2].CLK
i_clk => r_data_x1[3].CLK
i_clk => r_data_x1[4].CLK
i_clk => r_data_x1[5].CLK
i_clk => r_data_x1[6].CLK
i_clk => r_data_x1[7].CLK
i_clk => r_rs_block_cnt[0].CLK
i_clk => r_rs_block_cnt[1].CLK
i_clk => r_rs_block_cnt[2].CLK
i_clk => r_rs_block_cnt[3].CLK
i_clk => r_rs_block_cnt[4].CLK
i_clk => r_rs_block_cnt[5].CLK
i_clk => r_rs_block_cnt[6].CLK
i_clk => r_rs_block_cnt[7].CLK
i_clk => r_rs_block_cnt[8].CLK
i_clk => r_rs_block_cnt[9].CLK
i_clk => r_cur_frame_len[0].CLK
i_clk => r_cur_frame_len[1].CLK
i_clk => r_cur_frame_len[2].CLK
i_clk => r_cur_frame_len[3].CLK
i_clk => r_cur_frame_len[4].CLK
i_clk => r_cur_frame_len[5].CLK
i_clk => r_cur_frame_len[6].CLK
i_clk => r_cur_frame_len[7].CLK
i_clk => r_cur_frame_len[8].CLK
i_clk => r_cur_frame_len[9].CLK
i_clk => r_cur_frame_len[10].CLK
i_clk => r_cur_frame_len[11].CLK
i_clk => r_cur_frame_len[12].CLK
i_clk => r_cur_frame_len[13].CLK
i_clk => r_cur_frame_len[14].CLK
i_clk => r_state~1.DATAIN
i_rst_n => r_data_x1[0].ACLR
i_rst_n => r_data_x1[1].ACLR
i_rst_n => r_data_x1[2].ACLR
i_rst_n => r_data_x1[3].ACLR
i_rst_n => r_data_x1[4].ACLR
i_rst_n => r_data_x1[5].ACLR
i_rst_n => r_data_x1[6].ACLR
i_rst_n => r_data_x1[7].ACLR
i_rst_n => r_sof.ACLR
i_rst_n => r_rs_data_symbol.ACLR
i_rst_n => r_rs_check_symbol.ACLR
i_rst_n => r_cur_frame_len[0].ACLR
i_rst_n => r_cur_frame_len[1].ACLR
i_rst_n => r_cur_frame_len[2].ACLR
i_rst_n => r_cur_frame_len[3].ACLR
i_rst_n => r_cur_frame_len[4].ACLR
i_rst_n => r_cur_frame_len[5].ACLR
i_rst_n => r_cur_frame_len[6].ACLR
i_rst_n => r_cur_frame_len[7].ACLR
i_rst_n => r_cur_frame_len[8].ACLR
i_rst_n => r_cur_frame_len[9].ACLR
i_rst_n => r_cur_frame_len[10].ACLR
i_rst_n => r_cur_frame_len[11].ACLR
i_rst_n => r_cur_frame_len[12].ACLR
i_rst_n => r_cur_frame_len[13].ACLR
i_rst_n => r_cur_frame_len[14].ACLR
i_rst_n => r_rs_block_cnt[0].ACLR
i_rst_n => r_rs_block_cnt[1].ACLR
i_rst_n => r_rs_block_cnt[2].ACLR
i_rst_n => r_rs_block_cnt[3].ACLR
i_rst_n => r_rs_block_cnt[4].ACLR
i_rst_n => r_rs_block_cnt[5].ACLR
i_rst_n => r_rs_block_cnt[6].ACLR
i_rst_n => r_rs_block_cnt[7].ACLR
i_rst_n => r_rs_block_cnt[8].ACLR
i_rst_n => r_rs_block_cnt[9].ACLR
i_rst_n => r_x1_byte_sel[0].ACLR
i_rst_n => r_x1_byte_sel[1].ACLR
i_rst_n => r_state~3.DATAIN
i_ari_val => always1.IN0
i_ari_val => c_state_next.OUTPUTSELECT
i_ari_val => c_state_next.OUTPUTSELECT
i_ari_val => c_state_next.OUTPUTSELECT
i_ari_val => c_data_in[7].OUTPUTSELECT
i_ari_val => c_data_in[6].OUTPUTSELECT
i_ari_val => c_data_in[5].OUTPUTSELECT
i_ari_val => c_data_in[4].OUTPUTSELECT
i_ari_val => c_data_in[3].OUTPUTSELECT
i_ari_val => c_data_in[2].OUTPUTSELECT
i_ari_val => c_data_in[1].OUTPUTSELECT
i_ari_val => c_data_in[0].OUTPUTSELECT
i_ari_val => o_ari_ack.IN0
i_ari_sof => always1.IN1
i_ari_sof => c_state_next.OUTPUTSELECT
i_ari_sof => c_state_next.OUTPUTSELECT
i_ari_sof => c_state_next.DATAB
i_ari_eof => c_state_next.DATAA
i_ari_eof => c_state_next.DATAA
i_ari_be[0] => ~NO_FANOUT~
i_ari_be[1] => ~NO_FANOUT~
i_ari_data[0] => c_data_in[0].DATAB
i_ari_data[1] => c_data_in[1].DATAB
i_ari_data[2] => c_data_in[2].DATAB
i_ari_data[3] => c_data_in[3].DATAB
i_ari_data[4] => c_data_in[4].DATAB
i_ari_data[5] => c_data_in[5].DATAB
i_ari_data[6] => c_data_in[6].DATAB
i_ari_data[7] => c_data_in[7].DATAB
i_ari_data[8] => ~NO_FANOUT~
i_ari_data[9] => ~NO_FANOUT~
i_ari_data[10] => ~NO_FANOUT~
i_ari_data[11] => ~NO_FANOUT~
i_ari_data[12] => ~NO_FANOUT~
i_ari_data[13] => ~NO_FANOUT~
i_ari_data[14] => ~NO_FANOUT~
i_ari_data[15] => ~NO_FANOUT~
i_ari_data[16] => ~NO_FANOUT~
i_ari_data[17] => ~NO_FANOUT~
i_ari_data[18] => ~NO_FANOUT~
i_ari_data[19] => ~NO_FANOUT~
i_ari_data[20] => ~NO_FANOUT~
i_ari_data[21] => ~NO_FANOUT~
i_ari_data[22] => ~NO_FANOUT~
i_ari_data[23] => ~NO_FANOUT~
i_ari_data[24] => ~NO_FANOUT~
i_ari_data[25] => ~NO_FANOUT~
i_ari_data[26] => ~NO_FANOUT~
i_ari_data[27] => ~NO_FANOUT~
i_ari_data[28] => ~NO_FANOUT~
i_ari_data[29] => ~NO_FANOUT~
i_ari_data[30] => ~NO_FANOUT~
i_ari_data[31] => ~NO_FANOUT~
o_ari_ack <= o_ari_ack.DB_MAX_OUTPUT_PORT_TYPE
i_ari_frame_len[0] => r_cur_frame_len[0].DATAIN
i_ari_frame_len[1] => r_cur_frame_len[1].DATAIN
i_ari_frame_len[2] => r_cur_frame_len[2].DATAIN
i_ari_frame_len[3] => r_cur_frame_len[3].DATAIN
i_ari_frame_len[4] => r_cur_frame_len[4].DATAIN
i_ari_frame_len[5] => r_cur_frame_len[5].DATAIN
i_ari_frame_len[6] => r_cur_frame_len[6].DATAIN
i_ari_frame_len[7] => r_cur_frame_len[7].DATAIN
i_ari_frame_len[8] => r_cur_frame_len[8].DATAIN
i_ari_frame_len[9] => r_cur_frame_len[9].DATAIN
i_ari_frame_len[10] => r_cur_frame_len[10].DATAIN
i_ari_frame_len[11] => r_cur_frame_len[11].DATAIN
i_ari_frame_len[12] => r_cur_frame_len[12].DATAIN
i_ari_frame_len[13] => r_cur_frame_len[13].DATAIN
i_ari_frame_len[14] => r_cur_frame_len[14].DATAIN
i_ari_frame_len_val => always1.IN1
i_ari_frame_len_val => c_state_next.DATAB
i_ari_frame_len_val => c_state_next.DATAB
o_sof <= r_sof.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= r_data_x1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= r_data_x1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= r_data_x1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= r_data_x1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= r_data_x1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= r_data_x1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= r_data_x1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= r_data_x1[7].DB_MAX_OUTPUT_PORT_TYPE
o_rs_data_symbol <= r_rs_data_symbol.DB_MAX_OUTPUT_PORT_TYPE
o_rs_check_symbol <= r_rs_check_symbol.DB_MAX_OUTPUT_PORT_TYPE
i_x1_mode => ~NO_FANOUT~
i_tx_9600_or_115200 => Selector7.IN4
i_tx_9600_or_115200 => Selector9.IN4
i_tx_9600_or_115200 => Selector11.IN4
i_tx_9600_or_115200 => Selector13.IN4
i_tx_9600_or_115200 => Selector6.IN1
i_tx_9600_or_115200 => Selector8.IN1
i_tx_9600_or_115200 => Selector10.IN1
i_tx_9600_or_115200 => Selector12.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc
clk => clk.IN1
reset => reset.IN1
rsin[1] => rsin[1].IN1
rsin[2] => rsin[2].IN1
rsin[3] => rsin[3].IN1
rsin[4] => rsin[4].IN1
rsin[5] => rsin[5].IN1
rsin[6] => rsin[6].IN1
rsin[7] => rsin[7].IN1
rsin[8] => rsin[8].IN1
sink_val => sink_val.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
source_ena => source_ena.IN1
rsout[1] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[2] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[3] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[4] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[5] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[6] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[7] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
rsout[8] <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.rsout
sink_ena <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.sink_ena
source_val <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.source_val
source_sop <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.source_sop
source_eop <= auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst.source_eop


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst
clk => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.clk
clk => reg_q[1][1].CLK
clk => reg_q[1][2].CLK
clk => reg_q[1][3].CLK
clk => reg_q[1][4].CLK
clk => reg_q[1][5].CLK
clk => reg_q[1][6].CLK
clk => reg_q[1][7].CLK
clk => reg_q[1][8].CLK
clk => reg_q[2][1].CLK
clk => reg_q[2][2].CLK
clk => reg_q[2][3].CLK
clk => reg_q[2][4].CLK
clk => reg_q[2][5].CLK
clk => reg_q[2][6].CLK
clk => reg_q[2][7].CLK
clk => reg_q[2][8].CLK
clk => reg_q[3][1].CLK
clk => reg_q[3][2].CLK
clk => reg_q[3][3].CLK
clk => reg_q[3][4].CLK
clk => reg_q[3][5].CLK
clk => reg_q[3][6].CLK
clk => reg_q[3][7].CLK
clk => reg_q[3][8].CLK
clk => reg_q[4][1].CLK
clk => reg_q[4][2].CLK
clk => reg_q[4][3].CLK
clk => reg_q[4][4].CLK
clk => reg_q[4][5].CLK
clk => reg_q[4][6].CLK
clk => reg_q[4][7].CLK
clk => reg_q[4][8].CLK
clk => reg_q[5][1].CLK
clk => reg_q[5][2].CLK
clk => reg_q[5][3].CLK
clk => reg_q[5][4].CLK
clk => reg_q[5][5].CLK
clk => reg_q[5][6].CLK
clk => reg_q[5][7].CLK
clk => reg_q[5][8].CLK
clk => reg_q[6][1].CLK
clk => reg_q[6][2].CLK
clk => reg_q[6][3].CLK
clk => reg_q[6][4].CLK
clk => reg_q[6][5].CLK
clk => reg_q[6][6].CLK
clk => reg_q[6][7].CLK
clk => reg_q[6][8].CLK
clk => reg_q[7][1].CLK
clk => reg_q[7][2].CLK
clk => reg_q[7][3].CLK
clk => reg_q[7][4].CLK
clk => reg_q[7][5].CLK
clk => reg_q[7][6].CLK
clk => reg_q[7][7].CLK
clk => reg_q[7][8].CLK
clk => reg_q[8][1].CLK
clk => reg_q[8][2].CLK
clk => reg_q[8][3].CLK
clk => reg_q[8][4].CLK
clk => reg_q[8][5].CLK
clk => reg_q[8][6].CLK
clk => reg_q[8][7].CLK
clk => reg_q[8][8].CLK
clk => shift_point.CLK
clk => shift3_bk.CLK
clk => shift3.CLK
clk => count_del[1].CLK
clk => count_del[2].CLK
clk => count_del[3].CLK
clk => count_del[4].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => source_eop~reg0.CLK
clk => source_ena_q_val.CLK
clk => source_ena_q.CLK
clk => sink_eop_pipe_bk[1].CLK
clk => sink_eop_pipe_bk[2].CLK
clk => sink_eop_pipe_bk[3].CLK
clk => sink_eop_pipe[1].CLK
clk => sink_eop_pipe[2].CLK
clk => sink_eop_pipe[3].CLK
clk => sink_sop_pipe_bk[1].CLK
clk => sink_sop_pipe_bk[2].CLK
clk => sink_sop_pipe_bk[3].CLK
clk => sink_sop_pipe[1].CLK
clk => sink_sop_pipe[2].CLK
clk => sink_sop_pipe[3].CLK
clk => rsin_pipe_bk[1][1].CLK
clk => rsin_pipe_bk[1][2].CLK
clk => rsin_pipe_bk[1][3].CLK
clk => rsin_pipe_bk[1][4].CLK
clk => rsin_pipe_bk[1][5].CLK
clk => rsin_pipe_bk[1][6].CLK
clk => rsin_pipe_bk[1][7].CLK
clk => rsin_pipe_bk[1][8].CLK
clk => rsin_pipe_bk[2][1].CLK
clk => rsin_pipe_bk[2][2].CLK
clk => rsin_pipe_bk[2][3].CLK
clk => rsin_pipe_bk[2][4].CLK
clk => rsin_pipe_bk[2][5].CLK
clk => rsin_pipe_bk[2][6].CLK
clk => rsin_pipe_bk[2][7].CLK
clk => rsin_pipe_bk[2][8].CLK
clk => rsin_pipe_bk[3][1].CLK
clk => rsin_pipe_bk[3][2].CLK
clk => rsin_pipe_bk[3][3].CLK
clk => rsin_pipe_bk[3][4].CLK
clk => rsin_pipe_bk[3][5].CLK
clk => rsin_pipe_bk[3][6].CLK
clk => rsin_pipe_bk[3][7].CLK
clk => rsin_pipe_bk[3][8].CLK
clk => rsin_pipe[1][1].CLK
clk => rsin_pipe[1][2].CLK
clk => rsin_pipe[1][3].CLK
clk => rsin_pipe[1][4].CLK
clk => rsin_pipe[1][5].CLK
clk => rsin_pipe[1][6].CLK
clk => rsin_pipe[1][7].CLK
clk => rsin_pipe[1][8].CLK
clk => rsin_pipe[2][1].CLK
clk => rsin_pipe[2][2].CLK
clk => rsin_pipe[2][3].CLK
clk => rsin_pipe[2][4].CLK
clk => rsin_pipe[2][5].CLK
clk => rsin_pipe[2][6].CLK
clk => rsin_pipe[2][7].CLK
clk => rsin_pipe[2][8].CLK
clk => rsin_pipe[3][1].CLK
clk => rsin_pipe[3][2].CLK
clk => rsin_pipe[3][3].CLK
clk => rsin_pipe[3][4].CLK
clk => rsin_pipe[3][5].CLK
clk => rsin_pipe[3][6].CLK
clk => rsin_pipe[3][7].CLK
clk => rsin_pipe[3][8].CLK
clk => sink_val_pipe_bk[1].CLK
clk => sink_val_pipe_bk[2].CLK
clk => sink_val_pipe_bk[3].CLK
clk => sink_val_pipe[1].CLK
clk => sink_val_pipe[2].CLK
clk => sink_val_pipe[3].CLK
reset => reg_q[1][1].ACLR
reset => reg_q[1][2].ACLR
reset => reg_q[1][3].ACLR
reset => reg_q[1][4].ACLR
reset => reg_q[1][5].ACLR
reset => reg_q[1][6].ACLR
reset => reg_q[1][7].ACLR
reset => reg_q[1][8].ACLR
reset => reg_q[2][1].ACLR
reset => reg_q[2][2].ACLR
reset => reg_q[2][3].ACLR
reset => reg_q[2][4].ACLR
reset => reg_q[2][5].ACLR
reset => reg_q[2][6].ACLR
reset => reg_q[2][7].ACLR
reset => reg_q[2][8].ACLR
reset => reg_q[3][1].ACLR
reset => reg_q[3][2].ACLR
reset => reg_q[3][3].ACLR
reset => reg_q[3][4].ACLR
reset => reg_q[3][5].ACLR
reset => reg_q[3][6].ACLR
reset => reg_q[3][7].ACLR
reset => reg_q[3][8].ACLR
reset => reg_q[4][1].ACLR
reset => reg_q[4][2].ACLR
reset => reg_q[4][3].ACLR
reset => reg_q[4][4].ACLR
reset => reg_q[4][5].ACLR
reset => reg_q[4][6].ACLR
reset => reg_q[4][7].ACLR
reset => reg_q[4][8].ACLR
reset => reg_q[5][1].ACLR
reset => reg_q[5][2].ACLR
reset => reg_q[5][3].ACLR
reset => reg_q[5][4].ACLR
reset => reg_q[5][5].ACLR
reset => reg_q[5][6].ACLR
reset => reg_q[5][7].ACLR
reset => reg_q[5][8].ACLR
reset => reg_q[6][1].ACLR
reset => reg_q[6][2].ACLR
reset => reg_q[6][3].ACLR
reset => reg_q[6][4].ACLR
reset => reg_q[6][5].ACLR
reset => reg_q[6][6].ACLR
reset => reg_q[6][7].ACLR
reset => reg_q[6][8].ACLR
reset => reg_q[7][1].ACLR
reset => reg_q[7][2].ACLR
reset => reg_q[7][3].ACLR
reset => reg_q[7][4].ACLR
reset => reg_q[7][5].ACLR
reset => reg_q[7][6].ACLR
reset => reg_q[7][7].ACLR
reset => reg_q[7][8].ACLR
reset => reg_q[8][1].ACLR
reset => reg_q[8][2].ACLR
reset => reg_q[8][3].ACLR
reset => reg_q[8][4].ACLR
reset => reg_q[8][5].ACLR
reset => reg_q[8][6].ACLR
reset => reg_q[8][7].ACLR
reset => reg_q[8][8].ACLR
reset => shift_point.PRESET
reset => shift3_bk.PRESET
reset => shift3.PRESET
reset => count_del[1].PRESET
reset => count_del[2].PRESET
reset => count_del[3].PRESET
reset => count_del[4].PRESET
reset => count[1].PRESET
reset => count[2].PRESET
reset => count[3].PRESET
reset => count[4].PRESET
reset => source_eop~reg0.ACLR
reset => source_ena_q_val.ACLR
reset => source_ena_q.ACLR
reset => sink_eop_pipe_bk[1].ACLR
reset => sink_eop_pipe_bk[2].ACLR
reset => sink_eop_pipe_bk[3].ACLR
reset => sink_eop_pipe[1].ACLR
reset => sink_eop_pipe[2].ACLR
reset => sink_eop_pipe[3].ACLR
reset => sink_sop_pipe_bk[1].ACLR
reset => sink_sop_pipe_bk[2].ACLR
reset => sink_sop_pipe_bk[3].ACLR
reset => sink_sop_pipe[1].ACLR
reset => sink_sop_pipe[2].ACLR
reset => sink_sop_pipe[3].ACLR
reset => rsin_pipe_bk[1][1].ACLR
reset => rsin_pipe_bk[1][2].ACLR
reset => rsin_pipe_bk[1][3].ACLR
reset => rsin_pipe_bk[1][4].ACLR
reset => rsin_pipe_bk[1][5].ACLR
reset => rsin_pipe_bk[1][6].ACLR
reset => rsin_pipe_bk[1][7].ACLR
reset => rsin_pipe_bk[1][8].ACLR
reset => rsin_pipe_bk[2][1].ACLR
reset => rsin_pipe_bk[2][2].ACLR
reset => rsin_pipe_bk[2][3].ACLR
reset => rsin_pipe_bk[2][4].ACLR
reset => rsin_pipe_bk[2][5].ACLR
reset => rsin_pipe_bk[2][6].ACLR
reset => rsin_pipe_bk[2][7].ACLR
reset => rsin_pipe_bk[2][8].ACLR
reset => rsin_pipe_bk[3][1].ACLR
reset => rsin_pipe_bk[3][2].ACLR
reset => rsin_pipe_bk[3][3].ACLR
reset => rsin_pipe_bk[3][4].ACLR
reset => rsin_pipe_bk[3][5].ACLR
reset => rsin_pipe_bk[3][6].ACLR
reset => rsin_pipe_bk[3][7].ACLR
reset => rsin_pipe_bk[3][8].ACLR
reset => rsin_pipe[1][1].ACLR
reset => rsin_pipe[1][2].ACLR
reset => rsin_pipe[1][3].ACLR
reset => rsin_pipe[1][4].ACLR
reset => rsin_pipe[1][5].ACLR
reset => rsin_pipe[1][6].ACLR
reset => rsin_pipe[1][7].ACLR
reset => rsin_pipe[1][8].ACLR
reset => rsin_pipe[2][1].ACLR
reset => rsin_pipe[2][2].ACLR
reset => rsin_pipe[2][3].ACLR
reset => rsin_pipe[2][4].ACLR
reset => rsin_pipe[2][5].ACLR
reset => rsin_pipe[2][6].ACLR
reset => rsin_pipe[2][7].ACLR
reset => rsin_pipe[2][8].ACLR
reset => rsin_pipe[3][1].ACLR
reset => rsin_pipe[3][2].ACLR
reset => rsin_pipe[3][3].ACLR
reset => rsin_pipe[3][4].ACLR
reset => rsin_pipe[3][5].ACLR
reset => rsin_pipe[3][6].ACLR
reset => rsin_pipe[3][7].ACLR
reset => rsin_pipe[3][8].ACLR
reset => sink_val_pipe_bk[1].ACLR
reset => sink_val_pipe_bk[2].ACLR
reset => sink_val_pipe_bk[3].ACLR
reset => sink_val_pipe[1].ACLR
reset => sink_val_pipe[2].ACLR
reset => sink_val_pipe[3].ACLR
reset => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.reset_n
rsin[1] => rsin_pipe.DATAB
rsin[1] => rsin_pipe_bk.DATAB
rsin[2] => rsin_pipe.DATAB
rsin[2] => rsin_pipe_bk.DATAB
rsin[3] => rsin_pipe.DATAB
rsin[3] => rsin_pipe_bk.DATAB
rsin[4] => rsin_pipe.DATAB
rsin[4] => rsin_pipe_bk.DATAB
rsin[5] => rsin_pipe.DATAB
rsin[5] => rsin_pipe_bk.DATAB
rsin[6] => rsin_pipe.DATAB
rsin[6] => rsin_pipe_bk.DATAB
rsin[7] => rsin_pipe.DATAB
rsin[7] => rsin_pipe_bk.DATAB
rsin[8] => rsin_pipe.DATAB
rsin[8] => rsin_pipe_bk.DATAB
sink_ena <= sink_ready_tap.DB_MAX_OUTPUT_PORT_TYPE
sink_val => process_0.IN0
sink_val => process_0.IN1
sink_val => process_2.IN1
sink_val => process_2.IN0
sink_val => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_valid
sink_val => process_0.IN0
sink_sop => sink_sop_pipe.DATAB
sink_sop => sink_sop_pipe_bk.DATAB
sink_sop => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_sop
sink_eop => sink_eop_pipe.DATAB
sink_eop => sink_eop_pipe_bk.DATAB
sink_eop => process_2.IN1
sink_eop => process_2.IN1
sink_eop => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_eop
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
rsout[1] <= rsin_pipe[3][1].DB_MAX_OUTPUT_PORT_TYPE
rsout[2] <= rsin_pipe[3][2].DB_MAX_OUTPUT_PORT_TYPE
rsout[3] <= rsin_pipe[3][3].DB_MAX_OUTPUT_PORT_TYPE
rsout[4] <= rsin_pipe[3][4].DB_MAX_OUTPUT_PORT_TYPE
rsout[5] <= rsin_pipe[3][5].DB_MAX_OUTPUT_PORT_TYPE
rsout[6] <= rsin_pipe[3][6].DB_MAX_OUTPUT_PORT_TYPE
rsout[7] <= rsin_pipe[3][7].DB_MAX_OUTPUT_PORT_TYPE
rsout[8] <= rsin_pipe[3][8].DB_MAX_OUTPUT_PORT_TYPE
source_ena => sink_ready_tap.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => source_ena_q.DATAIN
source_ena => sink_eop_pipe.OUTPUTSELECT
source_ena => sink_val_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => sink_sop_pipe.OUTPUTSELECT
source_ena => sink_eop_pipe.OUTPUTSELECT
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => sink_val_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => rsin_pipe.OUTPUTSELECT
source_ena => sink_sop_pipe.OUTPUTSELECT
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_0.IN1
source_ena => process_2.IN1
source_ena => process_2.IN1
source_ena => source_eop~reg0.ENA
source_val <= source_val.DB_MAX_OUTPUT_PORT_TYPE
source_sop <= sink_sop_pipe[3].DB_MAX_OUTPUT_PORT_TYPE
source_eop <= source_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:1:cmul
a[1] => \logic:temp_c[2][1].IN0
a[1] => \logic:temp_c[2][2].IN0
a[1] => \logic:temp_c[3][6].IN0
a[1] => \logic:temp_c[2][7].IN0
a[1] => \logic:temp_c[2][8].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[5][5].IN0
a[1] => temp_c.IN0
a[2] => \logic:temp_c[2][1].IN1
a[2] => \logic:temp_c[2][2].IN1
a[2] => \logic:temp_c[3][6].IN1
a[2] => \logic:temp_c[2][7].IN1
a[2] => \logic:temp_c[2][8].IN1
a[3] => \logic:temp_c[3][1].IN1
a[3] => \logic:temp_c[3][2].IN1
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[5][5].IN1
a[3] => \logic:temp_c[4][7].IN1
a[3] => \logic:temp_c[3][8].IN1
a[4] => \logic:temp_c[4][1].IN1
a[4] => \logic:temp_c[4][2].IN1
a[4] => \logic:temp_c[4][4].IN1
a[4] => \logic:temp_c[6][6].IN1
a[4] => \logic:temp_c[5][8].IN1
a[5] => \logic:temp_c[6][1].IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[7][7].IN1
a[6] => \logic:temp_c[7][2].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:2:cmul
a[1] => \logic:temp_c[6][2].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[7][1].IN0
a[2] => \logic:temp_c[6][2].IN1
a[2] => \logic:temp_c[5][3].IN0
a[2] => \logic:temp_c[4][5].IN0
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[5][6].IN0
a[4] => \logic:temp_c[5][4].IN1
a[4] => \logic:temp_c[4][5].IN1
a[4] => \logic:temp_c[6][7].IN0
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => \logic:temp_c[7][8].IN0
a[6] => \logic:temp_c[7][1].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => \logic:temp_c[6][7].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:3:cmul
a[1] => \logic:temp_c[4][1].IN0
a[1] => \logic:temp_c[3][5].IN0
a[1] => \logic:temp_c[4][7].IN0
a[2] => \logic:temp_c[5][2].IN0
a[2] => \logic:temp_c[4][6].IN0
a[2] => \logic:temp_c[5][8].IN0
a[3] => \logic:temp_c[4][1].IN1
a[3] => \logic:temp_c[3][5].IN1
a[3] => \logic:temp_c[4][7].IN1
a[3] => \logic:temp_c[6][4].IN0
a[4] => \logic:temp_c[5][2].IN1
a[4] => \logic:temp_c[4][5].IN1
a[4] => \logic:temp_c[4][6].IN1
a[4] => \logic:temp_c[5][8].IN1
a[5] => \logic:temp_c[6][1].IN1
a[5] => \logic:temp_c[6][4].IN1
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => \logic:temp_c[5][7].IN1
a[6] => \logic:temp_c[7][2].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => \logic:temp_c[6][7].IN1
a[6] => \logic:temp_c[6][8].IN1
a[7] => \logic:temp_c[7][1].IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => c[3].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:4:cmul
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[3][6].IN0
a[1] => temp_c.IN0
a[1] => \logic:temp_c[5][2].IN0
a[2] => \logic:temp_c[3][3].IN1
a[2] => \logic:temp_c[3][6].IN1
a[2] => \logic:temp_c[3][4].IN0
a[2] => \logic:temp_c[4][7].IN0
a[3] => \logic:temp_c[3][4].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[4][7].IN1
a[3] => \logic:temp_c[5][8].IN0
a[4] => \logic:temp_c[4][3].IN1
a[4] => \logic:temp_c[5][4].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[5][8].IN1
a[4] => \logic:temp_c[6][1].IN0
a[5] => \logic:temp_c[6][1].IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => temp_c.IN1
a[6] => \logic:temp_c[7][2].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:5:cmul
a[1] => \logic:temp_c[2][1].IN0
a[1] => \logic:temp_c[2][2].IN0
a[1] => \logic:temp_c[4][7].IN0
a[1] => \logic:temp_c[2][8].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[5][6].IN0
a[1] => \logic:temp_c[5][3].IN0
a[2] => \logic:temp_c[2][1].IN1
a[2] => \logic:temp_c[2][2].IN1
a[2] => \logic:temp_c[4][7].IN1
a[2] => \logic:temp_c[2][8].IN1
a[3] => \logic:temp_c[3][1].IN1
a[3] => \logic:temp_c[3][2].IN1
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[5][8].IN1
a[3] => temp_c.IN0
a[4] => \logic:temp_c[6][1].IN1
a[4] => \logic:temp_c[4][2].IN1
a[4] => \logic:temp_c[5][4].IN1
a[4] => \logic:temp_c[5][6].IN1
a[5] => \logic:temp_c[7][2].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[6][7].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => \logic:temp_c[7][4].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[7][8].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:6:cmul
a[1] => \logic:temp_c[3][1].IN0
a[1] => \logic:temp_c[2][3].IN0
a[1] => \logic:temp_c[6][4].IN0
a[1] => temp_c.IN0
a[1] => c[6].DATAIN
a[2] => \logic:temp_c[3][1].IN1
a[2] => \logic:temp_c[2][3].IN1
a[2] => \logic:temp_c[4][2].IN0
a[2] => c[7].DATAIN
a[3] => \logic:temp_c[4][2].IN1
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => c[5].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:g4:7:cmul
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[7][8].IN0
a[1] => \logic:temp_c[7][7].IN0
a[2] => \logic:temp_c[3][4].IN1
a[2] => \logic:temp_c[7][8].IN1
a[2] => temp_c.IN0
a[2] => \logic:temp_c[3][3].IN0
a[3] => temp_c.IN1
a[3] => \logic:temp_c[3][3].IN1
a[3] => temp_c.IN0
a[4] => temp_c.IN1
a[4] => \logic:temp_c[4][3].IN1
a[4] => \logic:temp_c[4][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][4].IN1
a[5] => \logic:temp_c[6][5].IN0
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[7][6].IN0
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|auk_rs_gfmul_cnt:\ifg_std:cmuln
a[1] => \logic:temp_c[4][5].IN0
a[1] => \logic:temp_c[6][4].IN0
a[2] => \logic:temp_c[4][5].IN1
a[2] => \logic:temp_c[5][6].IN0
a[3] => \logic:temp_c[5][6].IN1
a[3] => \logic:temp_c[6][7].IN0
a[4] => \logic:temp_c[6][7].IN1
a[4] => \logic:temp_c[7][8].IN0
a[5] => \logic:temp_c[6][4].IN1
a[5] => \logic:temp_c[7][5].IN1
a[5] => \logic:temp_c[7][8].IN1
a[5] => temp_c.IN0
a[5] => \logic:temp_c[6][3].IN0
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN0
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker
clk => ready_latency_1.CLK
clk => packet_error_s~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => sink_next_state.start_239.PRESET
reset_n => sink_next_state.run_229.ACLR
reset_n => sink_next_state.st_err_219.ACLR
reset_n => packet_error.no_error_209.PRESET
reset_n => packet_error.miss_sop_199.ACLR
reset_n => packet_error.ue_valid_179.ACLR
reset_n => packet_error.miss_eop_189.ACLR
reset_n => ready_latency_1.ACLR
reset_n => packet_error_s~3.DATAIN
reset_n => sink_state~3.DATAIN
at_sink_ready => ready_latency_1.DATAIN
at_sink_valid => i_ready_n_valid.IN1
at_sink_valid => sink_comb_update.IN1
at_sink_sop => sink_comb_update.IN1
at_sink_sop => sink_comb_update.IN1
at_sink_eop => sink_comb_update.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|man_code:man_code_inst
clk => data_coded_en~reg0.CLK
clk => data_coded[0]~reg0.CLK
clk => data_coded[1]~reg0.CLK
clk => data_coded[2]~reg0.CLK
clk => data_coded[3]~reg0.CLK
clk => data_coded[4]~reg0.CLK
clk => data_coded[5]~reg0.CLK
clk => data_coded[6]~reg0.CLK
clk => data_coded[7]~reg0.CLK
clk => data_coded[8]~reg0.CLK
clk => data_coded[9]~reg0.CLK
clk => data_coded[10]~reg0.CLK
clk => data_coded[11]~reg0.CLK
clk => data_coded[12]~reg0.CLK
clk => data_coded[13]~reg0.CLK
clk => data_coded[14]~reg0.CLK
clk => data_coded[15]~reg0.CLK
reset => data_coded_en~reg0.ACLR
reset => data_coded[0]~reg0.ACLR
reset => data_coded[1]~reg0.ACLR
reset => data_coded[2]~reg0.ACLR
reset => data_coded[3]~reg0.ACLR
reset => data_coded[4]~reg0.ACLR
reset => data_coded[5]~reg0.ACLR
reset => data_coded[6]~reg0.ACLR
reset => data_coded[7]~reg0.ACLR
reset => data_coded[8]~reg0.ACLR
reset => data_coded[9]~reg0.ACLR
reset => data_coded[10]~reg0.ACLR
reset => data_coded[11]~reg0.ACLR
reset => data_coded[12]~reg0.ACLR
reset => data_coded[13]~reg0.ACLR
reset => data_coded[14]~reg0.ACLR
reset => data_coded[15]~reg0.ACLR
data_uncoded[0] => data_coded[1]~reg0.DATAIN
data_uncoded[0] => data_coded[0]~reg0.DATAIN
data_uncoded[1] => data_coded[3]~reg0.DATAIN
data_uncoded[1] => data_coded[2]~reg0.DATAIN
data_uncoded[2] => data_coded[5]~reg0.DATAIN
data_uncoded[2] => data_coded[4]~reg0.DATAIN
data_uncoded[3] => data_coded[7]~reg0.DATAIN
data_uncoded[3] => data_coded[6]~reg0.DATAIN
data_uncoded[4] => data_coded[9]~reg0.DATAIN
data_uncoded[4] => data_coded[8]~reg0.DATAIN
data_uncoded[5] => data_coded[11]~reg0.DATAIN
data_uncoded[5] => data_coded[10]~reg0.DATAIN
data_uncoded[6] => data_coded[13]~reg0.DATAIN
data_uncoded[6] => data_coded[12]~reg0.DATAIN
data_uncoded[7] => data_coded[15]~reg0.DATAIN
data_uncoded[7] => data_coded[14]~reg0.DATAIN
data_uncoded_en => data_coded_en~reg0.DATAIN
data_coded_en <= data_coded_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[0] <= data_coded[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[1] <= data_coded[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[2] <= data_coded[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[3] <= data_coded[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[4] <= data_coded[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[5] <= data_coded[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[6] <= data_coded[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[7] <= data_coded[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[8] <= data_coded[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[9] <= data_coded[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[10] <= data_coded[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[11] <= data_coded[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[12] <= data_coded[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[13] <= data_coded[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[14] <= data_coded[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_coded[15] <= data_coded[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|add_synheader_p:add_synheader_p
clk => with_header_en_out~reg0.CLK
clk => with_header_data_out[0]~reg0.CLK
clk => with_header_data_out[1]~reg0.CLK
clk => with_header_data_out[2]~reg0.CLK
clk => with_header_data_out[3]~reg0.CLK
clk => with_header_data_out[4]~reg0.CLK
clk => with_header_data_out[5]~reg0.CLK
clk => with_header_data_out[6]~reg0.CLK
clk => with_header_data_out[7]~reg0.CLK
clk => with_header_data_out[8]~reg0.CLK
clk => with_header_data_out[9]~reg0.CLK
clk => with_header_data_out[10]~reg0.CLK
clk => with_header_data_out[11]~reg0.CLK
clk => with_header_data_out[12]~reg0.CLK
clk => with_header_data_out[13]~reg0.CLK
clk => with_header_data_out[14]~reg0.CLK
clk => with_header_data_out[15]~reg0.CLK
clk => count_temp[0].CLK
clk => count_temp[1].CLK
clk => count_temp[2].CLK
clk => data_in_delay5[0].CLK
clk => data_in_delay5[1].CLK
clk => data_in_delay5[2].CLK
clk => data_in_delay5[3].CLK
clk => data_in_delay5[4].CLK
clk => data_in_delay5[5].CLK
clk => data_in_delay5[6].CLK
clk => data_in_delay5[7].CLK
clk => data_in_delay5[8].CLK
clk => data_in_delay5[9].CLK
clk => data_in_delay5[10].CLK
clk => data_in_delay5[11].CLK
clk => data_in_delay5[12].CLK
clk => data_in_delay5[13].CLK
clk => data_in_delay5[14].CLK
clk => data_in_delay5[15].CLK
clk => data_in_delay4[0].CLK
clk => data_in_delay4[1].CLK
clk => data_in_delay4[2].CLK
clk => data_in_delay4[3].CLK
clk => data_in_delay4[4].CLK
clk => data_in_delay4[5].CLK
clk => data_in_delay4[6].CLK
clk => data_in_delay4[7].CLK
clk => data_in_delay4[8].CLK
clk => data_in_delay4[9].CLK
clk => data_in_delay4[10].CLK
clk => data_in_delay4[11].CLK
clk => data_in_delay4[12].CLK
clk => data_in_delay4[13].CLK
clk => data_in_delay4[14].CLK
clk => data_in_delay4[15].CLK
clk => data_in_delay3[0].CLK
clk => data_in_delay3[1].CLK
clk => data_in_delay3[2].CLK
clk => data_in_delay3[3].CLK
clk => data_in_delay3[4].CLK
clk => data_in_delay3[5].CLK
clk => data_in_delay3[6].CLK
clk => data_in_delay3[7].CLK
clk => data_in_delay3[8].CLK
clk => data_in_delay3[9].CLK
clk => data_in_delay3[10].CLK
clk => data_in_delay3[11].CLK
clk => data_in_delay3[12].CLK
clk => data_in_delay3[13].CLK
clk => data_in_delay3[14].CLK
clk => data_in_delay3[15].CLK
clk => data_in_delay2[0].CLK
clk => data_in_delay2[1].CLK
clk => data_in_delay2[2].CLK
clk => data_in_delay2[3].CLK
clk => data_in_delay2[4].CLK
clk => data_in_delay2[5].CLK
clk => data_in_delay2[6].CLK
clk => data_in_delay2[7].CLK
clk => data_in_delay2[8].CLK
clk => data_in_delay2[9].CLK
clk => data_in_delay2[10].CLK
clk => data_in_delay2[11].CLK
clk => data_in_delay2[12].CLK
clk => data_in_delay2[13].CLK
clk => data_in_delay2[14].CLK
clk => data_in_delay2[15].CLK
clk => data_in_delay1[0].CLK
clk => data_in_delay1[1].CLK
clk => data_in_delay1[2].CLK
clk => data_in_delay1[3].CLK
clk => data_in_delay1[4].CLK
clk => data_in_delay1[5].CLK
clk => data_in_delay1[6].CLK
clk => data_in_delay1[7].CLK
clk => data_in_delay1[8].CLK
clk => data_in_delay1[9].CLK
clk => data_in_delay1[10].CLK
clk => data_in_delay1[11].CLK
clk => data_in_delay1[12].CLK
clk => data_in_delay1[13].CLK
clk => data_in_delay1[14].CLK
clk => data_in_delay1[15].CLK
clk => en_delay_out6.CLK
clk => en_delay_out5.CLK
clk => en_delay_out4.CLK
clk => en_delay_out3.CLK
clk => en_delay_out2.CLK
clk => en_delay_out1.CLK
reset => with_header_en_out~reg0.ACLR
reset => with_header_data_out[0]~reg0.ACLR
reset => with_header_data_out[1]~reg0.ACLR
reset => with_header_data_out[2]~reg0.ACLR
reset => with_header_data_out[3]~reg0.ACLR
reset => with_header_data_out[4]~reg0.ACLR
reset => with_header_data_out[5]~reg0.ACLR
reset => with_header_data_out[6]~reg0.ACLR
reset => with_header_data_out[7]~reg0.ACLR
reset => with_header_data_out[8]~reg0.ACLR
reset => with_header_data_out[9]~reg0.ACLR
reset => with_header_data_out[10]~reg0.ACLR
reset => with_header_data_out[11]~reg0.ACLR
reset => with_header_data_out[12]~reg0.ACLR
reset => with_header_data_out[13]~reg0.ACLR
reset => with_header_data_out[14]~reg0.ACLR
reset => with_header_data_out[15]~reg0.ACLR
reset => count_temp[0].PRESET
reset => count_temp[1].PRESET
reset => count_temp[2].PRESET
reset => data_in_delay5[0].ACLR
reset => data_in_delay5[1].ACLR
reset => data_in_delay5[2].ACLR
reset => data_in_delay5[3].ACLR
reset => data_in_delay5[4].ACLR
reset => data_in_delay5[5].ACLR
reset => data_in_delay5[6].ACLR
reset => data_in_delay5[7].ACLR
reset => data_in_delay5[8].ACLR
reset => data_in_delay5[9].ACLR
reset => data_in_delay5[10].ACLR
reset => data_in_delay5[11].ACLR
reset => data_in_delay5[12].ACLR
reset => data_in_delay5[13].ACLR
reset => data_in_delay5[14].ACLR
reset => data_in_delay5[15].ACLR
reset => data_in_delay4[0].ACLR
reset => data_in_delay4[1].ACLR
reset => data_in_delay4[2].ACLR
reset => data_in_delay4[3].ACLR
reset => data_in_delay4[4].ACLR
reset => data_in_delay4[5].ACLR
reset => data_in_delay4[6].ACLR
reset => data_in_delay4[7].ACLR
reset => data_in_delay4[8].ACLR
reset => data_in_delay4[9].ACLR
reset => data_in_delay4[10].ACLR
reset => data_in_delay4[11].ACLR
reset => data_in_delay4[12].ACLR
reset => data_in_delay4[13].ACLR
reset => data_in_delay4[14].ACLR
reset => data_in_delay4[15].ACLR
reset => data_in_delay3[0].ACLR
reset => data_in_delay3[1].ACLR
reset => data_in_delay3[2].ACLR
reset => data_in_delay3[3].ACLR
reset => data_in_delay3[4].ACLR
reset => data_in_delay3[5].ACLR
reset => data_in_delay3[6].ACLR
reset => data_in_delay3[7].ACLR
reset => data_in_delay3[8].ACLR
reset => data_in_delay3[9].ACLR
reset => data_in_delay3[10].ACLR
reset => data_in_delay3[11].ACLR
reset => data_in_delay3[12].ACLR
reset => data_in_delay3[13].ACLR
reset => data_in_delay3[14].ACLR
reset => data_in_delay3[15].ACLR
reset => data_in_delay2[0].ACLR
reset => data_in_delay2[1].ACLR
reset => data_in_delay2[2].ACLR
reset => data_in_delay2[3].ACLR
reset => data_in_delay2[4].ACLR
reset => data_in_delay2[5].ACLR
reset => data_in_delay2[6].ACLR
reset => data_in_delay2[7].ACLR
reset => data_in_delay2[8].ACLR
reset => data_in_delay2[9].ACLR
reset => data_in_delay2[10].ACLR
reset => data_in_delay2[11].ACLR
reset => data_in_delay2[12].ACLR
reset => data_in_delay2[13].ACLR
reset => data_in_delay2[14].ACLR
reset => data_in_delay2[15].ACLR
reset => data_in_delay1[0].ACLR
reset => data_in_delay1[1].ACLR
reset => data_in_delay1[2].ACLR
reset => data_in_delay1[3].ACLR
reset => data_in_delay1[4].ACLR
reset => data_in_delay1[5].ACLR
reset => data_in_delay1[6].ACLR
reset => data_in_delay1[7].ACLR
reset => data_in_delay1[8].ACLR
reset => data_in_delay1[9].ACLR
reset => data_in_delay1[10].ACLR
reset => data_in_delay1[11].ACLR
reset => data_in_delay1[12].ACLR
reset => data_in_delay1[13].ACLR
reset => data_in_delay1[14].ACLR
reset => data_in_delay1[15].ACLR
reset => en_delay_out6.ACLR
reset => en_delay_out5.ACLR
reset => en_delay_out4.ACLR
reset => en_delay_out3.ACLR
reset => en_delay_out2.ACLR
reset => en_delay_out1.ACLR
no_header_data_in[0] => data_in_delay1[0].DATAIN
no_header_data_in[1] => data_in_delay1[1].DATAIN
no_header_data_in[2] => data_in_delay1[2].DATAIN
no_header_data_in[3] => data_in_delay1[3].DATAIN
no_header_data_in[4] => data_in_delay1[4].DATAIN
no_header_data_in[5] => data_in_delay1[5].DATAIN
no_header_data_in[6] => data_in_delay1[6].DATAIN
no_header_data_in[7] => data_in_delay1[7].DATAIN
no_header_data_in[8] => data_in_delay1[8].DATAIN
no_header_data_in[9] => data_in_delay1[9].DATAIN
no_header_data_in[10] => data_in_delay1[10].DATAIN
no_header_data_in[11] => data_in_delay1[11].DATAIN
no_header_data_in[12] => data_in_delay1[12].DATAIN
no_header_data_in[13] => data_in_delay1[13].DATAIN
no_header_data_in[14] => data_in_delay1[14].DATAIN
no_header_data_in[15] => data_in_delay1[15].DATAIN
no_header_en_in => process_2.IN1
no_header_en_in => en_delay_out1.DATAIN
with_header_data_out[0] <= with_header_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[1] <= with_header_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[2] <= with_header_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[3] <= with_header_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[4] <= with_header_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[5] <= with_header_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[6] <= with_header_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[7] <= with_header_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[8] <= with_header_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[9] <= with_header_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[10] <= with_header_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[11] <= with_header_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[12] <= with_header_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[13] <= with_header_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[14] <= with_header_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_data_out[15] <= with_header_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
with_header_en_out <= with_header_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s
clk => serial_eop_out~reg0.CLK
clk => serial_sop_out~reg0.CLK
clk => serial_en_out~reg0.CLK
clk => serial_data_out~reg0.CLK
clk => serial_eop_temp1.CLK
clk => serial_eop_temp.CLK
clk => serial_sop_temp1.CLK
clk => serial_sop_temp.CLK
clk => serial_en_temp.CLK
clk => serial_data_temp.CLK
clk => count_p2s[0].CLK
clk => count_p2s[1].CLK
clk => count_p2s[2].CLK
clk => count_p2s[3].CLK
clk => parallel_en_temp1.CLK
clk => parallel_en_temp.CLK
clk => parallel_data_temp1[0].CLK
clk => parallel_data_temp1[1].CLK
clk => parallel_data_temp1[2].CLK
clk => parallel_data_temp1[3].CLK
clk => parallel_data_temp1[4].CLK
clk => parallel_data_temp1[5].CLK
clk => parallel_data_temp1[6].CLK
clk => parallel_data_temp1[7].CLK
clk => parallel_data_temp1[8].CLK
clk => parallel_data_temp1[9].CLK
clk => parallel_data_temp1[10].CLK
clk => parallel_data_temp1[11].CLK
clk => parallel_data_temp1[12].CLK
clk => parallel_data_temp1[13].CLK
clk => parallel_data_temp1[14].CLK
clk => parallel_data_temp1[15].CLK
clk => parallel_data_temp[0].CLK
clk => parallel_data_temp[1].CLK
clk => parallel_data_temp[2].CLK
clk => parallel_data_temp[3].CLK
clk => parallel_data_temp[4].CLK
clk => parallel_data_temp[5].CLK
clk => parallel_data_temp[6].CLK
clk => parallel_data_temp[7].CLK
clk => parallel_data_temp[8].CLK
clk => parallel_data_temp[9].CLK
clk => parallel_data_temp[10].CLK
clk => parallel_data_temp[11].CLK
clk => parallel_data_temp[12].CLK
clk => parallel_data_temp[13].CLK
clk => parallel_data_temp[14].CLK
clk => parallel_data_temp[15].CLK
reset => serial_eop_temp.ACLR
reset => serial_sop_temp1.ACLR
reset => serial_sop_temp.ACLR
reset => serial_en_temp.ACLR
reset => serial_data_temp.ACLR
reset => count_p2s[0].PRESET
reset => count_p2s[1].PRESET
reset => count_p2s[2].PRESET
reset => count_p2s[3].PRESET
reset => parallel_en_temp1.ACLR
reset => parallel_en_temp.ACLR
reset => parallel_data_temp1[0].ACLR
reset => parallel_data_temp1[1].ACLR
reset => parallel_data_temp1[2].ACLR
reset => parallel_data_temp1[3].ACLR
reset => parallel_data_temp1[4].ACLR
reset => parallel_data_temp1[5].ACLR
reset => parallel_data_temp1[6].ACLR
reset => parallel_data_temp1[7].ACLR
reset => parallel_data_temp1[8].ACLR
reset => parallel_data_temp1[9].ACLR
reset => parallel_data_temp1[10].ACLR
reset => parallel_data_temp1[11].ACLR
reset => parallel_data_temp1[12].ACLR
reset => parallel_data_temp1[13].ACLR
reset => parallel_data_temp1[14].ACLR
reset => parallel_data_temp1[15].ACLR
reset => parallel_data_temp[0].ACLR
reset => parallel_data_temp[1].ACLR
reset => parallel_data_temp[2].ACLR
reset => parallel_data_temp[3].ACLR
reset => parallel_data_temp[4].ACLR
reset => parallel_data_temp[5].ACLR
reset => parallel_data_temp[6].ACLR
reset => parallel_data_temp[7].ACLR
reset => parallel_data_temp[8].ACLR
reset => parallel_data_temp[9].ACLR
reset => parallel_data_temp[10].ACLR
reset => parallel_data_temp[11].ACLR
reset => parallel_data_temp[12].ACLR
reset => parallel_data_temp[13].ACLR
reset => parallel_data_temp[14].ACLR
reset => parallel_data_temp[15].ACLR
reset => serial_eop_temp1.ENA
data_in[0] => parallel_data_temp[0].DATAIN
data_in[1] => parallel_data_temp[1].DATAIN
data_in[2] => parallel_data_temp[2].DATAIN
data_in[3] => parallel_data_temp[3].DATAIN
data_in[4] => parallel_data_temp[4].DATAIN
data_in[5] => parallel_data_temp[5].DATAIN
data_in[6] => parallel_data_temp[6].DATAIN
data_in[7] => parallel_data_temp[7].DATAIN
data_in[8] => parallel_data_temp[8].DATAIN
data_in[9] => parallel_data_temp[9].DATAIN
data_in[10] => parallel_data_temp[10].DATAIN
data_in[11] => parallel_data_temp[11].DATAIN
data_in[12] => parallel_data_temp[12].DATAIN
data_in[13] => parallel_data_temp[13].DATAIN
data_in[14] => parallel_data_temp[14].DATAIN
data_in[15] => parallel_data_temp[15].DATAIN
data_en => parallel_en_temp.DATAIN
serial_data_out <= serial_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_en_out <= serial_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_sop_out <= serial_sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_eop_out <= serial_eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top
i_vl_tx_clk => i_vl_tx_clk.IN1
i_vl_tx_rst_n => i_vl_tx_rst_n.IN1
i_serial_rx_rst_n => i_serial_rx_rst_n.IN2
i_serial_rx_clk => i_serial_rx_clk.IN1
i_serial_rx_data => i_serial_rx_data.IN1
o_ati_val <= RX_INTERFACE:m_rx_interface.o_ati_val
o_ati_sof <= RX_INTERFACE:m_rx_interface.o_ati_sof
o_ati_eof <= RX_INTERFACE:m_rx_interface.o_ati_eof
o_ati_be[0] <= RX_INTERFACE:m_rx_interface.o_ati_be
o_ati_be[1] <= RX_INTERFACE:m_rx_interface.o_ati_be
o_ati_data[0] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[1] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[2] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[3] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[4] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[5] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[6] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[7] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[8] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[9] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[10] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[11] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[12] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[13] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[14] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[15] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[16] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[17] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[18] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[19] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[20] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[21] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[22] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[23] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[24] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[25] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[26] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[27] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[28] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[29] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[30] <= RX_INTERFACE:m_rx_interface.o_ati_data
o_ati_data[31] <= RX_INTERFACE:m_rx_interface.o_ati_data
i_ati_rdy => i_ati_rdy.IN1
i_rs_en => ~NO_FANOUT~
i_x1_mode => i_x1_mode.IN1
i_rxld_half_thres[0] => ~NO_FANOUT~
i_rxld_half_thres[1] => ~NO_FANOUT~
i_rxld_half_thres[2] => ~NO_FANOUT~
i_rxld_half_thres[3] => ~NO_FANOUT~
i_rxld_half_thres[4] => ~NO_FANOUT~
i_rxld_align_det_thres[0] => ~NO_FANOUT~
i_rxld_align_det_thres[1] => ~NO_FANOUT~
i_rxld_align_det_thres[2] => ~NO_FANOUT~
i_rxld_align_det_thres[3] => ~NO_FANOUT~
i_rxld_align_det_thres[4] => ~NO_FANOUT~
i_rxld_align_det_thres[5] => ~NO_FANOUT~
i_rxld_align_det_thres[6] => ~NO_FANOUT~
i_rxld_align_det_thres[7] => ~NO_FANOUT~
i_rxld_align_los_thres[0] => ~NO_FANOUT~
i_rxld_align_los_thres[1] => ~NO_FANOUT~
i_rxld_align_los_thres[2] => ~NO_FANOUT~
i_rxld_align_los_thres[3] => ~NO_FANOUT~
i_rxld_align_los_thres[4] => ~NO_FANOUT~
i_rxld_align_los_thres[5] => ~NO_FANOUT~
i_rxld_align_los_thres[6] => ~NO_FANOUT~
i_rxld_align_los_thres[7] => ~NO_FANOUT~
i_pol_adj_en => ~NO_FANOUT~
i_pol_cont_adj => ~NO_FANOUT~
i_pol_ow[0] => ~NO_FANOUT~
i_pol_ow[1] => ~NO_FANOUT~
i_pol_ow[2] => ~NO_FANOUT~
i_pol_ow[3] => ~NO_FANOUT~
i_pol_ow_val[0] => ~NO_FANOUT~
i_pol_ow_val[1] => ~NO_FANOUT~
i_pol_ow_val[2] => ~NO_FANOUT~
i_pol_ow_val[3] => ~NO_FANOUT~
o_vl_rx_0_rs_fail[0] <= <GND>
o_vl_rx_0_rs_fail[1] <= <GND>
o_vl_rx_0_rs_fail[2] <= <GND>
o_vl_rx_0_rs_fail[3] <= <GND>
o_vl_rx_0_rs_err_found[0] <= <GND>
o_vl_rx_0_rs_err_found[1] <= <GND>
o_vl_rx_0_rs_err_found[2] <= <GND>
o_vl_rx_0_rs_err_found[3] <= <GND>
o_vl_rx_0_rs_err_num[0] <= <GND>
o_vl_rx_0_rs_err_num[1] <= <GND>
o_vl_rx_0_rs_err_num[2] <= <GND>
o_vl_rx_0_rs_err_num[3] <= <GND>
o_vl_rx_0_rs_err_num[4] <= <GND>
o_vl_rx_0_rs_err_num[5] <= <GND>
o_vl_rx_0_rs_err_num[6] <= <GND>
o_vl_rx_0_rs_err_num[7] <= <GND>
o_vl_rx_0_rs_err_num[8] <= <GND>
o_vl_rx_0_rs_err_num[9] <= <GND>
o_vl_rx_0_rs_err_num[10] <= <GND>
o_vl_rx_0_rs_err_num[11] <= <GND>
o_vl_rx_0_rs_err_num[12] <= <GND>
o_vl_rx_0_rs_err_num[13] <= <GND>
o_vl_rx_0_rs_err_num[14] <= <GND>
o_vl_rx_0_rs_err_num[15] <= <GND>
o_vl_rx_0_rs_err_num[16] <= <GND>
o_vl_rx_0_rs_err_num[17] <= <GND>
o_vl_rx_0_rs_err_num[18] <= <GND>
o_vl_rx_0_rs_err_num[19] <= <GND>
o_sync_cnt[0] <= o_sync_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[1] <= o_sync_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[2] <= o_sync_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[3] <= o_sync_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[4] <= o_sync_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[5] <= o_sync_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[6] <= o_sync_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
o_sync_cnt[7] <= o_sync_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
i_threshold[0] => i_threshold[0].IN1
i_threshold[1] => i_threshold[1].IN1
i_threshold[2] => i_threshold[2].IN1
i_threshold[3] => i_threshold[3].IN1
i_threshold[4] => i_threshold[4].IN1
i_threshold[5] => i_threshold[5].IN1
i_threshold[6] => i_threshold[6].IN1
i_threshold[7] => i_threshold[7].IN1
i_threshold[8] => i_threshold[8].IN1
i_threshold[9] => i_threshold[9].IN1
i_threshold[10] => i_threshold[10].IN1
i_threshold[11] => i_threshold[11].IN1
i_threshold[12] => i_threshold[12].IN1
i_threshold[13] => i_threshold[13].IN1
i_threshold[14] => i_threshold[14].IN1
i_threshold[15] => i_threshold[15].IN1
o_rx_9600_or_115200 <= RX_INTERFACE:m_rx_interface.o_rx_9600_or_115200


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn
clk => fir:matching_filter_inst.clk
clk => clk_div8.CLK
clk => count_s2p[0].CLK
clk => count_s2p[1].CLK
clk => count_s2p[2].CLK
clk => count_s2p[3].CLK
clk => data.CLK
clk => en.CLK
clk => eop.CLK
clk => sop.CLK
clk => syn_header_flag_p_n.CLK
clk => packet_num[0].CLK
clk => packet_num[1].CLK
clk => packet_num[2].CLK
clk => packet_num[3].CLK
clk => packet_num[4].CLK
clk => packet_num[5].CLK
clk => packet_num[6].CLK
clk => packet_num[7].CLK
clk => packet_num[8].CLK
clk => packet_num[9].CLK
clk => packet_num[10].CLK
clk => packet_num[11].CLK
clk => packet_num[12].CLK
clk => packet_num[13].CLK
clk => packet_num[14].CLK
clk => packet_num[15].CLK
clk => count_temp[0].CLK
clk => count_temp[1].CLK
clk => count_temp[2].CLK
clk => count_temp[3].CLK
clk => count_temp[4].CLK
clk => count_temp[5].CLK
clk => count_temp[6].CLK
clk => count_temp[7].CLK
clk => count_temp[8].CLK
clk => count_temp[9].CLK
clk => count_temp[10].CLK
clk => count_temp[11].CLK
clk => count_temp[12].CLK
clk => count_temp[13].CLK
clk => count_temp[14].CLK
clk => count_temp[15].CLK
clk => syn_header_error.CLK
clk => syn_header_found_n.CLK
clk => syn_header_found_p.CLK
clk => max_shiftreg[0][0].CLK
clk => max_shiftreg[0][1].CLK
clk => max_shiftreg[0][2].CLK
clk => max_shiftreg[0][3].CLK
clk => max_shiftreg[0][4].CLK
clk => max_shiftreg[0][5].CLK
clk => max_shiftreg[0][6].CLK
clk => max_shiftreg[0][7].CLK
clk => max_shiftreg[0][8].CLK
clk => max_shiftreg[0][9].CLK
clk => max_shiftreg[0][10].CLK
clk => max_shiftreg[0][11].CLK
clk => max_shiftreg[0][12].CLK
clk => max_shiftreg[0][13].CLK
clk => max_shiftreg[0][14].CLK
clk => max_shiftreg[0][15].CLK
clk => max_shiftreg[10][0].CLK
clk => max_shiftreg[10][1].CLK
clk => max_shiftreg[10][2].CLK
clk => max_shiftreg[10][3].CLK
clk => max_shiftreg[10][4].CLK
clk => max_shiftreg[10][5].CLK
clk => max_shiftreg[10][6].CLK
clk => max_shiftreg[10][7].CLK
clk => max_shiftreg[10][8].CLK
clk => max_shiftreg[10][9].CLK
clk => max_shiftreg[10][10].CLK
clk => max_shiftreg[10][11].CLK
clk => max_shiftreg[10][12].CLK
clk => max_shiftreg[10][13].CLK
clk => max_shiftreg[10][14].CLK
clk => max_shiftreg[10][15].CLK
clk => max_shiftreg[9][0].CLK
clk => max_shiftreg[9][1].CLK
clk => max_shiftreg[9][2].CLK
clk => max_shiftreg[9][3].CLK
clk => max_shiftreg[9][4].CLK
clk => max_shiftreg[9][5].CLK
clk => max_shiftreg[9][6].CLK
clk => max_shiftreg[9][7].CLK
clk => max_shiftreg[9][8].CLK
clk => max_shiftreg[9][9].CLK
clk => max_shiftreg[9][10].CLK
clk => max_shiftreg[9][11].CLK
clk => max_shiftreg[9][12].CLK
clk => max_shiftreg[9][13].CLK
clk => max_shiftreg[9][14].CLK
clk => max_shiftreg[9][15].CLK
clk => max_shiftreg[8][0].CLK
clk => max_shiftreg[8][1].CLK
clk => max_shiftreg[8][2].CLK
clk => max_shiftreg[8][3].CLK
clk => max_shiftreg[8][4].CLK
clk => max_shiftreg[8][5].CLK
clk => max_shiftreg[8][6].CLK
clk => max_shiftreg[8][7].CLK
clk => max_shiftreg[8][8].CLK
clk => max_shiftreg[8][9].CLK
clk => max_shiftreg[8][10].CLK
clk => max_shiftreg[8][11].CLK
clk => max_shiftreg[8][12].CLK
clk => max_shiftreg[8][13].CLK
clk => max_shiftreg[8][14].CLK
clk => max_shiftreg[8][15].CLK
clk => max_shiftreg[7][0].CLK
clk => max_shiftreg[7][1].CLK
clk => max_shiftreg[7][2].CLK
clk => max_shiftreg[7][3].CLK
clk => max_shiftreg[7][4].CLK
clk => max_shiftreg[7][5].CLK
clk => max_shiftreg[7][6].CLK
clk => max_shiftreg[7][7].CLK
clk => max_shiftreg[7][8].CLK
clk => max_shiftreg[7][9].CLK
clk => max_shiftreg[7][10].CLK
clk => max_shiftreg[7][11].CLK
clk => max_shiftreg[7][12].CLK
clk => max_shiftreg[7][13].CLK
clk => max_shiftreg[7][14].CLK
clk => max_shiftreg[7][15].CLK
clk => max_shiftreg[6][0].CLK
clk => max_shiftreg[6][1].CLK
clk => max_shiftreg[6][2].CLK
clk => max_shiftreg[6][3].CLK
clk => max_shiftreg[6][4].CLK
clk => max_shiftreg[6][5].CLK
clk => max_shiftreg[6][6].CLK
clk => max_shiftreg[6][7].CLK
clk => max_shiftreg[6][8].CLK
clk => max_shiftreg[6][9].CLK
clk => max_shiftreg[6][10].CLK
clk => max_shiftreg[6][11].CLK
clk => max_shiftreg[6][12].CLK
clk => max_shiftreg[6][13].CLK
clk => max_shiftreg[6][14].CLK
clk => max_shiftreg[6][15].CLK
clk => max_shiftreg[5][0].CLK
clk => max_shiftreg[5][1].CLK
clk => max_shiftreg[5][2].CLK
clk => max_shiftreg[5][3].CLK
clk => max_shiftreg[5][4].CLK
clk => max_shiftreg[5][5].CLK
clk => max_shiftreg[5][6].CLK
clk => max_shiftreg[5][7].CLK
clk => max_shiftreg[5][8].CLK
clk => max_shiftreg[5][9].CLK
clk => max_shiftreg[5][10].CLK
clk => max_shiftreg[5][11].CLK
clk => max_shiftreg[5][12].CLK
clk => max_shiftreg[5][13].CLK
clk => max_shiftreg[5][14].CLK
clk => max_shiftreg[5][15].CLK
clk => max_shiftreg[4][0].CLK
clk => max_shiftreg[4][1].CLK
clk => max_shiftreg[4][2].CLK
clk => max_shiftreg[4][3].CLK
clk => max_shiftreg[4][4].CLK
clk => max_shiftreg[4][5].CLK
clk => max_shiftreg[4][6].CLK
clk => max_shiftreg[4][7].CLK
clk => max_shiftreg[4][8].CLK
clk => max_shiftreg[4][9].CLK
clk => max_shiftreg[4][10].CLK
clk => max_shiftreg[4][11].CLK
clk => max_shiftreg[4][12].CLK
clk => max_shiftreg[4][13].CLK
clk => max_shiftreg[4][14].CLK
clk => max_shiftreg[4][15].CLK
clk => max_shiftreg[3][0].CLK
clk => max_shiftreg[3][1].CLK
clk => max_shiftreg[3][2].CLK
clk => max_shiftreg[3][3].CLK
clk => max_shiftreg[3][4].CLK
clk => max_shiftreg[3][5].CLK
clk => max_shiftreg[3][6].CLK
clk => max_shiftreg[3][7].CLK
clk => max_shiftreg[3][8].CLK
clk => max_shiftreg[3][9].CLK
clk => max_shiftreg[3][10].CLK
clk => max_shiftreg[3][11].CLK
clk => max_shiftreg[3][12].CLK
clk => max_shiftreg[3][13].CLK
clk => max_shiftreg[3][14].CLK
clk => max_shiftreg[3][15].CLK
clk => max_shiftreg[2][0].CLK
clk => max_shiftreg[2][1].CLK
clk => max_shiftreg[2][2].CLK
clk => max_shiftreg[2][3].CLK
clk => max_shiftreg[2][4].CLK
clk => max_shiftreg[2][5].CLK
clk => max_shiftreg[2][6].CLK
clk => max_shiftreg[2][7].CLK
clk => max_shiftreg[2][8].CLK
clk => max_shiftreg[2][9].CLK
clk => max_shiftreg[2][10].CLK
clk => max_shiftreg[2][11].CLK
clk => max_shiftreg[2][12].CLK
clk => max_shiftreg[2][13].CLK
clk => max_shiftreg[2][14].CLK
clk => max_shiftreg[2][15].CLK
clk => max_shiftreg[1][0].CLK
clk => max_shiftreg[1][1].CLK
clk => max_shiftreg[1][2].CLK
clk => max_shiftreg[1][3].CLK
clk => max_shiftreg[1][4].CLK
clk => max_shiftreg[1][5].CLK
clk => max_shiftreg[1][6].CLK
clk => max_shiftreg[1][7].CLK
clk => max_shiftreg[1][8].CLK
clk => max_shiftreg[1][9].CLK
clk => max_shiftreg[1][10].CLK
clk => max_shiftreg[1][11].CLK
clk => max_shiftreg[1][12].CLK
clk => max_shiftreg[1][13].CLK
clk => max_shiftreg[1][14].CLK
clk => max_shiftreg[1][15].CLK
clk => signed_data_in[0].CLK
clk => signed_data_in[1].CLK
clk => data_delay_vector[0].CLK
clk => data_delay_vector[1].CLK
clk => data_delay_vector[2].CLK
clk => data_delay_vector[3].CLK
clk => data_delay_vector[4].CLK
clk => data_delay_vector[5].CLK
clk => data_delay_vector[6].CLK
clk => data_delay_vector[7].CLK
clk => data_delay_vector[8].CLK
clk => data_delay_vector[9].CLK
clk => data_delay_vector[10].CLK
clk => data_delay_vector[11].CLK
clk => data_delay_vector[12].CLK
clk => data_delay_vector[13].CLK
clk => data_delay_vector[14].CLK
clk => data_delay_vector[15].CLK
clk => data_delay_vector[16].CLK
clk => data_in_d3.CLK
clk => data_in_d2.CLK
clk => data_in_d1.CLK
reset => data_out~reg0.ACLR
reset => en_out~reg0.ACLR
reset => eop_out~reg0.ACLR
reset => sop_out~reg0.ACLR
reset => clk_div8.ACLR
reset => count_s2p[0].PRESET
reset => count_s2p[1].PRESET
reset => count_s2p[2].PRESET
reset => count_s2p[3].ACLR
reset => data.ACLR
reset => en.ACLR
reset => eop.ACLR
reset => sop.ACLR
reset => syn_header_flag_p_n.ACLR
reset => packet_num[0].ACLR
reset => packet_num[1].ACLR
reset => packet_num[2].ACLR
reset => packet_num[3].ACLR
reset => packet_num[4].ACLR
reset => packet_num[5].ACLR
reset => packet_num[6].ACLR
reset => packet_num[7].ACLR
reset => packet_num[8].ACLR
reset => packet_num[9].ACLR
reset => packet_num[10].ACLR
reset => packet_num[11].ACLR
reset => packet_num[12].ACLR
reset => packet_num[13].ACLR
reset => packet_num[14].ACLR
reset => packet_num[15].ACLR
reset => count_temp[0].PRESET
reset => count_temp[1].PRESET
reset => count_temp[2].PRESET
reset => count_temp[3].PRESET
reset => count_temp[4].PRESET
reset => count_temp[5].PRESET
reset => count_temp[6].PRESET
reset => count_temp[7].PRESET
reset => count_temp[8].PRESET
reset => count_temp[9].PRESET
reset => count_temp[10].PRESET
reset => count_temp[11].PRESET
reset => count_temp[12].PRESET
reset => count_temp[13].PRESET
reset => count_temp[14].PRESET
reset => count_temp[15].ACLR
reset => syn_header_error.ACLR
reset => syn_header_found_n.ACLR
reset => syn_header_found_p.ACLR
reset => max_shiftreg[0][0].ACLR
reset => max_shiftreg[0][1].ACLR
reset => max_shiftreg[0][2].ACLR
reset => max_shiftreg[0][3].ACLR
reset => max_shiftreg[0][4].ACLR
reset => max_shiftreg[0][5].ACLR
reset => max_shiftreg[0][6].ACLR
reset => max_shiftreg[0][7].ACLR
reset => max_shiftreg[0][8].ACLR
reset => max_shiftreg[0][9].ACLR
reset => max_shiftreg[0][10].ACLR
reset => max_shiftreg[0][11].ACLR
reset => max_shiftreg[0][12].ACLR
reset => max_shiftreg[0][13].ACLR
reset => max_shiftreg[0][14].ACLR
reset => max_shiftreg[0][15].ACLR
reset => max_shiftreg[10][0].ACLR
reset => max_shiftreg[10][1].ACLR
reset => max_shiftreg[10][2].ACLR
reset => max_shiftreg[10][3].ACLR
reset => max_shiftreg[10][4].ACLR
reset => max_shiftreg[10][5].ACLR
reset => max_shiftreg[10][6].ACLR
reset => max_shiftreg[10][7].ACLR
reset => max_shiftreg[10][8].ACLR
reset => max_shiftreg[10][9].ACLR
reset => max_shiftreg[10][10].ACLR
reset => max_shiftreg[10][11].ACLR
reset => max_shiftreg[10][12].ACLR
reset => max_shiftreg[10][13].ACLR
reset => max_shiftreg[10][14].ACLR
reset => max_shiftreg[10][15].ACLR
reset => max_shiftreg[9][0].ACLR
reset => max_shiftreg[9][1].ACLR
reset => max_shiftreg[9][2].ACLR
reset => max_shiftreg[9][3].ACLR
reset => max_shiftreg[9][4].ACLR
reset => max_shiftreg[9][5].ACLR
reset => max_shiftreg[9][6].ACLR
reset => max_shiftreg[9][7].ACLR
reset => max_shiftreg[9][8].ACLR
reset => max_shiftreg[9][9].ACLR
reset => max_shiftreg[9][10].ACLR
reset => max_shiftreg[9][11].ACLR
reset => max_shiftreg[9][12].ACLR
reset => max_shiftreg[9][13].ACLR
reset => max_shiftreg[9][14].ACLR
reset => max_shiftreg[9][15].ACLR
reset => max_shiftreg[8][0].ACLR
reset => max_shiftreg[8][1].ACLR
reset => max_shiftreg[8][2].ACLR
reset => max_shiftreg[8][3].ACLR
reset => max_shiftreg[8][4].ACLR
reset => max_shiftreg[8][5].ACLR
reset => max_shiftreg[8][6].ACLR
reset => max_shiftreg[8][7].ACLR
reset => max_shiftreg[8][8].ACLR
reset => max_shiftreg[8][9].ACLR
reset => max_shiftreg[8][10].ACLR
reset => max_shiftreg[8][11].ACLR
reset => max_shiftreg[8][12].ACLR
reset => max_shiftreg[8][13].ACLR
reset => max_shiftreg[8][14].ACLR
reset => max_shiftreg[8][15].ACLR
reset => max_shiftreg[7][0].ACLR
reset => max_shiftreg[7][1].ACLR
reset => max_shiftreg[7][2].ACLR
reset => max_shiftreg[7][3].ACLR
reset => max_shiftreg[7][4].ACLR
reset => max_shiftreg[7][5].ACLR
reset => max_shiftreg[7][6].ACLR
reset => max_shiftreg[7][7].ACLR
reset => max_shiftreg[7][8].ACLR
reset => max_shiftreg[7][9].ACLR
reset => max_shiftreg[7][10].ACLR
reset => max_shiftreg[7][11].ACLR
reset => max_shiftreg[7][12].ACLR
reset => max_shiftreg[7][13].ACLR
reset => max_shiftreg[7][14].ACLR
reset => max_shiftreg[7][15].ACLR
reset => max_shiftreg[6][0].ACLR
reset => max_shiftreg[6][1].ACLR
reset => max_shiftreg[6][2].ACLR
reset => max_shiftreg[6][3].ACLR
reset => max_shiftreg[6][4].ACLR
reset => max_shiftreg[6][5].ACLR
reset => max_shiftreg[6][6].ACLR
reset => max_shiftreg[6][7].ACLR
reset => max_shiftreg[6][8].ACLR
reset => max_shiftreg[6][9].ACLR
reset => max_shiftreg[6][10].ACLR
reset => max_shiftreg[6][11].ACLR
reset => max_shiftreg[6][12].ACLR
reset => max_shiftreg[6][13].ACLR
reset => max_shiftreg[6][14].ACLR
reset => max_shiftreg[6][15].ACLR
reset => max_shiftreg[5][0].ACLR
reset => max_shiftreg[5][1].ACLR
reset => max_shiftreg[5][2].ACLR
reset => max_shiftreg[5][3].ACLR
reset => max_shiftreg[5][4].ACLR
reset => max_shiftreg[5][5].ACLR
reset => max_shiftreg[5][6].ACLR
reset => max_shiftreg[5][7].ACLR
reset => max_shiftreg[5][8].ACLR
reset => max_shiftreg[5][9].ACLR
reset => max_shiftreg[5][10].ACLR
reset => max_shiftreg[5][11].ACLR
reset => max_shiftreg[5][12].ACLR
reset => max_shiftreg[5][13].ACLR
reset => max_shiftreg[5][14].ACLR
reset => max_shiftreg[5][15].ACLR
reset => max_shiftreg[4][0].ACLR
reset => max_shiftreg[4][1].ACLR
reset => max_shiftreg[4][2].ACLR
reset => max_shiftreg[4][3].ACLR
reset => max_shiftreg[4][4].ACLR
reset => max_shiftreg[4][5].ACLR
reset => max_shiftreg[4][6].ACLR
reset => max_shiftreg[4][7].ACLR
reset => max_shiftreg[4][8].ACLR
reset => max_shiftreg[4][9].ACLR
reset => max_shiftreg[4][10].ACLR
reset => max_shiftreg[4][11].ACLR
reset => max_shiftreg[4][12].ACLR
reset => max_shiftreg[4][13].ACLR
reset => max_shiftreg[4][14].ACLR
reset => max_shiftreg[4][15].ACLR
reset => max_shiftreg[3][0].ACLR
reset => max_shiftreg[3][1].ACLR
reset => max_shiftreg[3][2].ACLR
reset => max_shiftreg[3][3].ACLR
reset => max_shiftreg[3][4].ACLR
reset => max_shiftreg[3][5].ACLR
reset => max_shiftreg[3][6].ACLR
reset => max_shiftreg[3][7].ACLR
reset => max_shiftreg[3][8].ACLR
reset => max_shiftreg[3][9].ACLR
reset => max_shiftreg[3][10].ACLR
reset => max_shiftreg[3][11].ACLR
reset => max_shiftreg[3][12].ACLR
reset => max_shiftreg[3][13].ACLR
reset => max_shiftreg[3][14].ACLR
reset => max_shiftreg[3][15].ACLR
reset => max_shiftreg[2][0].ACLR
reset => max_shiftreg[2][1].ACLR
reset => max_shiftreg[2][2].ACLR
reset => max_shiftreg[2][3].ACLR
reset => max_shiftreg[2][4].ACLR
reset => max_shiftreg[2][5].ACLR
reset => max_shiftreg[2][6].ACLR
reset => max_shiftreg[2][7].ACLR
reset => max_shiftreg[2][8].ACLR
reset => max_shiftreg[2][9].ACLR
reset => max_shiftreg[2][10].ACLR
reset => max_shiftreg[2][11].ACLR
reset => max_shiftreg[2][12].ACLR
reset => max_shiftreg[2][13].ACLR
reset => max_shiftreg[2][14].ACLR
reset => max_shiftreg[2][15].ACLR
reset => max_shiftreg[1][0].ACLR
reset => max_shiftreg[1][1].ACLR
reset => max_shiftreg[1][2].ACLR
reset => max_shiftreg[1][3].ACLR
reset => max_shiftreg[1][4].ACLR
reset => max_shiftreg[1][5].ACLR
reset => max_shiftreg[1][6].ACLR
reset => max_shiftreg[1][7].ACLR
reset => max_shiftreg[1][8].ACLR
reset => max_shiftreg[1][9].ACLR
reset => max_shiftreg[1][10].ACLR
reset => max_shiftreg[1][11].ACLR
reset => max_shiftreg[1][12].ACLR
reset => max_shiftreg[1][13].ACLR
reset => max_shiftreg[1][14].ACLR
reset => max_shiftreg[1][15].ACLR
reset => signed_data_in[0].ACLR
reset => signed_data_in[1].ACLR
reset => data_delay_vector[0].ACLR
reset => data_delay_vector[1].ACLR
reset => data_delay_vector[2].ACLR
reset => data_delay_vector[3].ACLR
reset => data_delay_vector[4].ACLR
reset => data_delay_vector[5].ACLR
reset => data_delay_vector[6].ACLR
reset => data_delay_vector[7].ACLR
reset => data_delay_vector[8].ACLR
reset => data_delay_vector[9].ACLR
reset => data_delay_vector[10].ACLR
reset => data_delay_vector[11].ACLR
reset => data_delay_vector[12].ACLR
reset => data_delay_vector[13].ACLR
reset => data_delay_vector[14].ACLR
reset => data_delay_vector[15].ACLR
reset => data_delay_vector[16].ACLR
reset => data_in_d3.ACLR
reset => data_in_d2.ACLR
reset => data_in_d1.ACLR
reset => fir:matching_filter_inst.rst_n
data_in => data_in_d1.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MF_corr_value_out[0] <= fir:matching_filter_inst.filter_out[0]
MF_corr_value_out[1] <= fir:matching_filter_inst.filter_out[1]
MF_corr_value_out[2] <= fir:matching_filter_inst.filter_out[2]
MF_corr_value_out[3] <= fir:matching_filter_inst.filter_out[3]
MF_corr_value_out[4] <= fir:matching_filter_inst.filter_out[4]
MF_corr_value_out[5] <= fir:matching_filter_inst.filter_out[5]
MF_corr_value_out[6] <= fir:matching_filter_inst.filter_out[6]
MF_corr_value_out[7] <= fir:matching_filter_inst.filter_out[7]
MF_corr_value_out[8] <= fir:matching_filter_inst.filter_out[8]
MF_corr_value_out[9] <= fir:matching_filter_inst.filter_out[9]
MF_corr_value_out[10] <= fir:matching_filter_inst.filter_out[10]
MF_corr_value_out[11] <= fir:matching_filter_inst.filter_out[11]
MF_corr_value_out[12] <= fir:matching_filter_inst.filter_out[12]
MF_corr_value_out[13] <= fir:matching_filter_inst.filter_out[13]
MF_corr_value_out[14] <= fir:matching_filter_inst.filter_out[14]
MF_corr_value_out[15] <= fir:matching_filter_inst.filter_out[15]
count_temp_out[0] <= count_temp[0].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[1] <= count_temp[1].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[2] <= count_temp[2].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[3] <= count_temp[3].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[4] <= count_temp[4].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[5] <= count_temp[5].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[6] <= count_temp[6].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[7] <= count_temp[7].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[8] <= count_temp[8].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[9] <= count_temp[9].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[10] <= count_temp[10].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[11] <= count_temp[11].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[12] <= count_temp[12].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[13] <= count_temp[13].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[14] <= count_temp[14].DB_MAX_OUTPUT_PORT_TYPE
count_temp_out[15] <= count_temp[15].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[0] <= packet_num[0].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[1] <= packet_num[1].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[2] <= packet_num[2].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[3] <= packet_num[3].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[4] <= packet_num[4].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[5] <= packet_num[5].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[6] <= packet_num[6].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[7] <= packet_num[7].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[8] <= packet_num[8].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[9] <= packet_num[9].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[10] <= packet_num[10].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[11] <= packet_num[11].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[12] <= packet_num[12].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[13] <= packet_num[13].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[14] <= packet_num[14].DB_MAX_OUTPUT_PORT_TYPE
packet_num_out[15] <= packet_num[15].DB_MAX_OUTPUT_PORT_TYPE
data_in_delay_out <= data_delay_vector[16].DB_MAX_OUTPUT_PORT_TYPE
clk_div8_out <= clk_div8.DB_MAX_OUTPUT_PORT_TYPE
syn_header_error_out <= syn_header_error.DB_MAX_OUTPUT_PORT_TYPE
i_threshold[0] => LessThan2.IN16
i_threshold[0] => LessThan11.IN32
i_threshold[1] => LessThan2.IN15
i_threshold[1] => LessThan11.IN31
i_threshold[2] => LessThan2.IN14
i_threshold[2] => LessThan11.IN30
i_threshold[3] => LessThan2.IN13
i_threshold[3] => LessThan11.IN29
i_threshold[4] => LessThan2.IN12
i_threshold[4] => LessThan11.IN28
i_threshold[5] => LessThan2.IN11
i_threshold[5] => LessThan11.IN27
i_threshold[6] => LessThan2.IN10
i_threshold[6] => LessThan11.IN26
i_threshold[7] => LessThan2.IN9
i_threshold[7] => LessThan11.IN25
i_threshold[8] => LessThan2.IN8
i_threshold[8] => LessThan11.IN24
i_threshold[9] => LessThan2.IN7
i_threshold[9] => LessThan11.IN23
i_threshold[10] => LessThan2.IN6
i_threshold[10] => LessThan11.IN22
i_threshold[11] => LessThan2.IN5
i_threshold[11] => LessThan11.IN21
i_threshold[12] => LessThan2.IN4
i_threshold[12] => LessThan11.IN20
i_threshold[13] => LessThan2.IN3
i_threshold[13] => LessThan11.IN19
i_threshold[14] => LessThan2.IN2
i_threshold[14] => LessThan11.IN18
i_threshold[15] => LessThan2.IN1
i_threshold[15] => LessThan11.IN17


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst
clk => clk.IN512
rst_n => rst_n.IN512
filter_in[0] => data_in_buf[0].DATAIN
filter_in[1] => data_in_buf[1].DATAIN
filter_out[0] <= filter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= filter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= filter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= filter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= filter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= filter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= filter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= filter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= filter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= filter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= filter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= filter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= filter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= filter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= filter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= filter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[0].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[1].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[2].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[3].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[4].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[5].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[6].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[7].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[8].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[9].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[10].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[11].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[12].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[13].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[14].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[15].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[16].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[17].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[18].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[19].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[20].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[21].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[22].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[23].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[24].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[25].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[26].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[27].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[28].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[29].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[30].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[31].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[32].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[33].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[34].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[35].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[36].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[37].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[38].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[39].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[40].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[41].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[42].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[43].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[44].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[45].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[46].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[47].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[48].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[49].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[50].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[51].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[52].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[53].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[54].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[55].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[56].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[57].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[58].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[59].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[60].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[61].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[62].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[63].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[64].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[65].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[66].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[67].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[68].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[69].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[70].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[71].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[72].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[73].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[74].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[75].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[76].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[77].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[78].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[79].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[80].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[81].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[82].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[83].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[84].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[85].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[86].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[87].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[88].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[89].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[90].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[91].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[92].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[93].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[94].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[95].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[96].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[97].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[98].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[99].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[100].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[101].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[102].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[103].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[104].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[105].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[106].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[107].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[108].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[109].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[110].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[111].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[112].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[113].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[114].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[115].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[116].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[117].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[118].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[119].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[120].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[121].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[122].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[123].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[124].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[125].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[126].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[127].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[128].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[129].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[130].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[131].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[132].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[133].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[134].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[135].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[136].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[137].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[138].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[139].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[140].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[141].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[142].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[143].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[144].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[145].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[146].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[147].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[148].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[149].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[150].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[151].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[152].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[153].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[154].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[155].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[156].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[157].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[158].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[159].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[160].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[161].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[162].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[163].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[164].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[165].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[166].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[167].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[168].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[169].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[170].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[171].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[172].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[173].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[174].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[175].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[176].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[177].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[178].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[179].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[180].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[181].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[182].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[183].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[184].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[185].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[186].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[187].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[188].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[189].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[190].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[191].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[192].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[193].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[194].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[195].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[196].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[197].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[198].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[199].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[200].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[201].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[202].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[203].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[204].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[205].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[206].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[207].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[208].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[209].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[210].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[211].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[212].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[213].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[214].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[215].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[216].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[217].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[218].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[219].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[220].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[221].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[222].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[223].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[224].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[225].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[226].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[227].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[228].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[229].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[230].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[231].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[232].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[233].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[234].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[235].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[236].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[237].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[238].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[239].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[240].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[241].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[242].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[243].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[244].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[245].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[246].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[247].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[248].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[249].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[250].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[251].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[252].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[253].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[254].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[255].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[256].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[257].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[258].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[259].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[260].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[261].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[262].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[263].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[264].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[265].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[266].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[267].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[268].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[269].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[270].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[271].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[272].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[273].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[274].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[275].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[276].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[277].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[278].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[279].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[280].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[281].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[282].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[283].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[284].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[285].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[286].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[287].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[288].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[289].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[290].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[291].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[292].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[293].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[294].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[295].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[296].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[297].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[298].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[299].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[300].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[301].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[302].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[303].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[304].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[305].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[306].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[307].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[308].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[309].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[310].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[311].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[312].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[313].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[314].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[315].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[316].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[317].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[318].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[319].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[320].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[321].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[322].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[323].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[324].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[325].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[326].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[327].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[328].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[329].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[330].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[331].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[332].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[333].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[334].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[335].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[336].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[337].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[338].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[339].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[340].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[341].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[342].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[343].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[344].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[345].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[346].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[347].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[348].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[349].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[350].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[351].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[352].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[353].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[354].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[355].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[356].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[357].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[358].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[359].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[360].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[361].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[362].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[363].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[364].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[365].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[366].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[367].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[368].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[369].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[370].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[371].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[372].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[373].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[374].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[375].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[376].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[377].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[378].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[379].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[380].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[381].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[382].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[383].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[384].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[385].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[386].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[387].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[388].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[389].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[390].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[391].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[392].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[393].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[394].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[395].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[396].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[397].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[398].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[399].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[400].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[401].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[402].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[403].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[404].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[405].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[406].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[407].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[408].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[409].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[410].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[411].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[412].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[413].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[414].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[415].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[416].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[417].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[418].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[419].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[420].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[421].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[422].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[423].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[424].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[425].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[426].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[427].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[428].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[429].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[430].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[431].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[432].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[433].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[434].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[435].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[436].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[437].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[438].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[439].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[440].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[441].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[442].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[443].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[444].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[445].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[446].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[447].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[448].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[449].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[450].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[451].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[452].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[453].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[454].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[455].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[456].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[457].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[458].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[459].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[460].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[461].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[462].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[463].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[464].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[465].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[466].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[467].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[468].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[469].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[470].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[471].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[472].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[473].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[474].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[475].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[476].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[477].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[478].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[479].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[480].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[481].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[482].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[483].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[484].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[485].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[486].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[487].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[488].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[489].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[490].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[491].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[492].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[493].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[494].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[495].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[496].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[497].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[498].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[499].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[500].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[501].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[502].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[503].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[504].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[505].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[506].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[507].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[508].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[509].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[510].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|product:product_units[511].m_product
i_clk => ~NO_FANOUT~
i_rst_n => ~NO_FANOUT~
i_e1[0] => ~NO_FANOUT~
i_e1[1] => o_product.IN0
i_e2[0] => ~NO_FANOUT~
i_e2[1] => o_product.IN1
o_product[0] <= <VCC>
o_product[1] <= o_product.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p
clk => parallel_clk.CLK
clk => parallel_en_temp.CLK
clk => parallel_data_temp[0].CLK
clk => parallel_data_temp[1].CLK
clk => parallel_data_temp[2].CLK
clk => parallel_data_temp[3].CLK
clk => parallel_data_temp[4].CLK
clk => parallel_data_temp[5].CLK
clk => parallel_data_temp[6].CLK
clk => parallel_data_temp[7].CLK
clk => en_in_p.CLK
clk => data_in_p[1].CLK
clk => data_in_p[3].CLK
clk => data_in_p[5].CLK
clk => data_in_p[7].CLK
clk => data_in_p[9].CLK
clk => data_in_p[11].CLK
clk => data_in_p[13].CLK
clk => data_in_p[15].CLK
clk => data_in_delay_array[0][1].CLK
clk => data_in_delay_array[0][3].CLK
clk => data_in_delay_array[0][5].CLK
clk => data_in_delay_array[0][7].CLK
clk => data_in_delay_array[0][9].CLK
clk => data_in_delay_array[0][11].CLK
clk => data_in_delay_array[0][13].CLK
clk => data_in_delay_array[0][15].CLK
clk => data_in_delay_array[14][1].CLK
clk => data_in_delay_array[13][1].CLK
clk => data_in_delay_array[12][1].CLK
clk => data_in_delay_array[12][3].CLK
clk => data_in_delay_array[11][1].CLK
clk => data_in_delay_array[11][3].CLK
clk => data_in_delay_array[10][1].CLK
clk => data_in_delay_array[10][3].CLK
clk => data_in_delay_array[10][5].CLK
clk => data_in_delay_array[9][1].CLK
clk => data_in_delay_array[9][3].CLK
clk => data_in_delay_array[9][5].CLK
clk => data_in_delay_array[8][1].CLK
clk => data_in_delay_array[8][3].CLK
clk => data_in_delay_array[8][5].CLK
clk => data_in_delay_array[8][7].CLK
clk => data_in_delay_array[7][1].CLK
clk => data_in_delay_array[7][3].CLK
clk => data_in_delay_array[7][5].CLK
clk => data_in_delay_array[7][7].CLK
clk => data_in_delay_array[6][1].CLK
clk => data_in_delay_array[6][3].CLK
clk => data_in_delay_array[6][5].CLK
clk => data_in_delay_array[6][7].CLK
clk => data_in_delay_array[6][9].CLK
clk => data_in_delay_array[5][1].CLK
clk => data_in_delay_array[5][3].CLK
clk => data_in_delay_array[5][5].CLK
clk => data_in_delay_array[5][7].CLK
clk => data_in_delay_array[5][9].CLK
clk => data_in_delay_array[4][1].CLK
clk => data_in_delay_array[4][3].CLK
clk => data_in_delay_array[4][5].CLK
clk => data_in_delay_array[4][7].CLK
clk => data_in_delay_array[4][9].CLK
clk => data_in_delay_array[4][11].CLK
clk => data_in_delay_array[3][1].CLK
clk => data_in_delay_array[3][3].CLK
clk => data_in_delay_array[3][5].CLK
clk => data_in_delay_array[3][7].CLK
clk => data_in_delay_array[3][9].CLK
clk => data_in_delay_array[3][11].CLK
clk => data_in_delay_array[2][1].CLK
clk => data_in_delay_array[2][3].CLK
clk => data_in_delay_array[2][5].CLK
clk => data_in_delay_array[2][7].CLK
clk => data_in_delay_array[2][9].CLK
clk => data_in_delay_array[2][11].CLK
clk => data_in_delay_array[2][13].CLK
clk => data_in_delay_array[1][1].CLK
clk => data_in_delay_array[1][3].CLK
clk => data_in_delay_array[1][5].CLK
clk => data_in_delay_array[1][7].CLK
clk => data_in_delay_array[1][9].CLK
clk => data_in_delay_array[1][11].CLK
clk => data_in_delay_array[1][13].CLK
clk => data_en_delay17.CLK
clk => data_en_delay16.CLK
clk => data_en_delay15.CLK
clk => data_en_delay14.CLK
clk => data_en_delay13.CLK
clk => data_en_delay12.CLK
clk => data_en_delay11.CLK
clk => data_en_delay10.CLK
clk => data_en_delay9.CLK
clk => data_en_delay8.CLK
clk => data_en_delay7.CLK
clk => data_en_delay6.CLK
clk => data_en_delay5.CLK
clk => data_en_delay4.CLK
clk => data_en_delay3.CLK
clk => data_en_delay2.CLK
clk => data_en_delay1.CLK
clk => data_in_delay1.CLK
clk => count_s2p[0].CLK
clk => count_s2p[1].CLK
clk => count_s2p[2].CLK
clk => count_s2p[3].CLK
reset => parallel_sop_out~reg0.ACLR
reset => parallel_en_out~reg0.ACLR
reset => parallel_data_out[0]~reg0.ACLR
reset => parallel_data_out[1]~reg0.ACLR
reset => parallel_data_out[2]~reg0.ACLR
reset => parallel_data_out[3]~reg0.ACLR
reset => parallel_data_out[4]~reg0.ACLR
reset => parallel_data_out[5]~reg0.ACLR
reset => parallel_data_out[6]~reg0.ACLR
reset => parallel_data_out[7]~reg0.ACLR
reset => parallel_eop_out~reg0.ACLR
reset => parallel_sop_temp.ACLR
reset => parallel_en_temp_d1.ACLR
reset => parallel_data_temp_d1[0].ACLR
reset => parallel_data_temp_d1[1].ACLR
reset => parallel_data_temp_d1[2].ACLR
reset => parallel_data_temp_d1[3].ACLR
reset => parallel_data_temp_d1[4].ACLR
reset => parallel_data_temp_d1[5].ACLR
reset => parallel_data_temp_d1[6].ACLR
reset => parallel_data_temp_d1[7].ACLR
reset => parallel_clk.ACLR
reset => parallel_en_temp.ACLR
reset => parallel_data_temp[0].ACLR
reset => parallel_data_temp[1].ACLR
reset => parallel_data_temp[2].ACLR
reset => parallel_data_temp[3].ACLR
reset => parallel_data_temp[4].ACLR
reset => parallel_data_temp[5].ACLR
reset => parallel_data_temp[6].ACLR
reset => parallel_data_temp[7].ACLR
reset => en_in_p.ACLR
reset => data_in_p[1].ACLR
reset => data_in_p[3].ACLR
reset => data_in_p[5].ACLR
reset => data_in_p[7].ACLR
reset => data_in_p[9].ACLR
reset => data_in_p[11].ACLR
reset => data_in_p[13].ACLR
reset => data_in_p[15].ACLR
reset => data_in_delay_array[0][1].ACLR
reset => data_in_delay_array[0][3].ACLR
reset => data_in_delay_array[0][5].ACLR
reset => data_in_delay_array[0][7].ACLR
reset => data_in_delay_array[0][9].ACLR
reset => data_in_delay_array[0][11].ACLR
reset => data_in_delay_array[0][13].ACLR
reset => data_in_delay_array[0][15].ACLR
reset => data_in_delay_array[14][1].ACLR
reset => data_in_delay_array[13][1].ACLR
reset => data_in_delay_array[12][1].ACLR
reset => data_in_delay_array[12][3].ACLR
reset => data_in_delay_array[11][1].ACLR
reset => data_in_delay_array[11][3].ACLR
reset => data_in_delay_array[10][1].ACLR
reset => data_in_delay_array[10][3].ACLR
reset => data_in_delay_array[10][5].ACLR
reset => data_in_delay_array[9][1].ACLR
reset => data_in_delay_array[9][3].ACLR
reset => data_in_delay_array[9][5].ACLR
reset => data_in_delay_array[8][1].ACLR
reset => data_in_delay_array[8][3].ACLR
reset => data_in_delay_array[8][5].ACLR
reset => data_in_delay_array[8][7].ACLR
reset => data_in_delay_array[7][1].ACLR
reset => data_in_delay_array[7][3].ACLR
reset => data_in_delay_array[7][5].ACLR
reset => data_in_delay_array[7][7].ACLR
reset => data_in_delay_array[6][1].ACLR
reset => data_in_delay_array[6][3].ACLR
reset => data_in_delay_array[6][5].ACLR
reset => data_in_delay_array[6][7].ACLR
reset => data_in_delay_array[6][9].ACLR
reset => data_in_delay_array[5][1].ACLR
reset => data_in_delay_array[5][3].ACLR
reset => data_in_delay_array[5][5].ACLR
reset => data_in_delay_array[5][7].ACLR
reset => data_in_delay_array[5][9].ACLR
reset => data_in_delay_array[4][1].ACLR
reset => data_in_delay_array[4][3].ACLR
reset => data_in_delay_array[4][5].ACLR
reset => data_in_delay_array[4][7].ACLR
reset => data_in_delay_array[4][9].ACLR
reset => data_in_delay_array[4][11].ACLR
reset => data_in_delay_array[3][1].ACLR
reset => data_in_delay_array[3][3].ACLR
reset => data_in_delay_array[3][5].ACLR
reset => data_in_delay_array[3][7].ACLR
reset => data_in_delay_array[3][9].ACLR
reset => data_in_delay_array[3][11].ACLR
reset => data_in_delay_array[2][1].ACLR
reset => data_in_delay_array[2][3].ACLR
reset => data_in_delay_array[2][5].ACLR
reset => data_in_delay_array[2][7].ACLR
reset => data_in_delay_array[2][9].ACLR
reset => data_in_delay_array[2][11].ACLR
reset => data_in_delay_array[2][13].ACLR
reset => data_in_delay_array[1][1].ACLR
reset => data_in_delay_array[1][3].ACLR
reset => data_in_delay_array[1][5].ACLR
reset => data_in_delay_array[1][7].ACLR
reset => data_in_delay_array[1][9].ACLR
reset => data_in_delay_array[1][11].ACLR
reset => data_in_delay_array[1][13].ACLR
reset => data_en_delay17.ACLR
reset => data_en_delay16.ACLR
reset => data_en_delay15.ACLR
reset => data_en_delay14.ACLR
reset => data_en_delay13.ACLR
reset => data_en_delay12.ACLR
reset => data_en_delay11.ACLR
reset => data_en_delay10.ACLR
reset => data_en_delay9.ACLR
reset => data_en_delay8.ACLR
reset => data_en_delay7.ACLR
reset => data_en_delay6.ACLR
reset => data_en_delay5.ACLR
reset => data_en_delay4.ACLR
reset => data_en_delay3.ACLR
reset => data_en_delay2.ACLR
reset => data_en_delay1.ACLR
reset => data_in_delay1.ACLR
reset => count_s2p[0].PRESET
reset => count_s2p[1].PRESET
reset => count_s2p[2].PRESET
reset => count_s2p[3].PRESET
data_in => data_in_delay1.DATAIN
data_en => process_0.IN1
data_en => data_en_delay1.DATAIN
data_eop => ~NO_FANOUT~
parallel_clk_out <= parallel_clk.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[0] <= parallel_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[1] <= parallel_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[2] <= parallel_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[3] <= parallel_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[4] <= parallel_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[5] <= parallel_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[6] <= parallel_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data_out[7] <= parallel_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_en_out <= parallel_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_sop_out <= parallel_sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_eop_out <= parallel_eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec
clk => clk.IN1
reset => reset.IN1
rsin[1] => rsin[1].IN1
rsin[2] => rsin[2].IN1
rsin[3] => rsin[3].IN1
rsin[4] => rsin[4].IN1
rsin[5] => rsin[5].IN1
rsin[6] => rsin[6].IN1
rsin[7] => rsin[7].IN1
rsin[8] => rsin[8].IN1
sink_val => sink_val.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
source_ena => source_ena.IN1
bypass => bypass.IN1
rsout[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[6] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[7] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
rsout[8] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout
sink_ena <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.sink_ena
source_val <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_val
source_sop <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_sop
source_eop <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_eop
decfail <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.decfail
num_err_sym[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym
num_err_sym[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym
num_err_sym[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym
num_err_sym[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym
rserr[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[6] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[7] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr
rserr[8] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rserr


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst
clk => auk_rs_syn_atl:syn.clk
clk => rsin_shunt[1].CLK
clk => rsin_shunt[2].CLK
clk => rsin_shunt[3].CLK
clk => rsin_shunt[4].CLK
clk => rsin_shunt[5].CLK
clk => rsin_shunt[6].CLK
clk => rsin_shunt[7].CLK
clk => rsin_shunt[8].CLK
clk => rsin_q[1].CLK
clk => rsin_q[2].CLK
clk => rsin_q[3].CLK
clk => rsin_q[4].CLK
clk => rsin_q[5].CLK
clk => rsin_q[6].CLK
clk => rsin_q[7].CLK
clk => rsin_q[8].CLK
clk => bypass_q.CLK
clk => eras_sym_q.CLK
clk => eras_sym_shunt.CLK
clk => sink_val_q.CLK
clk => sink_eop_shunt.CLK
clk => sink_eop_q.CLK
clk => sink_sop_shunt.CLK
clk => sink_sop_q.CLK
clk => auk_rs_bms_atl:key_full:key.clk
clk => auk_rs_chn_atl:chnr.clk
clk => auk_rs_mem_atl:mem_ctrl.clk
clk => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.clk
reset => auk_rs_syn_atl:syn.reset
reset => rsin_shunt[1].ACLR
reset => rsin_shunt[2].ACLR
reset => rsin_shunt[3].ACLR
reset => rsin_shunt[4].ACLR
reset => rsin_shunt[5].ACLR
reset => rsin_shunt[6].ACLR
reset => rsin_shunt[7].ACLR
reset => rsin_shunt[8].ACLR
reset => rsin_q[1].ACLR
reset => rsin_q[2].ACLR
reset => rsin_q[3].ACLR
reset => rsin_q[4].ACLR
reset => rsin_q[5].ACLR
reset => rsin_q[6].ACLR
reset => rsin_q[7].ACLR
reset => rsin_q[8].ACLR
reset => bypass_q.ACLR
reset => eras_sym_q.ACLR
reset => eras_sym_shunt.ACLR
reset => sink_val_q.ACLR
reset => sink_eop_shunt.ACLR
reset => sink_eop_q.ACLR
reset => sink_sop_shunt.ACLR
reset => sink_sop_q.ACLR
reset => auk_rs_bms_atl:key_full:key.reset
reset => auk_rs_chn_atl:chnr.reset
reset => auk_rs_mem_atl:mem_ctrl.reset
reset => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.reset_n
bypass => bypass_q.DATAIN
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
numn[1] => auk_rs_syn_atl:syn.numn[1]
numn[2] => auk_rs_syn_atl:syn.numn[2]
numn[3] => auk_rs_syn_atl:syn.numn[3]
numn[4] => auk_rs_syn_atl:syn.numn[4]
numn[5] => auk_rs_syn_atl:syn.numn[5]
numn[6] => auk_rs_syn_atl:syn.numn[6]
numn[7] => auk_rs_syn_atl:syn.numn[7]
numn[8] => auk_rs_syn_atl:syn.numn[8]
rsin[1] => rsin_q.IN0
rsin[1] => rsin_shunt[1].DATAIN
rsin[2] => rsin_q.IN0
rsin[2] => rsin_shunt[2].DATAIN
rsin[3] => rsin_q.IN0
rsin[3] => rsin_shunt[3].DATAIN
rsin[4] => rsin_q.IN0
rsin[4] => rsin_shunt[4].DATAIN
rsin[5] => rsin_q.IN0
rsin[5] => rsin_shunt[5].DATAIN
rsin[6] => rsin_q.IN0
rsin[6] => rsin_shunt[6].DATAIN
rsin[7] => rsin_q.IN0
rsin[7] => rsin_shunt[7].DATAIN
rsin[8] => rsin_q.IN0
rsin[8] => rsin_shunt[8].DATAIN
eras_sym => eras_sym_q.IN0
eras_sym => eras_sym_shunt.DATAIN
sink_ena <= auk_rs_mem_atl:mem_ctrl.sink_ena_master
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => eras_sym_q.IN1
sink_val => sink_sop_q.IN0
sink_val => sink_eop_q.IN0
sink_val => auk_rs_mem_atl:mem_ctrl.sink_val
sink_val => sink_val_q.DATAIN
sink_val => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_valid
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => sink_sop_q.IN1
sink_val => sink_eop_q.IN1
sink_val => eras_sym_q.IN1
sink_val => rsin_shunt[1].ENA
sink_val => sink_sop_shunt.ENA
sink_val => sink_eop_shunt.ENA
sink_val => eras_sym_shunt.ENA
sink_val => rsin_shunt[8].ENA
sink_val => rsin_shunt[7].ENA
sink_val => rsin_shunt[6].ENA
sink_val => rsin_shunt[5].ENA
sink_val => rsin_shunt[4].ENA
sink_val => rsin_shunt[3].ENA
sink_val => rsin_shunt[2].ENA
sink_sop => sink_sop_q.IN1
sink_sop => auk_rs_syn_atl:syn.sink_sop
sink_sop => auk_rs_mem_atl:mem_ctrl.sink_sop
sink_sop => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_sop
sink_sop => sink_sop_shunt.DATAIN
sink_eop => sink_eop_q.IN1
sink_eop => auk_rs_mem_atl:mem_ctrl.sink_eop
sink_eop => rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker.at_sink_eop
sink_eop => sink_eop_shunt.DATAIN
rsout[1] <= auk_rs_mem_atl:mem_ctrl.rsout[1]
rsout[2] <= auk_rs_mem_atl:mem_ctrl.rsout[2]
rsout[3] <= auk_rs_mem_atl:mem_ctrl.rsout[3]
rsout[4] <= auk_rs_mem_atl:mem_ctrl.rsout[4]
rsout[5] <= auk_rs_mem_atl:mem_ctrl.rsout[5]
rsout[6] <= auk_rs_mem_atl:mem_ctrl.rsout[6]
rsout[7] <= auk_rs_mem_atl:mem_ctrl.rsout[7]
rsout[8] <= auk_rs_mem_atl:mem_ctrl.rsout[8]
rserr[1] <= auk_rs_mem_atl:mem_ctrl.rserr[1]
rserr[2] <= auk_rs_mem_atl:mem_ctrl.rserr[2]
rserr[3] <= auk_rs_mem_atl:mem_ctrl.rserr[3]
rserr[4] <= auk_rs_mem_atl:mem_ctrl.rserr[4]
rserr[5] <= auk_rs_mem_atl:mem_ctrl.rserr[5]
rserr[6] <= auk_rs_mem_atl:mem_ctrl.rserr[6]
rserr[7] <= auk_rs_mem_atl:mem_ctrl.rserr[7]
rserr[8] <= auk_rs_mem_atl:mem_ctrl.rserr[8]
num_err_sym[1] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[1]
num_err_sym[2] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[2]
num_err_sym[3] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[3]
num_err_sym[4] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[4]
num_err_bit[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[1]
num_err_bit[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[2]
num_err_bit[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[3]
num_err_bit[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[4]
num_err_bit[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[5]
num_err_bit[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[6]
num_err_bit0[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[1]
num_err_bit0[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[2]
num_err_bit0[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[3]
num_err_bit0[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[4]
num_err_bit0[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[5]
num_err_bit0[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[6]
num_err_bit1[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[1]
num_err_bit1[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[2]
num_err_bit1[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[3]
num_err_bit1[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[4]
num_err_bit1[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[5]
num_err_bit1[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[6]
decfail <= auk_rs_mem_atl:mem_ctrl.decfail
source_ena => auk_rs_mem_atl:mem_ctrl.source_ena
source_val <= auk_rs_mem_atl:mem_ctrl.source_val
source_sop <= auk_rs_mem_atl:mem_ctrl.source_sop
source_eop <= auk_rs_mem_atl:mem_ctrl.source_eop


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn
clk => reg_q[8][1].CLK
clk => reg_q[8][2].CLK
clk => reg_q[8][3].CLK
clk => reg_q[8][4].CLK
clk => reg_q[8][5].CLK
clk => reg_q[8][6].CLK
clk => reg_q[8][7].CLK
clk => reg_q[8][8].CLK
clk => reg_q[7][1].CLK
clk => reg_q[7][2].CLK
clk => reg_q[7][3].CLK
clk => reg_q[7][4].CLK
clk => reg_q[7][5].CLK
clk => reg_q[7][6].CLK
clk => reg_q[7][7].CLK
clk => reg_q[7][8].CLK
clk => reg_q[6][1].CLK
clk => reg_q[6][2].CLK
clk => reg_q[6][3].CLK
clk => reg_q[6][4].CLK
clk => reg_q[6][5].CLK
clk => reg_q[6][6].CLK
clk => reg_q[6][7].CLK
clk => reg_q[6][8].CLK
clk => reg_q[5][1].CLK
clk => reg_q[5][2].CLK
clk => reg_q[5][3].CLK
clk => reg_q[5][4].CLK
clk => reg_q[5][5].CLK
clk => reg_q[5][6].CLK
clk => reg_q[5][7].CLK
clk => reg_q[5][8].CLK
clk => reg_q[4][1].CLK
clk => reg_q[4][2].CLK
clk => reg_q[4][3].CLK
clk => reg_q[4][4].CLK
clk => reg_q[4][5].CLK
clk => reg_q[4][6].CLK
clk => reg_q[4][7].CLK
clk => reg_q[4][8].CLK
clk => reg_q[3][1].CLK
clk => reg_q[3][2].CLK
clk => reg_q[3][3].CLK
clk => reg_q[3][4].CLK
clk => reg_q[3][5].CLK
clk => reg_q[3][6].CLK
clk => reg_q[3][7].CLK
clk => reg_q[3][8].CLK
clk => reg_q[2][1].CLK
clk => reg_q[2][2].CLK
clk => reg_q[2][3].CLK
clk => reg_q[2][4].CLK
clk => reg_q[2][5].CLK
clk => reg_q[2][6].CLK
clk => reg_q[2][7].CLK
clk => reg_q[2][8].CLK
clk => reg_q[1][1].CLK
clk => reg_q[1][2].CLK
clk => reg_q[1][3].CLK
clk => reg_q[1][4].CLK
clk => reg_q[1][5].CLK
clk => reg_q[1][6].CLK
clk => reg_q[1][7].CLK
clk => reg_q[1][8].CLK
ena => reg_q[1][8].ENA
ena => reg_q[1][7].ENA
ena => reg_q[1][6].ENA
ena => reg_q[1][5].ENA
ena => reg_q[1][4].ENA
ena => reg_q[1][3].ENA
ena => reg_q[1][2].ENA
ena => reg_q[1][1].ENA
ena => reg_q[2][8].ENA
ena => reg_q[2][7].ENA
ena => reg_q[2][6].ENA
ena => reg_q[2][5].ENA
ena => reg_q[2][4].ENA
ena => reg_q[2][3].ENA
ena => reg_q[2][2].ENA
ena => reg_q[2][1].ENA
ena => reg_q[3][8].ENA
ena => reg_q[3][7].ENA
ena => reg_q[3][6].ENA
ena => reg_q[3][5].ENA
ena => reg_q[3][4].ENA
ena => reg_q[3][3].ENA
ena => reg_q[3][2].ENA
ena => reg_q[3][1].ENA
ena => reg_q[4][8].ENA
ena => reg_q[4][7].ENA
ena => reg_q[4][6].ENA
ena => reg_q[4][5].ENA
ena => reg_q[4][4].ENA
ena => reg_q[4][3].ENA
ena => reg_q[4][2].ENA
ena => reg_q[4][1].ENA
ena => reg_q[5][8].ENA
ena => reg_q[5][7].ENA
ena => reg_q[5][6].ENA
ena => reg_q[5][5].ENA
ena => reg_q[5][4].ENA
ena => reg_q[5][3].ENA
ena => reg_q[5][2].ENA
ena => reg_q[8][1].ENA
ena => reg_q[5][1].ENA
ena => reg_q[6][8].ENA
ena => reg_q[6][7].ENA
ena => reg_q[6][6].ENA
ena => reg_q[6][5].ENA
ena => reg_q[6][4].ENA
ena => reg_q[6][3].ENA
ena => reg_q[6][2].ENA
ena => reg_q[6][1].ENA
ena => reg_q[7][8].ENA
ena => reg_q[7][7].ENA
ena => reg_q[7][6].ENA
ena => reg_q[7][5].ENA
ena => reg_q[7][4].ENA
ena => reg_q[7][3].ENA
ena => reg_q[7][2].ENA
ena => reg_q[7][1].ENA
ena => reg_q[8][8].ENA
ena => reg_q[8][7].ENA
ena => reg_q[8][6].ENA
ena => reg_q[8][5].ENA
ena => reg_q[8][4].ENA
ena => reg_q[8][3].ENA
ena => reg_q[8][2].ENA
ena_q => ~NO_FANOUT~
reset => reg_q[8][1].ACLR
reset => reg_q[8][2].ACLR
reset => reg_q[8][3].ACLR
reset => reg_q[8][4].ACLR
reset => reg_q[8][5].ACLR
reset => reg_q[8][6].ACLR
reset => reg_q[8][7].ACLR
reset => reg_q[8][8].ACLR
reset => reg_q[7][1].ACLR
reset => reg_q[7][2].ACLR
reset => reg_q[7][3].ACLR
reset => reg_q[7][4].ACLR
reset => reg_q[7][5].ACLR
reset => reg_q[7][6].ACLR
reset => reg_q[7][7].ACLR
reset => reg_q[7][8].ACLR
reset => reg_q[6][1].ACLR
reset => reg_q[6][2].ACLR
reset => reg_q[6][3].ACLR
reset => reg_q[6][4].ACLR
reset => reg_q[6][5].ACLR
reset => reg_q[6][6].ACLR
reset => reg_q[6][7].ACLR
reset => reg_q[6][8].ACLR
reset => reg_q[5][1].ACLR
reset => reg_q[5][2].ACLR
reset => reg_q[5][3].ACLR
reset => reg_q[5][4].ACLR
reset => reg_q[5][5].ACLR
reset => reg_q[5][6].ACLR
reset => reg_q[5][7].ACLR
reset => reg_q[5][8].ACLR
reset => reg_q[4][1].ACLR
reset => reg_q[4][2].ACLR
reset => reg_q[4][3].ACLR
reset => reg_q[4][4].ACLR
reset => reg_q[4][5].ACLR
reset => reg_q[4][6].ACLR
reset => reg_q[4][7].ACLR
reset => reg_q[4][8].ACLR
reset => reg_q[3][1].ACLR
reset => reg_q[3][2].ACLR
reset => reg_q[3][3].ACLR
reset => reg_q[3][4].ACLR
reset => reg_q[3][5].ACLR
reset => reg_q[3][6].ACLR
reset => reg_q[3][7].ACLR
reset => reg_q[3][8].ACLR
reset => reg_q[2][1].ACLR
reset => reg_q[2][2].ACLR
reset => reg_q[2][3].ACLR
reset => reg_q[2][4].ACLR
reset => reg_q[2][5].ACLR
reset => reg_q[2][6].ACLR
reset => reg_q[2][7].ACLR
reset => reg_q[2][8].ACLR
reset => reg_q[1][1].ACLR
reset => reg_q[1][2].ACLR
reset => reg_q[1][3].ACLR
reset => reg_q[1][4].ACLR
reset => reg_q[1][5].ACLR
reset => reg_q[1][6].ACLR
reset => reg_q[1][7].ACLR
reset => reg_q[1][8].ACLR
eras_sym => ~NO_FANOUT~
sink_val => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_eop => ~NO_FANOUT~
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
numn[1] => ~NO_FANOUT~
numn[2] => ~NO_FANOUT~
numn[3] => ~NO_FANOUT~
numn[4] => ~NO_FANOUT~
numn[5] => ~NO_FANOUT~
numn[6] => ~NO_FANOUT~
numn[7] => ~NO_FANOUT~
numn[8] => ~NO_FANOUT~
num_eras[1] <= <GND>
num_eras[2] <= <GND>
num_eras[3] <= <GND>
num_eras[4] <= <GND>
syn[1][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][9] <= <GND>
syn[1][10] <= <GND>
syn[1][11] <= <GND>
syn[1][12] <= <GND>
syn[2][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][9] <= <GND>
syn[2][10] <= <GND>
syn[2][11] <= <GND>
syn[2][12] <= <GND>
syn[3][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][9] <= <GND>
syn[3][10] <= <GND>
syn[3][11] <= <GND>
syn[3][12] <= <GND>
syn[4][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][9] <= <GND>
syn[4][10] <= <GND>
syn[4][11] <= <GND>
syn[4][12] <= <GND>
syn[5][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][9] <= <GND>
syn[5][10] <= <GND>
syn[5][11] <= <GND>
syn[5][12] <= <GND>
syn[6][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][9] <= <GND>
syn[6][10] <= <GND>
syn[6][11] <= <GND>
syn[6][12] <= <GND>
syn[7][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][9] <= <GND>
syn[7][10] <= <GND>
syn[7][11] <= <GND>
syn[7][12] <= <GND>
syn[8][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][9] <= <GND>
syn[8][10] <= <GND>
syn[8][11] <= <GND>
syn[8][12] <= <GND>
eras_roots[1][1] <= eras_roots[1][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][2] <= eras_roots[1][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][3] <= eras_roots[1][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][4] <= eras_roots[1][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][5] <= eras_roots[1][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][6] <= eras_roots[1][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][7] <= eras_roots[1][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][8] <= eras_roots[1][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][9] <= <GND>
eras_roots[1][10] <= <GND>
eras_roots[1][11] <= <GND>
eras_roots[1][12] <= <GND>
eras_roots[2][1] <= eras_roots[2][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][2] <= eras_roots[2][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][3] <= eras_roots[2][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][4] <= eras_roots[2][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][5] <= eras_roots[2][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][6] <= eras_roots[2][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][7] <= eras_roots[2][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][8] <= eras_roots[2][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][9] <= <GND>
eras_roots[2][10] <= <GND>
eras_roots[2][11] <= <GND>
eras_roots[2][12] <= <GND>
eras_roots[3][1] <= eras_roots[3][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][2] <= eras_roots[3][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][3] <= eras_roots[3][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][4] <= eras_roots[3][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][5] <= eras_roots[3][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][6] <= eras_roots[3][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][7] <= eras_roots[3][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][8] <= eras_roots[3][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][9] <= <GND>
eras_roots[3][10] <= <GND>
eras_roots[3][11] <= <GND>
eras_roots[3][12] <= <GND>
eras_roots[4][1] <= eras_roots[4][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][2] <= eras_roots[4][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][3] <= eras_roots[4][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][4] <= eras_roots[4][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][5] <= eras_roots[4][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][6] <= eras_roots[4][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][7] <= eras_roots[4][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][8] <= eras_roots[4][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][9] <= <GND>
eras_roots[4][10] <= <GND>
eras_roots[4][11] <= <GND>
eras_roots[4][12] <= <GND>
eras_roots[5][1] <= eras_roots[5][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][2] <= eras_roots[5][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][3] <= eras_roots[5][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][4] <= eras_roots[5][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][5] <= eras_roots[5][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][6] <= eras_roots[5][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][7] <= eras_roots[5][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][8] <= eras_roots[5][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][9] <= <GND>
eras_roots[5][10] <= <GND>
eras_roots[5][11] <= <GND>
eras_roots[5][12] <= <GND>
eras_roots[6][1] <= eras_roots[6][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][2] <= eras_roots[6][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][3] <= eras_roots[6][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][4] <= eras_roots[6][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][5] <= eras_roots[6][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][6] <= eras_roots[6][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][7] <= eras_roots[6][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][8] <= eras_roots[6][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][9] <= <GND>
eras_roots[6][10] <= <GND>
eras_roots[6][11] <= <GND>
eras_roots[6][12] <= <GND>
eras_roots[7][1] <= eras_roots[7][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][2] <= eras_roots[7][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][3] <= eras_roots[7][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][4] <= eras_roots[7][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][5] <= eras_roots[7][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][6] <= eras_roots[7][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][7] <= eras_roots[7][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][8] <= eras_roots[7][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][9] <= <GND>
eras_roots[7][10] <= <GND>
eras_roots[7][11] <= <GND>
eras_roots[7][12] <= <GND>
eras_roots[8][1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][2] <= eras_roots[8][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][3] <= eras_roots[8][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][4] <= eras_roots[8][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][5] <= eras_roots[8][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][6] <= eras_roots[8][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][7] <= eras_roots[8][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][8] <= eras_roots[8][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][9] <= <GND>
eras_roots[8][10] <= <GND>
eras_roots[8][11] <= <GND>
eras_roots[8][12] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:1:gf_mul1
a[1] => c[1].DATAIN
a[2] => c[2].DATAIN
a[3] => c[3].DATAIN
a[4] => c[4].DATAIN
a[5] => c[5].DATAIN
a[6] => c[6].DATAIN
a[7] => c[7].DATAIN
a[8] => c[8].DATAIN
c[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:2:gf_mul1
a[1] => c[2].DATAIN
a[2] => temp_c.IN0
a[3] => temp_c.IN0
a[4] => temp_c.IN0
a[5] => c[6].DATAIN
a[6] => c[7].DATAIN
a[7] => c[8].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => c[1].DATAIN
c[1] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:3:gf_mul1
a[1] => temp_c.IN0
a[2] => \logic:temp_c[7][4].IN0
a[3] => \logic:temp_c[7][5].IN0
a[4] => temp_c.IN0
a[5] => c[7].DATAIN
a[6] => c[8].DATAIN
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => c[1].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => c[2].DATAIN
c[1] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[6].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:4:gf_mul1
a[1] => \logic:temp_c[6][4].IN0
a[2] => \logic:temp_c[6][5].IN0
a[3] => \logic:temp_c[7][6].IN0
a[4] => temp_c.IN0
a[5] => c[8].DATAIN
a[6] => \logic:temp_c[6][4].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => temp_c.IN0
a[6] => c[1].DATAIN
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => c[2].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[5].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:5:gf_mul1
a[1] => \logic:temp_c[5][5].IN0
a[2] => \logic:temp_c[6][6].IN0
a[3] => \logic:temp_c[7][7].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[7][4].IN0
a[5] => temp_c.IN0
a[5] => c[1].DATAIN
a[6] => \logic:temp_c[7][4].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => c[2].DATAIN
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:6:gf_mul1
a[1] => \logic:temp_c[5][6].IN0
a[2] => \logic:temp_c[6][7].IN0
a[3] => \logic:temp_c[7][8].IN0
a[4] => \logic:temp_c[6][4].IN0
a[4] => \logic:temp_c[5][5].IN0
a[4] => \logic:temp_c[7][3].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[6][4].IN1
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => c[2].DATAIN
a[6] => \logic:temp_c[7][3].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => \logic:temp_c[6][7].IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][7].IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:7:gf_mul1
a[1] => \logic:temp_c[5][7].IN0
a[2] => \logic:temp_c[6][8].IN0
a[3] => \logic:temp_c[5][4].IN0
a[3] => \logic:temp_c[4][5].IN0
a[3] => \logic:temp_c[6][3].IN0
a[3] => \logic:temp_c[7][1].IN0
a[4] => \logic:temp_c[5][4].IN1
a[4] => \logic:temp_c[4][5].IN1
a[4] => \logic:temp_c[5][6].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[6][3].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => \logic:temp_c[5][7].IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][7].IN1
a[6] => \logic:temp_c[6][8].IN1
a[7] => \logic:temp_c[7][1].IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:8:gf_mul1
a[1] => \logic:temp_c[5][8].IN0
a[2] => \logic:temp_c[4][4].IN0
a[2] => \logic:temp_c[3][5].IN0
a[2] => \logic:temp_c[5][3].IN0
a[2] => \logic:temp_c[6][1].IN0
a[3] => \logic:temp_c[4][4].IN1
a[3] => \logic:temp_c[3][5].IN1
a[3] => \logic:temp_c[4][6].IN0
a[3] => \logic:temp_c[7][2].IN0
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[7][5].IN1
a[4] => \logic:temp_c[4][6].IN1
a[4] => \logic:temp_c[5][7].IN0
a[5] => \logic:temp_c[5][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][7].IN1
a[5] => \logic:temp_c[5][8].IN1
a[6] => \logic:temp_c[6][1].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][8].IN1
a[7] => \logic:temp_c[7][1].IN1
a[7] => \logic:temp_c[7][2].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key
clk => auk_rs_gfdiv:gf_div1.clk
clk => omegaloop[1].CLK
clk => omegaloop[2].CLK
clk => omegaloop[3].CLK
clk => omegaloop[4].CLK
clk => llnum_q[1].CLK
clk => llnum_q[2].CLK
clk => llnum_q[3].CLK
clk => llnum_q[4].CLK
clk => mloop[1].CLK
clk => mloop[2].CLK
clk => mloop[3].CLK
clk => mloop[4].CLK
clk => deltamult_q[1].CLK
clk => deltamult_q[2].CLK
clk => deltamult_q[3].CLK
clk => deltamult_q[4].CLK
clk => deltamult_q[5].CLK
clk => deltamult_q[6].CLK
clk => deltamult_q[7].CLK
clk => deltamult_q[8].CLK
clk => delta_q[1].CLK
clk => delta_q[2].CLK
clk => delta_q[3].CLK
clk => delta_q[4].CLK
clk => delta_q[5].CLK
clk => delta_q[6].CLK
clk => delta_q[7].CLK
clk => delta_q[8].CLK
clk => mulout_q[4][1].CLK
clk => mulout_q[4][2].CLK
clk => mulout_q[4][3].CLK
clk => mulout_q[4][4].CLK
clk => mulout_q[4][5].CLK
clk => mulout_q[4][6].CLK
clk => mulout_q[4][7].CLK
clk => mulout_q[4][8].CLK
clk => mulright_q[4][1].CLK
clk => mulright_q[4][2].CLK
clk => mulright_q[4][3].CLK
clk => mulright_q[4][4].CLK
clk => mulright_q[4][5].CLK
clk => mulright_q[4][6].CLK
clk => mulright_q[4][7].CLK
clk => mulright_q[4][8].CLK
clk => mulleft_q[4][1].CLK
clk => mulleft_q[4][2].CLK
clk => mulleft_q[4][3].CLK
clk => mulleft_q[4][4].CLK
clk => mulleft_q[4][5].CLK
clk => mulleft_q[4][6].CLK
clk => mulleft_q[4][7].CLK
clk => mulleft_q[4][8].CLK
clk => mulout_q[3][1].CLK
clk => mulout_q[3][2].CLK
clk => mulout_q[3][3].CLK
clk => mulout_q[3][4].CLK
clk => mulout_q[3][5].CLK
clk => mulout_q[3][6].CLK
clk => mulout_q[3][7].CLK
clk => mulout_q[3][8].CLK
clk => mulright_q[3][1].CLK
clk => mulright_q[3][2].CLK
clk => mulright_q[3][3].CLK
clk => mulright_q[3][4].CLK
clk => mulright_q[3][5].CLK
clk => mulright_q[3][6].CLK
clk => mulright_q[3][7].CLK
clk => mulright_q[3][8].CLK
clk => mulleft_q[3][1].CLK
clk => mulleft_q[3][2].CLK
clk => mulleft_q[3][3].CLK
clk => mulleft_q[3][4].CLK
clk => mulleft_q[3][5].CLK
clk => mulleft_q[3][6].CLK
clk => mulleft_q[3][7].CLK
clk => mulleft_q[3][8].CLK
clk => mulout_q[2][1].CLK
clk => mulout_q[2][2].CLK
clk => mulout_q[2][3].CLK
clk => mulout_q[2][4].CLK
clk => mulout_q[2][5].CLK
clk => mulout_q[2][6].CLK
clk => mulout_q[2][7].CLK
clk => mulout_q[2][8].CLK
clk => mulright_q[2][1].CLK
clk => mulright_q[2][2].CLK
clk => mulright_q[2][3].CLK
clk => mulright_q[2][4].CLK
clk => mulright_q[2][5].CLK
clk => mulright_q[2][6].CLK
clk => mulright_q[2][7].CLK
clk => mulright_q[2][8].CLK
clk => mulleft_q[2][1].CLK
clk => mulleft_q[2][2].CLK
clk => mulleft_q[2][3].CLK
clk => mulleft_q[2][4].CLK
clk => mulleft_q[2][5].CLK
clk => mulleft_q[2][6].CLK
clk => mulleft_q[2][7].CLK
clk => mulleft_q[2][8].CLK
clk => mulout_q[1][1].CLK
clk => mulout_q[1][2].CLK
clk => mulout_q[1][3].CLK
clk => mulout_q[1][4].CLK
clk => mulout_q[1][5].CLK
clk => mulout_q[1][6].CLK
clk => mulout_q[1][7].CLK
clk => mulout_q[1][8].CLK
clk => mulright_q[1][1].CLK
clk => mulright_q[1][2].CLK
clk => mulright_q[1][3].CLK
clk => mulright_q[1][4].CLK
clk => mulright_q[1][5].CLK
clk => mulright_q[1][6].CLK
clk => mulright_q[1][7].CLK
clk => mulright_q[1][8].CLK
clk => mulleft_q[1][1].CLK
clk => mulleft_q[1][2].CLK
clk => mulleft_q[1][3].CLK
clk => mulleft_q[1][4].CLK
clk => mulleft_q[1][5].CLK
clk => mulleft_q[1][6].CLK
clk => mulleft_q[1][7].CLK
clk => mulleft_q[1][8].CLK
clk => bdtemp_q[4][1].CLK
clk => bdtemp_q[4][2].CLK
clk => bdtemp_q[4][3].CLK
clk => bdtemp_q[4][4].CLK
clk => bdtemp_q[4][5].CLK
clk => bdtemp_q[4][6].CLK
clk => bdtemp_q[4][7].CLK
clk => bdtemp_q[4][8].CLK
clk => bdprev_q[4][1].CLK
clk => bdprev_q[4][2].CLK
clk => bdprev_q[4][3].CLK
clk => bdprev_q[4][4].CLK
clk => bdprev_q[4][5].CLK
clk => bdprev_q[4][6].CLK
clk => bdprev_q[4][7].CLK
clk => bdprev_q[4][8].CLK
clk => bdtemp_q[3][1].CLK
clk => bdtemp_q[3][2].CLK
clk => bdtemp_q[3][3].CLK
clk => bdtemp_q[3][4].CLK
clk => bdtemp_q[3][5].CLK
clk => bdtemp_q[3][6].CLK
clk => bdtemp_q[3][7].CLK
clk => bdtemp_q[3][8].CLK
clk => bdprev_q[3][1].CLK
clk => bdprev_q[3][2].CLK
clk => bdprev_q[3][3].CLK
clk => bdprev_q[3][4].CLK
clk => bdprev_q[3][5].CLK
clk => bdprev_q[3][6].CLK
clk => bdprev_q[3][7].CLK
clk => bdprev_q[3][8].CLK
clk => bdtemp_q[2][1].CLK
clk => bdtemp_q[2][2].CLK
clk => bdtemp_q[2][3].CLK
clk => bdtemp_q[2][4].CLK
clk => bdtemp_q[2][5].CLK
clk => bdtemp_q[2][6].CLK
clk => bdtemp_q[2][7].CLK
clk => bdtemp_q[2][8].CLK
clk => bdprev_q[2][1].CLK
clk => bdprev_q[2][2].CLK
clk => bdprev_q[2][3].CLK
clk => bdprev_q[2][4].CLK
clk => bdprev_q[2][5].CLK
clk => bdprev_q[2][6].CLK
clk => bdprev_q[2][7].CLK
clk => bdprev_q[2][8].CLK
clk => bdtemp_q[1][1].CLK
clk => bdtemp_q[1][2].CLK
clk => bdtemp_q[1][3].CLK
clk => bdtemp_q[1][4].CLK
clk => bdtemp_q[1][5].CLK
clk => bdtemp_q[1][6].CLK
clk => bdtemp_q[1][7].CLK
clk => bdtemp_q[1][8].CLK
clk => bdprev_q[1][1].CLK
clk => bdprev_q[1][2].CLK
clk => bdprev_q[1][3].CLK
clk => bdprev_q[1][4].CLK
clk => bdprev_q[1][5].CLK
clk => bdprev_q[1][6].CLK
clk => bdprev_q[1][7].CLK
clk => bdprev_q[1][8].CLK
clk => omsel[4].CLK
clk => omsel[3].CLK
clk => omsel[2].CLK
clk => omsel[1].CLK
clk => bd_q[4][1].CLK
clk => bd_q[4][2].CLK
clk => bd_q[4][3].CLK
clk => bd_q[4][4].CLK
clk => bd_q[4][5].CLK
clk => bd_q[4][6].CLK
clk => bd_q[4][7].CLK
clk => bd_q[4][8].CLK
clk => bd_q[3][1].CLK
clk => bd_q[3][2].CLK
clk => bd_q[3][3].CLK
clk => bd_q[3][4].CLK
clk => bd_q[3][5].CLK
clk => bd_q[3][6].CLK
clk => bd_q[3][7].CLK
clk => bd_q[3][8].CLK
clk => bd_q[2][1].CLK
clk => bd_q[2][2].CLK
clk => bd_q[2][3].CLK
clk => bd_q[2][4].CLK
clk => bd_q[2][5].CLK
clk => bd_q[2][6].CLK
clk => bd_q[2][7].CLK
clk => bd_q[2][8].CLK
clk => bd_q[1][1].CLK
clk => bd_q[1][2].CLK
clk => bd_q[1][3].CLK
clk => bd_q[1][4].CLK
clk => bd_q[1][5].CLK
clk => bd_q[1][6].CLK
clk => bd_q[1][7].CLK
clk => bd_q[1][8].CLK
clk => onereg_q.CLK
clk => synreg_q[1][1].CLK
clk => synreg_q[1][2].CLK
clk => synreg_q[1][3].CLK
clk => synreg_q[1][4].CLK
clk => synreg_q[1][5].CLK
clk => synreg_q[1][6].CLK
clk => synreg_q[1][7].CLK
clk => synreg_q[1][8].CLK
clk => synreg_q[8][1].CLK
clk => synreg_q[8][2].CLK
clk => synreg_q[8][3].CLK
clk => synreg_q[8][4].CLK
clk => synreg_q[8][5].CLK
clk => synreg_q[8][6].CLK
clk => synreg_q[8][7].CLK
clk => synreg_q[8][8].CLK
clk => synreg_q[7][1].CLK
clk => synreg_q[7][2].CLK
clk => synreg_q[7][3].CLK
clk => synreg_q[7][4].CLK
clk => synreg_q[7][5].CLK
clk => synreg_q[7][6].CLK
clk => synreg_q[7][7].CLK
clk => synreg_q[7][8].CLK
clk => synreg_q[6][1].CLK
clk => synreg_q[6][2].CLK
clk => synreg_q[6][3].CLK
clk => synreg_q[6][4].CLK
clk => synreg_q[6][5].CLK
clk => synreg_q[6][6].CLK
clk => synreg_q[6][7].CLK
clk => synreg_q[6][8].CLK
clk => synreg_q[5][1].CLK
clk => synreg_q[5][2].CLK
clk => synreg_q[5][3].CLK
clk => synreg_q[5][4].CLK
clk => synreg_q[5][5].CLK
clk => synreg_q[5][6].CLK
clk => synreg_q[5][7].CLK
clk => synreg_q[5][8].CLK
clk => synreg_q[4][1].CLK
clk => synreg_q[4][2].CLK
clk => synreg_q[4][3].CLK
clk => synreg_q[4][4].CLK
clk => synreg_q[4][5].CLK
clk => synreg_q[4][6].CLK
clk => synreg_q[4][7].CLK
clk => synreg_q[4][8].CLK
clk => synreg_q[3][1].CLK
clk => synreg_q[3][2].CLK
clk => synreg_q[3][3].CLK
clk => synreg_q[3][4].CLK
clk => synreg_q[3][5].CLK
clk => synreg_q[3][6].CLK
clk => synreg_q[3][7].CLK
clk => synreg_q[3][8].CLK
clk => synreg_q[2][1].CLK
clk => synreg_q[2][2].CLK
clk => synreg_q[2][3].CLK
clk => synreg_q[2][4].CLK
clk => synreg_q[2][5].CLK
clk => synreg_q[2][6].CLK
clk => synreg_q[2][7].CLK
clk => synreg_q[2][8].CLK
clk => state~1.DATAIN
reset => auk_rs_gfdiv:gf_div1.reset
reset => omegaloop[1].ACLR
reset => omegaloop[2].ACLR
reset => omegaloop[3].ACLR
reset => omegaloop[4].ACLR
reset => llnum_q[1].ACLR
reset => llnum_q[2].ACLR
reset => llnum_q[3].ACLR
reset => llnum_q[4].ACLR
reset => mloop[1].ACLR
reset => mloop[2].ACLR
reset => mloop[3].ACLR
reset => mloop[4].ACLR
reset => deltamult_q[1].ACLR
reset => deltamult_q[2].ACLR
reset => deltamult_q[3].ACLR
reset => deltamult_q[4].ACLR
reset => deltamult_q[5].ACLR
reset => deltamult_q[6].ACLR
reset => deltamult_q[7].ACLR
reset => deltamult_q[8].ACLR
reset => delta_q[1].ACLR
reset => delta_q[2].ACLR
reset => delta_q[3].ACLR
reset => delta_q[4].ACLR
reset => delta_q[5].ACLR
reset => delta_q[6].ACLR
reset => delta_q[7].ACLR
reset => delta_q[8].ACLR
reset => mulout_q[4][1].ACLR
reset => mulout_q[4][2].ACLR
reset => mulout_q[4][3].ACLR
reset => mulout_q[4][4].ACLR
reset => mulout_q[4][5].ACLR
reset => mulout_q[4][6].ACLR
reset => mulout_q[4][7].ACLR
reset => mulout_q[4][8].ACLR
reset => mulright_q[4][1].ACLR
reset => mulright_q[4][2].ACLR
reset => mulright_q[4][3].ACLR
reset => mulright_q[4][4].ACLR
reset => mulright_q[4][5].ACLR
reset => mulright_q[4][6].ACLR
reset => mulright_q[4][7].ACLR
reset => mulright_q[4][8].ACLR
reset => mulleft_q[4][1].ACLR
reset => mulleft_q[4][2].ACLR
reset => mulleft_q[4][3].ACLR
reset => mulleft_q[4][4].ACLR
reset => mulleft_q[4][5].ACLR
reset => mulleft_q[4][6].ACLR
reset => mulleft_q[4][7].ACLR
reset => mulleft_q[4][8].ACLR
reset => mulout_q[3][1].ACLR
reset => mulout_q[3][2].ACLR
reset => mulout_q[3][3].ACLR
reset => mulout_q[3][4].ACLR
reset => mulout_q[3][5].ACLR
reset => mulout_q[3][6].ACLR
reset => mulout_q[3][7].ACLR
reset => mulout_q[3][8].ACLR
reset => mulright_q[3][1].ACLR
reset => mulright_q[3][2].ACLR
reset => mulright_q[3][3].ACLR
reset => mulright_q[3][4].ACLR
reset => mulright_q[3][5].ACLR
reset => mulright_q[3][6].ACLR
reset => mulright_q[3][7].ACLR
reset => mulright_q[3][8].ACLR
reset => mulleft_q[3][1].ACLR
reset => mulleft_q[3][2].ACLR
reset => mulleft_q[3][3].ACLR
reset => mulleft_q[3][4].ACLR
reset => mulleft_q[3][5].ACLR
reset => mulleft_q[3][6].ACLR
reset => mulleft_q[3][7].ACLR
reset => mulleft_q[3][8].ACLR
reset => mulout_q[2][1].ACLR
reset => mulout_q[2][2].ACLR
reset => mulout_q[2][3].ACLR
reset => mulout_q[2][4].ACLR
reset => mulout_q[2][5].ACLR
reset => mulout_q[2][6].ACLR
reset => mulout_q[2][7].ACLR
reset => mulout_q[2][8].ACLR
reset => mulright_q[2][1].ACLR
reset => mulright_q[2][2].ACLR
reset => mulright_q[2][3].ACLR
reset => mulright_q[2][4].ACLR
reset => mulright_q[2][5].ACLR
reset => mulright_q[2][6].ACLR
reset => mulright_q[2][7].ACLR
reset => mulright_q[2][8].ACLR
reset => mulleft_q[2][1].ACLR
reset => mulleft_q[2][2].ACLR
reset => mulleft_q[2][3].ACLR
reset => mulleft_q[2][4].ACLR
reset => mulleft_q[2][5].ACLR
reset => mulleft_q[2][6].ACLR
reset => mulleft_q[2][7].ACLR
reset => mulleft_q[2][8].ACLR
reset => mulout_q[1][1].ACLR
reset => mulout_q[1][2].ACLR
reset => mulout_q[1][3].ACLR
reset => mulout_q[1][4].ACLR
reset => mulout_q[1][5].ACLR
reset => mulout_q[1][6].ACLR
reset => mulout_q[1][7].ACLR
reset => mulout_q[1][8].ACLR
reset => mulright_q[1][1].ACLR
reset => mulright_q[1][2].ACLR
reset => mulright_q[1][3].ACLR
reset => mulright_q[1][4].ACLR
reset => mulright_q[1][5].ACLR
reset => mulright_q[1][6].ACLR
reset => mulright_q[1][7].ACLR
reset => mulright_q[1][8].ACLR
reset => mulleft_q[1][1].ACLR
reset => mulleft_q[1][2].ACLR
reset => mulleft_q[1][3].ACLR
reset => mulleft_q[1][4].ACLR
reset => mulleft_q[1][5].ACLR
reset => mulleft_q[1][6].ACLR
reset => mulleft_q[1][7].ACLR
reset => mulleft_q[1][8].ACLR
reset => bdtemp_q[4][1].ACLR
reset => bdtemp_q[4][2].ACLR
reset => bdtemp_q[4][3].ACLR
reset => bdtemp_q[4][4].ACLR
reset => bdtemp_q[4][5].ACLR
reset => bdtemp_q[4][6].ACLR
reset => bdtemp_q[4][7].ACLR
reset => bdtemp_q[4][8].ACLR
reset => bdprev_q[4][1].ACLR
reset => bdprev_q[4][2].ACLR
reset => bdprev_q[4][3].ACLR
reset => bdprev_q[4][4].ACLR
reset => bdprev_q[4][5].ACLR
reset => bdprev_q[4][6].ACLR
reset => bdprev_q[4][7].ACLR
reset => bdprev_q[4][8].ACLR
reset => bdtemp_q[3][1].ACLR
reset => bdtemp_q[3][2].ACLR
reset => bdtemp_q[3][3].ACLR
reset => bdtemp_q[3][4].ACLR
reset => bdtemp_q[3][5].ACLR
reset => bdtemp_q[3][6].ACLR
reset => bdtemp_q[3][7].ACLR
reset => bdtemp_q[3][8].ACLR
reset => bdprev_q[3][1].ACLR
reset => bdprev_q[3][2].ACLR
reset => bdprev_q[3][3].ACLR
reset => bdprev_q[3][4].ACLR
reset => bdprev_q[3][5].ACLR
reset => bdprev_q[3][6].ACLR
reset => bdprev_q[3][7].ACLR
reset => bdprev_q[3][8].ACLR
reset => bdtemp_q[2][1].ACLR
reset => bdtemp_q[2][2].ACLR
reset => bdtemp_q[2][3].ACLR
reset => bdtemp_q[2][4].ACLR
reset => bdtemp_q[2][5].ACLR
reset => bdtemp_q[2][6].ACLR
reset => bdtemp_q[2][7].ACLR
reset => bdtemp_q[2][8].ACLR
reset => bdprev_q[2][1].ACLR
reset => bdprev_q[2][2].ACLR
reset => bdprev_q[2][3].ACLR
reset => bdprev_q[2][4].ACLR
reset => bdprev_q[2][5].ACLR
reset => bdprev_q[2][6].ACLR
reset => bdprev_q[2][7].ACLR
reset => bdprev_q[2][8].ACLR
reset => bdtemp_q[1][1].ACLR
reset => bdtemp_q[1][2].ACLR
reset => bdtemp_q[1][3].ACLR
reset => bdtemp_q[1][4].ACLR
reset => bdtemp_q[1][5].ACLR
reset => bdtemp_q[1][6].ACLR
reset => bdtemp_q[1][7].ACLR
reset => bdtemp_q[1][8].ACLR
reset => bdprev_q[1][1].ACLR
reset => bdprev_q[1][2].ACLR
reset => bdprev_q[1][3].ACLR
reset => bdprev_q[1][4].ACLR
reset => bdprev_q[1][5].ACLR
reset => bdprev_q[1][6].ACLR
reset => bdprev_q[1][7].ACLR
reset => bdprev_q[1][8].ACLR
reset => omsel[4].ACLR
reset => omsel[3].ACLR
reset => omsel[2].ACLR
reset => omsel[1].PRESET
reset => bd_q[4][1].ACLR
reset => bd_q[4][2].ACLR
reset => bd_q[4][3].ACLR
reset => bd_q[4][4].ACLR
reset => bd_q[4][5].ACLR
reset => bd_q[4][6].ACLR
reset => bd_q[4][7].ACLR
reset => bd_q[4][8].ACLR
reset => bd_q[3][1].ACLR
reset => bd_q[3][2].ACLR
reset => bd_q[3][3].ACLR
reset => bd_q[3][4].ACLR
reset => bd_q[3][5].ACLR
reset => bd_q[3][6].ACLR
reset => bd_q[3][7].ACLR
reset => bd_q[3][8].ACLR
reset => bd_q[2][1].ACLR
reset => bd_q[2][2].ACLR
reset => bd_q[2][3].ACLR
reset => bd_q[2][4].ACLR
reset => bd_q[2][5].ACLR
reset => bd_q[2][6].ACLR
reset => bd_q[2][7].ACLR
reset => bd_q[2][8].ACLR
reset => bd_q[1][1].ACLR
reset => bd_q[1][2].ACLR
reset => bd_q[1][3].ACLR
reset => bd_q[1][4].ACLR
reset => bd_q[1][5].ACLR
reset => bd_q[1][6].ACLR
reset => bd_q[1][7].ACLR
reset => bd_q[1][8].ACLR
reset => onereg_q.ACLR
reset => synreg_q[1][1].ACLR
reset => synreg_q[1][2].ACLR
reset => synreg_q[1][3].ACLR
reset => synreg_q[1][4].ACLR
reset => synreg_q[1][5].ACLR
reset => synreg_q[1][6].ACLR
reset => synreg_q[1][7].ACLR
reset => synreg_q[1][8].ACLR
reset => synreg_q[8][1].ACLR
reset => synreg_q[8][2].ACLR
reset => synreg_q[8][3].ACLR
reset => synreg_q[8][4].ACLR
reset => synreg_q[8][5].ACLR
reset => synreg_q[8][6].ACLR
reset => synreg_q[8][7].ACLR
reset => synreg_q[8][8].ACLR
reset => synreg_q[7][1].ACLR
reset => synreg_q[7][2].ACLR
reset => synreg_q[7][3].ACLR
reset => synreg_q[7][4].ACLR
reset => synreg_q[7][5].ACLR
reset => synreg_q[7][6].ACLR
reset => synreg_q[7][7].ACLR
reset => synreg_q[7][8].ACLR
reset => synreg_q[6][1].ACLR
reset => synreg_q[6][2].ACLR
reset => synreg_q[6][3].ACLR
reset => synreg_q[6][4].ACLR
reset => synreg_q[6][5].ACLR
reset => synreg_q[6][6].ACLR
reset => synreg_q[6][7].ACLR
reset => synreg_q[6][8].ACLR
reset => synreg_q[5][1].ACLR
reset => synreg_q[5][2].ACLR
reset => synreg_q[5][3].ACLR
reset => synreg_q[5][4].ACLR
reset => synreg_q[5][5].ACLR
reset => synreg_q[5][6].ACLR
reset => synreg_q[5][7].ACLR
reset => synreg_q[5][8].ACLR
reset => synreg_q[4][1].ACLR
reset => synreg_q[4][2].ACLR
reset => synreg_q[4][3].ACLR
reset => synreg_q[4][4].ACLR
reset => synreg_q[4][5].ACLR
reset => synreg_q[4][6].ACLR
reset => synreg_q[4][7].ACLR
reset => synreg_q[4][8].ACLR
reset => synreg_q[3][1].ACLR
reset => synreg_q[3][2].ACLR
reset => synreg_q[3][3].ACLR
reset => synreg_q[3][4].ACLR
reset => synreg_q[3][5].ACLR
reset => synreg_q[3][6].ACLR
reset => synreg_q[3][7].ACLR
reset => synreg_q[3][8].ACLR
reset => synreg_q[2][1].ACLR
reset => synreg_q[2][2].ACLR
reset => synreg_q[2][3].ACLR
reset => synreg_q[2][4].ACLR
reset => synreg_q[2][5].ACLR
reset => synreg_q[2][6].ACLR
reset => synreg_q[2][7].ACLR
reset => synreg_q[2][8].ACLR
reset => state~3.DATAIN
load_syn => FSM.IN0
load_syn => FSM.IN0
load_syn => Selector2.IN4
load_syn => outputs_FSM.IN1
load_syn => outputs_FSM.IN0
load_syn => synreg_2.IN1
load_syn => Selector0.IN2
load_syn => FSM.IN0
load_chn => FSM.IN1
load_chn => FSM.IN1
load_chn => Selector2.IN5
load_chn => outputs_FSM.IN1
load_chn => outputs_FSM.IN0
load_chn => Selector1.IN1
load_chn => FSM.IN1
continuous_mode => Selector5.IN3
continuous_mode => next_state.OUTPUTSELECT
continuous_mode => next_state.OUTPUTSELECT
continuous_mode => next_state.OUTPUTSELECT
continuous_mode => next_state.OUTPUTSELECT
continuous_mode => outputs_FSM.IN0
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
syn[1][1] => synreg_d.IN1
syn[1][2] => synreg_d.IN1
syn[1][3] => synreg_d.IN1
syn[1][4] => synreg_d.IN1
syn[1][5] => synreg_d.IN1
syn[1][6] => synreg_d.IN1
syn[1][7] => synreg_d.IN1
syn[1][8] => synreg_d.IN1
syn[1][9] => ~NO_FANOUT~
syn[1][10] => ~NO_FANOUT~
syn[1][11] => ~NO_FANOUT~
syn[1][12] => ~NO_FANOUT~
syn[2][1] => synreg_d.IN1
syn[2][2] => synreg_d.IN1
syn[2][3] => synreg_d.IN1
syn[2][4] => synreg_d.IN1
syn[2][5] => synreg_d.IN1
syn[2][6] => synreg_d.IN1
syn[2][7] => synreg_d.IN1
syn[2][8] => synreg_d.IN1
syn[2][9] => ~NO_FANOUT~
syn[2][10] => ~NO_FANOUT~
syn[2][11] => ~NO_FANOUT~
syn[2][12] => ~NO_FANOUT~
syn[3][1] => synreg_d.IN1
syn[3][2] => synreg_d.IN1
syn[3][3] => synreg_d.IN1
syn[3][4] => synreg_d.IN1
syn[3][5] => synreg_d.IN1
syn[3][6] => synreg_d.IN1
syn[3][7] => synreg_d.IN1
syn[3][8] => synreg_d.IN1
syn[3][9] => ~NO_FANOUT~
syn[3][10] => ~NO_FANOUT~
syn[3][11] => ~NO_FANOUT~
syn[3][12] => ~NO_FANOUT~
syn[4][1] => synreg_d.IN1
syn[4][2] => synreg_d.IN1
syn[4][3] => synreg_d.IN1
syn[4][4] => synreg_d.IN1
syn[4][5] => synreg_d.IN1
syn[4][6] => synreg_d.IN1
syn[4][7] => synreg_d.IN1
syn[4][8] => synreg_d.IN1
syn[4][9] => ~NO_FANOUT~
syn[4][10] => ~NO_FANOUT~
syn[4][11] => ~NO_FANOUT~
syn[4][12] => ~NO_FANOUT~
syn[5][1] => synreg_d.IN1
syn[5][2] => synreg_d.IN1
syn[5][3] => synreg_d.IN1
syn[5][4] => synreg_d.IN1
syn[5][5] => synreg_d.IN1
syn[5][6] => synreg_d.IN1
syn[5][7] => synreg_d.IN1
syn[5][8] => synreg_d.IN1
syn[5][9] => ~NO_FANOUT~
syn[5][10] => ~NO_FANOUT~
syn[5][11] => ~NO_FANOUT~
syn[5][12] => ~NO_FANOUT~
syn[6][1] => synreg_d.IN1
syn[6][2] => synreg_d.IN1
syn[6][3] => synreg_d.IN1
syn[6][4] => synreg_d.IN1
syn[6][5] => synreg_d.IN1
syn[6][6] => synreg_d.IN1
syn[6][7] => synreg_d.IN1
syn[6][8] => synreg_d.IN1
syn[6][9] => ~NO_FANOUT~
syn[6][10] => ~NO_FANOUT~
syn[6][11] => ~NO_FANOUT~
syn[6][12] => ~NO_FANOUT~
syn[7][1] => synreg_d.IN1
syn[7][2] => synreg_d.IN1
syn[7][3] => synreg_d.IN1
syn[7][4] => synreg_d.IN1
syn[7][5] => synreg_d.IN1
syn[7][6] => synreg_d.IN1
syn[7][7] => synreg_d.IN1
syn[7][8] => synreg_d.IN1
syn[7][9] => ~NO_FANOUT~
syn[7][10] => ~NO_FANOUT~
syn[7][11] => ~NO_FANOUT~
syn[7][12] => ~NO_FANOUT~
syn[8][1] => synreg_d.IN1
syn[8][2] => synreg_d.IN1
syn[8][3] => synreg_d.IN1
syn[8][4] => synreg_d.IN1
syn[8][5] => synreg_d.IN1
syn[8][6] => synreg_d.IN1
syn[8][7] => synreg_d.IN1
syn[8][8] => synreg_d.IN1
syn[8][9] => ~NO_FANOUT~
syn[8][10] => ~NO_FANOUT~
syn[8][11] => ~NO_FANOUT~
syn[8][12] => ~NO_FANOUT~
num_eras[1] => ~NO_FANOUT~
num_eras[2] => ~NO_FANOUT~
num_eras[3] => ~NO_FANOUT~
num_eras[4] => ~NO_FANOUT~
eras_pos[1][1] => ~NO_FANOUT~
eras_pos[1][2] => ~NO_FANOUT~
eras_pos[1][3] => ~NO_FANOUT~
eras_pos[1][4] => ~NO_FANOUT~
eras_pos[1][5] => ~NO_FANOUT~
eras_pos[1][6] => ~NO_FANOUT~
eras_pos[1][7] => ~NO_FANOUT~
eras_pos[1][8] => ~NO_FANOUT~
eras_pos[1][9] => ~NO_FANOUT~
eras_pos[1][10] => ~NO_FANOUT~
eras_pos[1][11] => ~NO_FANOUT~
eras_pos[1][12] => ~NO_FANOUT~
eras_pos[2][1] => ~NO_FANOUT~
eras_pos[2][2] => ~NO_FANOUT~
eras_pos[2][3] => ~NO_FANOUT~
eras_pos[2][4] => ~NO_FANOUT~
eras_pos[2][5] => ~NO_FANOUT~
eras_pos[2][6] => ~NO_FANOUT~
eras_pos[2][7] => ~NO_FANOUT~
eras_pos[2][8] => ~NO_FANOUT~
eras_pos[2][9] => ~NO_FANOUT~
eras_pos[2][10] => ~NO_FANOUT~
eras_pos[2][11] => ~NO_FANOUT~
eras_pos[2][12] => ~NO_FANOUT~
eras_pos[3][1] => ~NO_FANOUT~
eras_pos[3][2] => ~NO_FANOUT~
eras_pos[3][3] => ~NO_FANOUT~
eras_pos[3][4] => ~NO_FANOUT~
eras_pos[3][5] => ~NO_FANOUT~
eras_pos[3][6] => ~NO_FANOUT~
eras_pos[3][7] => ~NO_FANOUT~
eras_pos[3][8] => ~NO_FANOUT~
eras_pos[3][9] => ~NO_FANOUT~
eras_pos[3][10] => ~NO_FANOUT~
eras_pos[3][11] => ~NO_FANOUT~
eras_pos[3][12] => ~NO_FANOUT~
eras_pos[4][1] => ~NO_FANOUT~
eras_pos[4][2] => ~NO_FANOUT~
eras_pos[4][3] => ~NO_FANOUT~
eras_pos[4][4] => ~NO_FANOUT~
eras_pos[4][5] => ~NO_FANOUT~
eras_pos[4][6] => ~NO_FANOUT~
eras_pos[4][7] => ~NO_FANOUT~
eras_pos[4][8] => ~NO_FANOUT~
eras_pos[4][9] => ~NO_FANOUT~
eras_pos[4][10] => ~NO_FANOUT~
eras_pos[4][11] => ~NO_FANOUT~
eras_pos[4][12] => ~NO_FANOUT~
eras_pos[5][1] => ~NO_FANOUT~
eras_pos[5][2] => ~NO_FANOUT~
eras_pos[5][3] => ~NO_FANOUT~
eras_pos[5][4] => ~NO_FANOUT~
eras_pos[5][5] => ~NO_FANOUT~
eras_pos[5][6] => ~NO_FANOUT~
eras_pos[5][7] => ~NO_FANOUT~
eras_pos[5][8] => ~NO_FANOUT~
eras_pos[5][9] => ~NO_FANOUT~
eras_pos[5][10] => ~NO_FANOUT~
eras_pos[5][11] => ~NO_FANOUT~
eras_pos[5][12] => ~NO_FANOUT~
eras_pos[6][1] => ~NO_FANOUT~
eras_pos[6][2] => ~NO_FANOUT~
eras_pos[6][3] => ~NO_FANOUT~
eras_pos[6][4] => ~NO_FANOUT~
eras_pos[6][5] => ~NO_FANOUT~
eras_pos[6][6] => ~NO_FANOUT~
eras_pos[6][7] => ~NO_FANOUT~
eras_pos[6][8] => ~NO_FANOUT~
eras_pos[6][9] => ~NO_FANOUT~
eras_pos[6][10] => ~NO_FANOUT~
eras_pos[6][11] => ~NO_FANOUT~
eras_pos[6][12] => ~NO_FANOUT~
eras_pos[7][1] => ~NO_FANOUT~
eras_pos[7][2] => ~NO_FANOUT~
eras_pos[7][3] => ~NO_FANOUT~
eras_pos[7][4] => ~NO_FANOUT~
eras_pos[7][5] => ~NO_FANOUT~
eras_pos[7][6] => ~NO_FANOUT~
eras_pos[7][7] => ~NO_FANOUT~
eras_pos[7][8] => ~NO_FANOUT~
eras_pos[7][9] => ~NO_FANOUT~
eras_pos[7][10] => ~NO_FANOUT~
eras_pos[7][11] => ~NO_FANOUT~
eras_pos[7][12] => ~NO_FANOUT~
eras_pos[8][1] => ~NO_FANOUT~
eras_pos[8][2] => ~NO_FANOUT~
eras_pos[8][3] => ~NO_FANOUT~
eras_pos[8][4] => ~NO_FANOUT~
eras_pos[8][5] => ~NO_FANOUT~
eras_pos[8][6] => ~NO_FANOUT~
eras_pos[8][7] => ~NO_FANOUT~
eras_pos[8][8] => ~NO_FANOUT~
eras_pos[8][9] => ~NO_FANOUT~
eras_pos[8][10] => ~NO_FANOUT~
eras_pos[8][11] => ~NO_FANOUT~
eras_pos[8][12] => ~NO_FANOUT~
bms_done <= outputs_FSM.DB_MAX_OUTPUT_PORT_TYPE
bdout[1][1] <= bdprev_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][2] <= bdprev_q[1][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][3] <= bdprev_q[1][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][4] <= bdprev_q[1][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][5] <= bdprev_q[1][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][6] <= bdprev_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][7] <= bdprev_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][8] <= bdprev_q[1][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][9] <= <GND>
bdout[1][10] <= <GND>
bdout[1][11] <= <GND>
bdout[1][12] <= <GND>
bdout[2][1] <= bdprev_q[2][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][2] <= bdprev_q[2][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][3] <= bdprev_q[2][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][4] <= bdprev_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][5] <= bdprev_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][6] <= bdprev_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][7] <= bdprev_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][8] <= bdprev_q[2][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][9] <= <GND>
bdout[2][10] <= <GND>
bdout[2][11] <= <GND>
bdout[2][12] <= <GND>
bdout[3][1] <= bdprev_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][2] <= bdprev_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][3] <= bdprev_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][4] <= bdprev_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][5] <= bdprev_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][6] <= bdprev_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][7] <= bdprev_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][8] <= bdprev_q[3][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][9] <= <GND>
bdout[3][10] <= <GND>
bdout[3][11] <= <GND>
bdout[3][12] <= <GND>
bdout[4][1] <= bdprev_q[4][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][2] <= bdprev_q[4][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][3] <= bdprev_q[4][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][4] <= bdprev_q[4][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][5] <= bdprev_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][6] <= bdprev_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][7] <= bdprev_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][8] <= bdprev_q[4][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][9] <= <GND>
bdout[4][10] <= <GND>
bdout[4][11] <= <GND>
bdout[4][12] <= <GND>
omegaout[1][1] <= bd_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][2] <= bd_q[1][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][3] <= bd_q[1][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][4] <= bd_q[1][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][5] <= bd_q[1][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][6] <= bd_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][7] <= bd_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][8] <= bd_q[1][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][9] <= <GND>
omegaout[1][10] <= <GND>
omegaout[1][11] <= <GND>
omegaout[1][12] <= <GND>
omegaout[2][1] <= bd_q[2][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][2] <= bd_q[2][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][3] <= bd_q[2][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][4] <= bd_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][5] <= bd_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][6] <= bd_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][7] <= bd_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][8] <= bd_q[2][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][9] <= <GND>
omegaout[2][10] <= <GND>
omegaout[2][11] <= <GND>
omegaout[2][12] <= <GND>
omegaout[3][1] <= bd_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][2] <= bd_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][3] <= bd_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][4] <= bd_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][5] <= bd_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][6] <= bd_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][7] <= bd_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][8] <= bd_q[3][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][9] <= <GND>
omegaout[3][10] <= <GND>
omegaout[3][11] <= <GND>
omegaout[3][12] <= <GND>
omegaout[4][1] <= bd_q[4][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][2] <= bd_q[4][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][3] <= bd_q[4][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][4] <= bd_q[4][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][5] <= bd_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][6] <= bd_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][7] <= bd_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][8] <= bd_q[4][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][9] <= <GND>
omegaout[4][10] <= <GND>
omegaout[4][11] <= <GND>
omegaout[4][12] <= <GND>
numerr[1] <= llnum_q[1].DB_MAX_OUTPUT_PORT_TYPE
numerr[2] <= llnum_q[2].DB_MAX_OUTPUT_PORT_TYPE
numerr[3] <= llnum_q[3].DB_MAX_OUTPUT_PORT_TYPE
numerr[4] <= llnum_q[4].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfmul:\g13:1:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfmul:\g13:2:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfmul:\g13:3:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfmul:\g13:4:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfdiv:gf_div1
clk => altsyncram:rom.clock0
clk => b_q[1].CLK
clk => b_q[2].CLK
clk => b_q[3].CLK
clk => b_q[4].CLK
clk => b_q[5].CLK
clk => b_q[6].CLK
clk => b_q[7].CLK
clk => b_q[8].CLK
ena_one => altsyncram:rom.clocken0
ena_two => b_q[1].ENA
ena_two => b_q[8].ENA
ena_two => b_q[7].ENA
ena_two => b_q[6].ENA
ena_two => b_q[5].ENA
ena_two => b_q[4].ENA
ena_two => b_q[3].ENA
ena_two => b_q[2].ENA
reset => b_q[1].ACLR
reset => b_q[2].ACLR
reset => b_q[3].ACLR
reset => b_q[4].ACLR
reset => b_q[5].ACLR
reset => b_q[6].ACLR
reset => b_q[7].ACLR
reset => b_q[8].ACLR
a[1] => auk_rs_gfmul:gf_mul.a[1]
a[2] => auk_rs_gfmul:gf_mul.a[2]
a[3] => auk_rs_gfmul:gf_mul.a[3]
a[4] => auk_rs_gfmul:gf_mul.a[4]
a[5] => auk_rs_gfmul:gf_mul.a[5]
a[6] => auk_rs_gfmul:gf_mul.a[6]
a[7] => auk_rs_gfmul:gf_mul.a[7]
a[8] => auk_rs_gfmul:gf_mul.a[8]
d[1] => altsyncram:rom.address_a[0]
d[2] => altsyncram:rom.address_a[1]
d[3] => altsyncram:rom.address_a[2]
d[4] => altsyncram:rom.address_a[3]
d[5] => altsyncram:rom.address_a[4]
d[6] => altsyncram:rom.address_a[5]
d[7] => altsyncram:rom.address_a[6]
d[8] => altsyncram:rom.address_a[7]
c[1] <= auk_rs_gfmul:gf_mul.c[1]
c[2] <= auk_rs_gfmul:gf_mul.c[2]
c[3] <= auk_rs_gfmul:gf_mul.c[3]
c[4] <= auk_rs_gfmul:gf_mul.c[4]
c[5] <= auk_rs_gfmul:gf_mul.c[5]
c[6] <= auk_rs_gfmul:gf_mul.c[6]
c[7] <= auk_rs_gfmul:gf_mul.c[7]
c[8] <= auk_rs_gfmul:gf_mul.c[8]


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfdiv:gf_div1|altsyncram:rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_udq3:auto_generated.address_a[0]
address_a[1] => altsyncram_udq3:auto_generated.address_a[1]
address_a[2] => altsyncram_udq3:auto_generated.address_a[2]
address_a[3] => altsyncram_udq3:auto_generated.address_a[3]
address_a[4] => altsyncram_udq3:auto_generated.address_a[4]
address_a[5] => altsyncram_udq3:auto_generated.address_a[5]
address_a[6] => altsyncram_udq3:auto_generated.address_a[6]
address_a[7] => altsyncram_udq3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_udq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_udq3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_udq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_udq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_udq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_udq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_udq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_udq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_udq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_udq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfdiv:gf_div1|altsyncram:rom|altsyncram_udq3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_full:key|auk_rs_gfdiv:gf_div1|auk_rs_gfmul:gf_mul
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr
clk => auk_rs_gfdiv:gf_div.clk
clk => divfield_q[1].CLK
clk => divfield_q[2].CLK
clk => divfield_q[3].CLK
clk => divfield_q[4].CLK
clk => divfield_q[5].CLK
clk => divfield_q[6].CLK
clk => divfield_q[7].CLK
clk => divfield_q[8].CLK
clk => omadder_q[1].CLK
clk => omadder_q[2].CLK
clk => omadder_q[3].CLK
clk => omadder_q[4].CLK
clk => omadder_q[5].CLK
clk => omadder_q[6].CLK
clk => omadder_q[7].CLK
clk => omadder_q[8].CLK
clk => delom_q[1].CLK
clk => delom_q[2].CLK
clk => delom_q[3].CLK
clk => delom_q[4].CLK
clk => delom_q[5].CLK
clk => delom_q[6].CLK
clk => delom_q[7].CLK
clk => delom_q[8].CLK
clk => omreg_q[3][1].CLK
clk => omreg_q[3][2].CLK
clk => omreg_q[3][3].CLK
clk => omreg_q[3][4].CLK
clk => omreg_q[3][5].CLK
clk => omreg_q[3][6].CLK
clk => omreg_q[3][7].CLK
clk => omreg_q[3][8].CLK
clk => omreg_q[2][1].CLK
clk => omreg_q[2][2].CLK
clk => omreg_q[2][3].CLK
clk => omreg_q[2][4].CLK
clk => omreg_q[2][5].CLK
clk => omreg_q[2][6].CLK
clk => omreg_q[2][7].CLK
clk => omreg_q[2][8].CLK
clk => omreg_q[1][1].CLK
clk => omreg_q[1][2].CLK
clk => omreg_q[1][3].CLK
clk => omreg_q[1][4].CLK
clk => omreg_q[1][5].CLK
clk => omreg_q[1][6].CLK
clk => omreg_q[1][7].CLK
clk => omreg_q[1][8].CLK
clk => omega_one[1].CLK
clk => omega_one[2].CLK
clk => omega_one[3].CLK
clk => omega_one[4].CLK
clk => omega_one[5].CLK
clk => omega_one[6].CLK
clk => omega_one[7].CLK
clk => omega_one[8].CLK
clk => polyzero_del[1].CLK
clk => polyzero_del[2].CLK
clk => polyzero_del[3].CLK
clk => reg_q[4][1].CLK
clk => reg_q[4][2].CLK
clk => reg_q[4][3].CLK
clk => reg_q[4][4].CLK
clk => reg_q[4][5].CLK
clk => reg_q[4][6].CLK
clk => reg_q[4][7].CLK
clk => reg_q[4][8].CLK
clk => reg_q[3][1].CLK
clk => reg_q[3][2].CLK
clk => reg_q[3][3].CLK
clk => reg_q[3][4].CLK
clk => reg_q[3][5].CLK
clk => reg_q[3][6].CLK
clk => reg_q[3][7].CLK
clk => reg_q[3][8].CLK
clk => reg_q[2][1].CLK
clk => reg_q[2][2].CLK
clk => reg_q[2][3].CLK
clk => reg_q[2][4].CLK
clk => reg_q[2][5].CLK
clk => reg_q[2][6].CLK
clk => reg_q[2][7].CLK
clk => reg_q[2][8].CLK
clk => reg_q[1][1].CLK
clk => reg_q[1][2].CLK
clk => reg_q[1][3].CLK
clk => reg_q[1][4].CLK
clk => reg_q[1][5].CLK
clk => reg_q[1][6].CLK
clk => reg_q[1][7].CLK
clk => reg_q[1][8].CLK
ena => auk_rs_gfdiv:gf_div.ena_one
ena => auk_rs_gfdiv:gf_div.ena_two
ena => reg_q[1][8].ENA
ena => reg_q[1][7].ENA
ena => reg_q[1][6].ENA
ena => reg_q[1][5].ENA
ena => reg_q[1][4].ENA
ena => reg_q[1][3].ENA
ena => reg_q[1][2].ENA
ena => reg_q[1][1].ENA
ena => reg_q[2][8].ENA
ena => reg_q[2][7].ENA
ena => reg_q[2][6].ENA
ena => reg_q[2][5].ENA
ena => reg_q[2][4].ENA
ena => reg_q[2][3].ENA
ena => reg_q[2][2].ENA
ena => reg_q[2][1].ENA
ena => reg_q[3][8].ENA
ena => reg_q[3][7].ENA
ena => reg_q[3][6].ENA
ena => reg_q[3][5].ENA
ena => reg_q[3][4].ENA
ena => reg_q[3][3].ENA
ena => reg_q[3][2].ENA
ena => reg_q[3][1].ENA
ena => reg_q[4][8].ENA
ena => reg_q[4][7].ENA
ena => reg_q[4][6].ENA
ena => reg_q[4][5].ENA
ena => reg_q[4][4].ENA
ena => reg_q[4][3].ENA
ena => reg_q[4][2].ENA
ena => reg_q[4][1].ENA
ena => polyzero_del[3].ENA
ena => polyzero_del[2].ENA
ena => polyzero_del[1].ENA
ena => omreg_q[1][8].ENA
ena => omreg_q[1][7].ENA
ena => omreg_q[1][6].ENA
ena => omreg_q[1][5].ENA
ena => omreg_q[1][4].ENA
ena => omreg_q[1][3].ENA
ena => omreg_q[1][2].ENA
ena => omreg_q[1][1].ENA
ena => omreg_q[2][8].ENA
ena => omreg_q[2][7].ENA
ena => omreg_q[2][6].ENA
ena => omreg_q[2][5].ENA
ena => omreg_q[2][4].ENA
ena => omreg_q[2][3].ENA
ena => omreg_q[2][2].ENA
ena => divfield_q[1].ENA
ena => omreg_q[2][1].ENA
ena => omreg_q[3][8].ENA
ena => omreg_q[3][7].ENA
ena => omreg_q[3][6].ENA
ena => omreg_q[3][5].ENA
ena => omreg_q[3][4].ENA
ena => omreg_q[3][3].ENA
ena => omreg_q[3][2].ENA
ena => omreg_q[3][1].ENA
ena => delom_q[8].ENA
ena => delom_q[7].ENA
ena => delom_q[6].ENA
ena => delom_q[5].ENA
ena => delom_q[4].ENA
ena => delom_q[3].ENA
ena => delom_q[2].ENA
ena => delom_q[1].ENA
ena => omadder_q[8].ENA
ena => omadder_q[7].ENA
ena => omadder_q[6].ENA
ena => omadder_q[5].ENA
ena => omadder_q[4].ENA
ena => omadder_q[3].ENA
ena => omadder_q[2].ENA
ena => omadder_q[1].ENA
ena => divfield_q[8].ENA
ena => divfield_q[7].ENA
ena => divfield_q[6].ENA
ena => divfield_q[5].ENA
ena => divfield_q[4].ENA
ena => divfield_q[3].ENA
ena => divfield_q[2].ENA
reset => auk_rs_gfdiv:gf_div.reset
reset => divfield_q[1].ACLR
reset => divfield_q[2].ACLR
reset => divfield_q[3].ACLR
reset => divfield_q[4].ACLR
reset => divfield_q[5].ACLR
reset => divfield_q[6].ACLR
reset => divfield_q[7].ACLR
reset => divfield_q[8].ACLR
reset => omadder_q[1].ACLR
reset => omadder_q[2].ACLR
reset => omadder_q[3].ACLR
reset => omadder_q[4].ACLR
reset => omadder_q[5].ACLR
reset => omadder_q[6].ACLR
reset => omadder_q[7].ACLR
reset => omadder_q[8].ACLR
reset => delom_q[1].ACLR
reset => delom_q[2].ACLR
reset => delom_q[3].ACLR
reset => delom_q[4].ACLR
reset => delom_q[5].ACLR
reset => delom_q[6].ACLR
reset => delom_q[7].ACLR
reset => delom_q[8].ACLR
reset => omreg_q[3][1].ACLR
reset => omreg_q[3][2].ACLR
reset => omreg_q[3][3].ACLR
reset => omreg_q[3][4].ACLR
reset => omreg_q[3][5].ACLR
reset => omreg_q[3][6].ACLR
reset => omreg_q[3][7].ACLR
reset => omreg_q[3][8].ACLR
reset => omreg_q[2][1].ACLR
reset => omreg_q[2][2].ACLR
reset => omreg_q[2][3].ACLR
reset => omreg_q[2][4].ACLR
reset => omreg_q[2][5].ACLR
reset => omreg_q[2][6].ACLR
reset => omreg_q[2][7].ACLR
reset => omreg_q[2][8].ACLR
reset => omreg_q[1][1].ACLR
reset => omreg_q[1][2].ACLR
reset => omreg_q[1][3].ACLR
reset => omreg_q[1][4].ACLR
reset => omreg_q[1][5].ACLR
reset => omreg_q[1][6].ACLR
reset => omreg_q[1][7].ACLR
reset => omreg_q[1][8].ACLR
reset => omega_one[1].ACLR
reset => omega_one[2].ACLR
reset => omega_one[3].ACLR
reset => omega_one[4].ACLR
reset => omega_one[5].ACLR
reset => omega_one[6].ACLR
reset => omega_one[7].ACLR
reset => omega_one[8].ACLR
reset => polyzero_del[1].ACLR
reset => polyzero_del[2].ACLR
reset => polyzero_del[3].ACLR
reset => reg_q[4][1].ACLR
reset => reg_q[4][2].ACLR
reset => reg_q[4][3].ACLR
reset => reg_q[4][4].ACLR
reset => reg_q[4][5].ACLR
reset => reg_q[4][6].ACLR
reset => reg_q[4][7].ACLR
reset => reg_q[4][8].ACLR
reset => reg_q[3][1].ACLR
reset => reg_q[3][2].ACLR
reset => reg_q[3][3].ACLR
reset => reg_q[3][4].ACLR
reset => reg_q[3][5].ACLR
reset => reg_q[3][6].ACLR
reset => reg_q[3][7].ACLR
reset => reg_q[3][8].ACLR
reset => reg_q[2][1].ACLR
reset => reg_q[2][2].ACLR
reset => reg_q[2][3].ACLR
reset => reg_q[2][4].ACLR
reset => reg_q[2][5].ACLR
reset => reg_q[2][6].ACLR
reset => reg_q[2][7].ACLR
reset => reg_q[2][8].ACLR
reset => reg_q[1][1].ACLR
reset => reg_q[1][2].ACLR
reset => reg_q[1][3].ACLR
reset => reg_q[1][4].ACLR
reset => reg_q[1][5].ACLR
reset => reg_q[1][6].ACLR
reset => reg_q[1][7].ACLR
reset => reg_q[1][8].ACLR
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => reg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => omreg_d.IN0
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => reg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omreg_d.IN1
load_chn => omega_one[8].ENA
load_chn => omega_one[7].ENA
load_chn => omega_one[6].ENA
load_chn => omega_one[5].ENA
load_chn => omega_one[4].ENA
load_chn => omega_one[3].ENA
load_chn => omega_one[2].ENA
load_chn => omega_one[1].ENA
bd[1][1] => reg_d.IN1
bd[1][2] => reg_d.IN1
bd[1][3] => reg_d.IN1
bd[1][4] => reg_d.IN1
bd[1][5] => reg_d.IN1
bd[1][6] => reg_d.IN1
bd[1][7] => reg_d.IN1
bd[1][8] => reg_d.IN1
bd[1][9] => ~NO_FANOUT~
bd[1][10] => ~NO_FANOUT~
bd[1][11] => ~NO_FANOUT~
bd[1][12] => ~NO_FANOUT~
bd[2][1] => reg_d.IN1
bd[2][2] => reg_d.IN1
bd[2][3] => reg_d.IN1
bd[2][4] => reg_d.IN1
bd[2][5] => reg_d.IN1
bd[2][6] => reg_d.IN1
bd[2][7] => reg_d.IN1
bd[2][8] => reg_d.IN1
bd[2][9] => ~NO_FANOUT~
bd[2][10] => ~NO_FANOUT~
bd[2][11] => ~NO_FANOUT~
bd[2][12] => ~NO_FANOUT~
bd[3][1] => reg_d.IN1
bd[3][2] => reg_d.IN1
bd[3][3] => reg_d.IN1
bd[3][4] => reg_d.IN1
bd[3][5] => reg_d.IN1
bd[3][6] => reg_d.IN1
bd[3][7] => reg_d.IN1
bd[3][8] => reg_d.IN1
bd[3][9] => ~NO_FANOUT~
bd[3][10] => ~NO_FANOUT~
bd[3][11] => ~NO_FANOUT~
bd[3][12] => ~NO_FANOUT~
bd[4][1] => reg_d.IN1
bd[4][2] => reg_d.IN1
bd[4][3] => reg_d.IN1
bd[4][4] => reg_d.IN1
bd[4][5] => reg_d.IN1
bd[4][6] => reg_d.IN1
bd[4][7] => reg_d.IN1
bd[4][8] => reg_d.IN1
bd[4][9] => ~NO_FANOUT~
bd[4][10] => ~NO_FANOUT~
bd[4][11] => ~NO_FANOUT~
bd[4][12] => ~NO_FANOUT~
omega[1][1] => omega_one[1].DATAIN
omega[1][2] => omega_one[2].DATAIN
omega[1][3] => omega_one[3].DATAIN
omega[1][4] => omega_one[4].DATAIN
omega[1][5] => omega_one[5].DATAIN
omega[1][6] => omega_one[6].DATAIN
omega[1][7] => omega_one[7].DATAIN
omega[1][8] => omega_one[8].DATAIN
omega[1][9] => ~NO_FANOUT~
omega[1][10] => ~NO_FANOUT~
omega[1][11] => ~NO_FANOUT~
omega[1][12] => ~NO_FANOUT~
omega[2][1] => omreg_d.IN1
omega[2][2] => omreg_d.IN1
omega[2][3] => omreg_d.IN1
omega[2][4] => omreg_d.IN1
omega[2][5] => omreg_d.IN1
omega[2][6] => omreg_d.IN1
omega[2][7] => omreg_d.IN1
omega[2][8] => omreg_d.IN1
omega[2][9] => ~NO_FANOUT~
omega[2][10] => ~NO_FANOUT~
omega[2][11] => ~NO_FANOUT~
omega[2][12] => ~NO_FANOUT~
omega[3][1] => omreg_d.IN1
omega[3][2] => omreg_d.IN1
omega[3][3] => omreg_d.IN1
omega[3][4] => omreg_d.IN1
omega[3][5] => omreg_d.IN1
omega[3][6] => omreg_d.IN1
omega[3][7] => omreg_d.IN1
omega[3][8] => omreg_d.IN1
omega[3][9] => ~NO_FANOUT~
omega[3][10] => ~NO_FANOUT~
omega[3][11] => ~NO_FANOUT~
omega[3][12] => ~NO_FANOUT~
omega[4][1] => omreg_d.IN1
omega[4][2] => omreg_d.IN1
omega[4][3] => omreg_d.IN1
omega[4][4] => omreg_d.IN1
omega[4][5] => omreg_d.IN1
omega[4][6] => omreg_d.IN1
omega[4][7] => omreg_d.IN1
omega[4][8] => omreg_d.IN1
omega[4][9] => ~NO_FANOUT~
omega[4][10] => ~NO_FANOUT~
omega[4][11] => ~NO_FANOUT~
omega[4][12] => ~NO_FANOUT~
errvec[1] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[2] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[3] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[4] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[5] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[6] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[7] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[8] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
polyz <= polyzero.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:1:gf_mul2
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => c[8].DATAIN
a[2] => c[1].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => c[5].DATAIN
a[7] => c[6].DATAIN
a[8] => c[7].DATAIN
c[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[1].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:2:gf_mul2
a[1] => \logic:temp_c[3][2].IN0
a[1] => \logic:temp_c[4][3].IN0
a[1] => temp_c.IN0
a[1] => c[7].DATAIN
a[2] => \logic:temp_c[3][2].IN1
a[2] => \logic:temp_c[4][3].IN1
a[2] => temp_c.IN0
a[2] => c[8].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => c[5].DATAIN
a[8] => c[6].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[2].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:3:gf_mul2
a[1] => \logic:temp_c[3][1].IN0
a[1] => \logic:temp_c[2][3].IN0
a[1] => \logic:temp_c[6][4].IN0
a[1] => temp_c.IN0
a[1] => c[6].DATAIN
a[2] => \logic:temp_c[3][1].IN1
a[2] => \logic:temp_c[2][3].IN1
a[2] => \logic:temp_c[4][2].IN0
a[2] => c[7].DATAIN
a[3] => \logic:temp_c[4][2].IN1
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => c[5].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:4:gf_mul2
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[3][8].IN0
a[1] => temp_c.IN0
a[1] => c[5].DATAIN
a[2] => \logic:temp_c[3][4].IN1
a[2] => \logic:temp_c[3][8].IN1
a[2] => \logic:temp_c[4][1].IN0
a[2] => \logic:temp_c[3][3].IN0
a[2] => c[6].DATAIN
a[3] => \logic:temp_c[4][1].IN1
a[3] => \logic:temp_c[3][3].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[5][2].IN0
a[4] => \logic:temp_c[5][2].IN1
a[4] => \logic:temp_c[6][3].IN1
a[4] => \logic:temp_c[7][4].IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:1:gf_mul3
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => c[8].DATAIN
a[2] => c[1].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => c[5].DATAIN
a[7] => c[6].DATAIN
a[8] => c[7].DATAIN
c[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[1].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:2:gf_mul3
a[1] => \logic:temp_c[3][2].IN0
a[1] => \logic:temp_c[4][3].IN0
a[1] => temp_c.IN0
a[1] => c[7].DATAIN
a[2] => \logic:temp_c[3][2].IN1
a[2] => \logic:temp_c[4][3].IN1
a[2] => temp_c.IN0
a[2] => c[8].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => c[5].DATAIN
a[8] => c[6].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[2].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:3:gf_mul3
a[1] => \logic:temp_c[3][1].IN0
a[1] => \logic:temp_c[2][3].IN0
a[1] => \logic:temp_c[6][4].IN0
a[1] => temp_c.IN0
a[1] => c[6].DATAIN
a[2] => \logic:temp_c[3][1].IN1
a[2] => \logic:temp_c[2][3].IN1
a[2] => \logic:temp_c[4][2].IN0
a[2] => c[7].DATAIN
a[3] => \logic:temp_c[4][2].IN1
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => c[5].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div
clk => altsyncram:rom.clock0
clk => b_q[1].CLK
clk => b_q[2].CLK
clk => b_q[3].CLK
clk => b_q[4].CLK
clk => b_q[5].CLK
clk => b_q[6].CLK
clk => b_q[7].CLK
clk => b_q[8].CLK
ena_one => altsyncram:rom.clocken0
ena_two => b_q[1].ENA
ena_two => b_q[8].ENA
ena_two => b_q[7].ENA
ena_two => b_q[6].ENA
ena_two => b_q[5].ENA
ena_two => b_q[4].ENA
ena_two => b_q[3].ENA
ena_two => b_q[2].ENA
reset => b_q[1].ACLR
reset => b_q[2].ACLR
reset => b_q[3].ACLR
reset => b_q[4].ACLR
reset => b_q[5].ACLR
reset => b_q[6].ACLR
reset => b_q[7].ACLR
reset => b_q[8].ACLR
a[1] => auk_rs_gfmul:gf_mul.a[1]
a[2] => auk_rs_gfmul:gf_mul.a[2]
a[3] => auk_rs_gfmul:gf_mul.a[3]
a[4] => auk_rs_gfmul:gf_mul.a[4]
a[5] => auk_rs_gfmul:gf_mul.a[5]
a[6] => auk_rs_gfmul:gf_mul.a[6]
a[7] => auk_rs_gfmul:gf_mul.a[7]
a[8] => auk_rs_gfmul:gf_mul.a[8]
d[1] => altsyncram:rom.address_a[0]
d[2] => altsyncram:rom.address_a[1]
d[3] => altsyncram:rom.address_a[2]
d[4] => altsyncram:rom.address_a[3]
d[5] => altsyncram:rom.address_a[4]
d[6] => altsyncram:rom.address_a[5]
d[7] => altsyncram:rom.address_a[6]
d[8] => altsyncram:rom.address_a[7]
c[1] <= auk_rs_gfmul:gf_mul.c[1]
c[2] <= auk_rs_gfmul:gf_mul.c[2]
c[3] <= auk_rs_gfmul:gf_mul.c[3]
c[4] <= auk_rs_gfmul:gf_mul.c[4]
c[5] <= auk_rs_gfmul:gf_mul.c[5]
c[6] <= auk_rs_gfmul:gf_mul.c[6]
c[7] <= auk_rs_gfmul:gf_mul.c[7]
c[8] <= auk_rs_gfmul:gf_mul.c[8]


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|altsyncram:rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_udq3:auto_generated.address_a[0]
address_a[1] => altsyncram_udq3:auto_generated.address_a[1]
address_a[2] => altsyncram_udq3:auto_generated.address_a[2]
address_a[3] => altsyncram_udq3:auto_generated.address_a[3]
address_a[4] => altsyncram_udq3:auto_generated.address_a[4]
address_a[5] => altsyncram_udq3:auto_generated.address_a[5]
address_a[6] => altsyncram_udq3:auto_generated.address_a[6]
address_a[7] => altsyncram_udq3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_udq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_udq3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_udq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_udq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_udq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_udq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_udq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_udq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_udq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_udq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|altsyncram:rom|altsyncram_udq3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|auk_rs_gfmul:gf_mul
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl
clk => altsyncram:RAM_DP_12.clock0
clk => align1_err_bis[1].CLK
clk => align1_err_bis[2].CLK
clk => align1_err_bis[3].CLK
clk => align1_err_bis[4].CLK
clk => align1_err_bis[5].CLK
clk => align1_err_bis[6].CLK
clk => align1_err_bis[7].CLK
clk => align1_err_bis[8].CLK
clk => align1_bis[1].CLK
clk => align1_bis[2].CLK
clk => align1_bis[3].CLK
clk => align1_bis[4].CLK
clk => align1_bis[5].CLK
clk => align1_bis[6].CLK
clk => align1_bis[7].CLK
clk => align1_bis[8].CLK
clk => eop_gen_pipe_ena_2[1].CLK
clk => eop_gen_pipe_ena_2[2].CLK
clk => sop_source_pipe[1].CLK
clk => sop_source_pipe[2].CLK
clk => sop_source_pipe[3].CLK
clk => sop_source_pipe[4].CLK
clk => eop_source_pipe[1].CLK
clk => eop_source_pipe[2].CLK
clk => eop_source_pipe[3].CLK
clk => eop_source_pipe[4].CLK
clk => data_val_pipe.CLK
clk => sop_source_shunt.CLK
clk => eop_source_shunt.CLK
clk => val_source_q.CLK
clk => data_val_shunt.CLK
clk => rsout_shunt[1].CLK
clk => rsout_shunt[2].CLK
clk => rsout_shunt[3].CLK
clk => rsout_shunt[4].CLK
clk => rsout_shunt[5].CLK
clk => rsout_shunt[6].CLK
clk => rsout_shunt[7].CLK
clk => rsout_shunt[8].CLK
clk => rsoutff_q[1].CLK
clk => rsoutff_q[2].CLK
clk => rsoutff_q[3].CLK
clk => rsoutff_q[4].CLK
clk => rsoutff_q[5].CLK
clk => rsoutff_q[6].CLK
clk => rsoutff_q[7].CLK
clk => rsoutff_q[8].CLK
clk => rserr_shunt[1].CLK
clk => rserr_shunt[2].CLK
clk => rserr_shunt[3].CLK
clk => rserr_shunt[4].CLK
clk => rserr_shunt[5].CLK
clk => rserr_shunt[6].CLK
clk => rserr_shunt[7].CLK
clk => rserr_shunt[8].CLK
clk => rserrff_q[1].CLK
clk => rserrff_q[2].CLK
clk => rserrff_q[3].CLK
clk => rserrff_q[4].CLK
clk => rserrff_q[5].CLK
clk => rserrff_q[6].CLK
clk => rserrff_q[7].CLK
clk => rserrff_q[8].CLK
clk => numroots[1].CLK
clk => numroots[2].CLK
clk => numroots[3].CLK
clk => numroots[4].CLK
clk => num_err_sym[1]~reg0.CLK
clk => num_err_sym[2]~reg0.CLK
clk => num_err_sym[3]~reg0.CLK
clk => num_err_sym[4]~reg0.CLK
clk => decfail_bis.CLK
clk => decfail_1q.CLK
clk => numerr_ctrl_lf2[0].CLK
clk => numerr_ctrl_lf2[1].CLK
clk => numerr_ctrl_lf2[2].CLK
clk => numerr_ctrl_lf2[3].CLK
clk => decfail_lf[1].CLK
clk => decfail_lf[2].CLK
clk => decfail_lf[3].CLK
clk => numerr_lf[1][1].CLK
clk => numerr_lf[1][2].CLK
clk => numerr_lf[1][3].CLK
clk => numerr_lf[1][4].CLK
clk => numerr_lf[2][1].CLK
clk => numerr_lf[2][2].CLK
clk => numerr_lf[2][3].CLK
clk => numerr_lf[2][4].CLK
clk => numerr_lf[3][1].CLK
clk => numerr_lf[3][2].CLK
clk => numerr_lf[3][3].CLK
clk => numerr_lf[3][4].CLK
clk => numerr_ctrl[0].CLK
clk => numerr_ctrl[1].CLK
clk => numerr_ctrl[2].CLK
clk => numerrhold_q[1][1].CLK
clk => numerrhold_q[1][2].CLK
clk => numerrhold_q[1][3].CLK
clk => numerrhold_q[1][4].CLK
clk => numerrhold_q[2][1].CLK
clk => numerrhold_q[2][2].CLK
clk => numerrhold_q[2][3].CLK
clk => numerrhold_q[2][4].CLK
clk => forout_del.CLK
clk => throut_del.CLK
clk => twoout_del.CLK
clk => oneout_del.CLK
clk => tmp_del[1].CLK
clk => tmp_del[2].CLK
clk => tmp_del[3].CLK
clk => tmp_del[4].CLK
clk => toggle_cnt_del[1].CLK
clk => toggle_cnt_del[2].CLK
clk => toggle_cnt_del[3].CLK
clk => wr_ptr_ctrl[1].CLK
clk => wr_ptr_ctrl[2].CLK
clk => wr_ptr_ctrl[3].CLK
clk => pipe_wr_ptr[1][1].CLK
clk => pipe_wr_ptr[1][2].CLK
clk => pipe_wr_ptr[1][3].CLK
clk => pipe_wr_ptr[1][4].CLK
clk => pipe_wr_ptr[1][5].CLK
clk => pipe_wr_ptr[1][6].CLK
clk => pipe_wr_ptr[1][7].CLK
clk => pipe_wr_ptr[1][8].CLK
clk => pipe_wr_ptr[2][1].CLK
clk => pipe_wr_ptr[2][2].CLK
clk => pipe_wr_ptr[2][3].CLK
clk => pipe_wr_ptr[2][4].CLK
clk => pipe_wr_ptr[2][5].CLK
clk => pipe_wr_ptr[2][6].CLK
clk => pipe_wr_ptr[2][7].CLK
clk => pipe_wr_ptr[2][8].CLK
clk => lf_pull_cwsize_q.CLK
clk => rd_ge_block_size_q.CLK
clk => seed_cnt_eq_zero_q.CLK
clk => chn_end_point_q.CLK
clk => dav_source_gen.CLK
clk => dav_source_del[1].CLK
clk => dav_source_del[2].CLK
clk => rd_errvec_altern[1].CLK
clk => rd_errvec_altern[2].CLK
clk => wr_errvec_altern[1].CLK
clk => wr_errvec_altern[2].CLK
clk => readadd[1].CLK
clk => readadd[2].CLK
clk => readadd[3].CLK
clk => readadd[4].CLK
clk => readadd[5].CLK
clk => readadd[6].CLK
clk => readadd[7].CLK
clk => readadd[8].CLK
clk => seed_cnt[1].CLK
clk => seed_cnt[2].CLK
clk => seed_cnt[3].CLK
clk => seed_cnt[4].CLK
clk => seed_cnt[5].CLK
clk => seed_cnt[6].CLK
clk => seed_cnt[7].CLK
clk => seed_cnt[8].CLK
clk => lf_status_ram_ctrl[1].CLK
clk => lf_status_ram_ctrl[2].CLK
clk => lf_status_ram_ctrl[3].CLK
clk => lf_status_ram_ctrl[4].CLK
clk => lf_status_ram_ctrl[5].CLK
clk => lf_status_swap[1].CLK
clk => lf_status_swap[2].CLK
clk => lf_status_swap[3].CLK
clk => lf_status_swap[4].CLK
clk => lf_status_swap[5].CLK
clk => lf_status_cwsize[1].CLK
clk => lf_status_cwsize[2].CLK
clk => lf_status_cwsize[3].CLK
clk => lf_status_cwsize[4].CLK
clk => lf_status_cwsize[5].CLK
clk => lf_cw_size_ptr[4][1].CLK
clk => lf_cw_size_ptr[4][2].CLK
clk => lf_cw_size_ptr[4][3].CLK
clk => lf_cw_size_ptr[4][4].CLK
clk => lf_cw_size_ptr[4][5].CLK
clk => lf_cw_size_ptr[4][6].CLK
clk => lf_cw_size_ptr[4][7].CLK
clk => lf_cw_size_ptr[4][8].CLK
clk => lf_cw_size_ptr[3][1].CLK
clk => lf_cw_size_ptr[3][2].CLK
clk => lf_cw_size_ptr[3][3].CLK
clk => lf_cw_size_ptr[3][4].CLK
clk => lf_cw_size_ptr[3][5].CLK
clk => lf_cw_size_ptr[3][6].CLK
clk => lf_cw_size_ptr[3][7].CLK
clk => lf_cw_size_ptr[3][8].CLK
clk => lf_cw_size_ptr[2][1].CLK
clk => lf_cw_size_ptr[2][2].CLK
clk => lf_cw_size_ptr[2][3].CLK
clk => lf_cw_size_ptr[2][4].CLK
clk => lf_cw_size_ptr[2][5].CLK
clk => lf_cw_size_ptr[2][6].CLK
clk => lf_cw_size_ptr[2][7].CLK
clk => lf_cw_size_ptr[2][8].CLK
clk => lf_cw_size_ptr[1][1].CLK
clk => lf_cw_size_ptr[1][2].CLK
clk => lf_cw_size_ptr[1][3].CLK
clk => lf_cw_size_ptr[1][4].CLK
clk => lf_cw_size_ptr[1][5].CLK
clk => lf_cw_size_ptr[1][6].CLK
clk => lf_cw_size_ptr[1][7].CLK
clk => lf_cw_size_ptr[1][8].CLK
clk => ena_syn_int_q.CLK
clk => writeadd[1].CLK
clk => writeadd[2].CLK
clk => writeadd[3].CLK
clk => writeadd[4].CLK
clk => writeadd[5].CLK
clk => writeadd[6].CLK
clk => writeadd[7].CLK
clk => writeadd[8].CLK
clk => load_status.CLK
clk => wr_errvec_ctrl.CLK
clk => sink_eop_c.CLK
clk => syn_transfer.CLK
clk => altsyncram:RAM_DP_12.clock1
clk => altsyncram:RAM_DP_34.clock0
clk => altsyncram:RAM_DP_34.clock1
clk => altsyncram:RAM_DP_err_value.clock0
clk => altsyncram:RAM_DP_err_value.clock1
clk => atl_buffer_state~1.DATAIN
clk => syn_bms_chn_synch_ctrl~1.DATAIN
clk => ena_ctrl_state~1.DATAIN
clk => rd_state~1.DATAIN
clk => wr_state~1.DATAIN
clk => readadd_ctrl~1.DATAIN
clk => chn_status~1.DATAIN
clk => bms_status~1.DATAIN
reset => align1_err_bis[1].ACLR
reset => align1_err_bis[2].ACLR
reset => align1_err_bis[3].ACLR
reset => align1_err_bis[4].ACLR
reset => align1_err_bis[5].ACLR
reset => align1_err_bis[6].ACLR
reset => align1_err_bis[7].ACLR
reset => align1_err_bis[8].ACLR
reset => align1_bis[1].ACLR
reset => align1_bis[2].ACLR
reset => align1_bis[3].ACLR
reset => align1_bis[4].ACLR
reset => align1_bis[5].ACLR
reset => align1_bis[6].ACLR
reset => align1_bis[7].ACLR
reset => align1_bis[8].ACLR
reset => eop_gen_pipe_ena_2[1].ACLR
reset => eop_gen_pipe_ena_2[2].ACLR
reset => sop_source_pipe[1].ACLR
reset => sop_source_pipe[2].ACLR
reset => sop_source_pipe[3].ACLR
reset => sop_source_pipe[4].ACLR
reset => eop_source_pipe[1].ACLR
reset => eop_source_pipe[2].ACLR
reset => eop_source_pipe[3].ACLR
reset => eop_source_pipe[4].ACLR
reset => data_val_pipe.ACLR
reset => sop_source_shunt.ACLR
reset => eop_source_shunt.ACLR
reset => val_source_q.ACLR
reset => data_val_shunt.ACLR
reset => rsout_shunt[1].ACLR
reset => rsout_shunt[2].ACLR
reset => rsout_shunt[3].ACLR
reset => rsout_shunt[4].ACLR
reset => rsout_shunt[5].ACLR
reset => rsout_shunt[6].ACLR
reset => rsout_shunt[7].ACLR
reset => rsout_shunt[8].ACLR
reset => rsoutff_q[1].ACLR
reset => rsoutff_q[2].ACLR
reset => rsoutff_q[3].ACLR
reset => rsoutff_q[4].ACLR
reset => rsoutff_q[5].ACLR
reset => rsoutff_q[6].ACLR
reset => rsoutff_q[7].ACLR
reset => rsoutff_q[8].ACLR
reset => rserr_shunt[1].ACLR
reset => rserr_shunt[2].ACLR
reset => rserr_shunt[3].ACLR
reset => rserr_shunt[4].ACLR
reset => rserr_shunt[5].ACLR
reset => rserr_shunt[6].ACLR
reset => rserr_shunt[7].ACLR
reset => rserr_shunt[8].ACLR
reset => rserrff_q[1].ACLR
reset => rserrff_q[2].ACLR
reset => rserrff_q[3].ACLR
reset => rserrff_q[4].ACLR
reset => rserrff_q[5].ACLR
reset => rserrff_q[6].ACLR
reset => rserrff_q[7].ACLR
reset => rserrff_q[8].ACLR
reset => numroots[1].ACLR
reset => numroots[2].ACLR
reset => numroots[3].ACLR
reset => numroots[4].ACLR
reset => num_err_sym[1]~reg0.ACLR
reset => num_err_sym[2]~reg0.ACLR
reset => num_err_sym[3]~reg0.ACLR
reset => num_err_sym[4]~reg0.ACLR
reset => decfail_bis.ACLR
reset => decfail_1q.ACLR
reset => numerr_ctrl_lf2[0].ACLR
reset => numerr_ctrl_lf2[1].ACLR
reset => numerr_ctrl_lf2[2].ACLR
reset => numerr_ctrl_lf2[3].PRESET
reset => decfail_lf[1].ACLR
reset => decfail_lf[2].ACLR
reset => decfail_lf[3].ACLR
reset => numerr_lf[1][1].ACLR
reset => numerr_lf[1][2].ACLR
reset => numerr_lf[1][3].ACLR
reset => numerr_lf[1][4].ACLR
reset => numerr_lf[2][1].ACLR
reset => numerr_lf[2][2].ACLR
reset => numerr_lf[2][3].ACLR
reset => numerr_lf[2][4].ACLR
reset => numerr_lf[3][1].ACLR
reset => numerr_lf[3][2].ACLR
reset => numerr_lf[3][3].ACLR
reset => numerr_lf[3][4].ACLR
reset => numerr_ctrl[0].ACLR
reset => numerr_ctrl[1].ACLR
reset => numerr_ctrl[2].PRESET
reset => numerrhold_q[1][1].ACLR
reset => numerrhold_q[1][2].ACLR
reset => numerrhold_q[1][3].ACLR
reset => numerrhold_q[1][4].ACLR
reset => numerrhold_q[2][1].ACLR
reset => numerrhold_q[2][2].ACLR
reset => numerrhold_q[2][3].ACLR
reset => numerrhold_q[2][4].ACLR
reset => forout_del.ACLR
reset => throut_del.ACLR
reset => twoout_del.ACLR
reset => oneout_del.ACLR
reset => tmp_del[1].ACLR
reset => tmp_del[2].ACLR
reset => tmp_del[3].ACLR
reset => tmp_del[4].ACLR
reset => toggle_cnt_del[1].ACLR
reset => toggle_cnt_del[2].ACLR
reset => toggle_cnt_del[3].ACLR
reset => wr_ptr_ctrl[1].ACLR
reset => wr_ptr_ctrl[2].ACLR
reset => wr_ptr_ctrl[3].PRESET
reset => pipe_wr_ptr[1][1].ACLR
reset => pipe_wr_ptr[1][2].ACLR
reset => pipe_wr_ptr[1][3].ACLR
reset => pipe_wr_ptr[1][4].ACLR
reset => pipe_wr_ptr[1][5].ACLR
reset => pipe_wr_ptr[1][6].ACLR
reset => pipe_wr_ptr[1][7].ACLR
reset => pipe_wr_ptr[1][8].ACLR
reset => pipe_wr_ptr[2][1].ACLR
reset => pipe_wr_ptr[2][2].ACLR
reset => pipe_wr_ptr[2][3].ACLR
reset => pipe_wr_ptr[2][4].ACLR
reset => pipe_wr_ptr[2][5].ACLR
reset => pipe_wr_ptr[2][6].ACLR
reset => pipe_wr_ptr[2][7].ACLR
reset => pipe_wr_ptr[2][8].ACLR
reset => lf_pull_cwsize_q.ACLR
reset => rd_ge_block_size_q.ACLR
reset => seed_cnt_eq_zero_q.ACLR
reset => chn_end_point_q.ACLR
reset => dav_source_gen.ACLR
reset => dav_source_del[1].ACLR
reset => dav_source_del[2].ACLR
reset => rd_errvec_altern[1].ACLR
reset => rd_errvec_altern[2].ACLR
reset => wr_errvec_altern[1].ACLR
reset => wr_errvec_altern[2].ACLR
reset => readadd[1].ACLR
reset => readadd[2].ACLR
reset => readadd[3].ACLR
reset => readadd[4].ACLR
reset => readadd[5].ACLR
reset => readadd[6].ACLR
reset => readadd[7].ACLR
reset => readadd[8].ACLR
reset => seed_cnt[1].ACLR
reset => seed_cnt[2].ACLR
reset => seed_cnt[3].ACLR
reset => seed_cnt[4].ACLR
reset => seed_cnt[5].ACLR
reset => seed_cnt[6].ACLR
reset => seed_cnt[7].ACLR
reset => seed_cnt[8].ACLR
reset => lf_status_ram_ctrl[1].PRESET
reset => lf_status_ram_ctrl[2].ACLR
reset => lf_status_ram_ctrl[3].ACLR
reset => lf_status_ram_ctrl[4].ACLR
reset => lf_status_ram_ctrl[5].ACLR
reset => lf_status_swap[1].PRESET
reset => lf_status_swap[2].ACLR
reset => lf_status_swap[3].ACLR
reset => lf_status_swap[4].ACLR
reset => lf_status_swap[5].ACLR
reset => lf_status_cwsize[1].PRESET
reset => lf_status_cwsize[2].ACLR
reset => lf_status_cwsize[3].ACLR
reset => lf_status_cwsize[4].ACLR
reset => lf_status_cwsize[5].ACLR
reset => lf_cw_size_ptr[4][1].ACLR
reset => lf_cw_size_ptr[4][2].ACLR
reset => lf_cw_size_ptr[4][3].ACLR
reset => lf_cw_size_ptr[4][4].ACLR
reset => lf_cw_size_ptr[4][5].ACLR
reset => lf_cw_size_ptr[4][6].ACLR
reset => lf_cw_size_ptr[4][7].ACLR
reset => lf_cw_size_ptr[4][8].ACLR
reset => lf_cw_size_ptr[3][1].ACLR
reset => lf_cw_size_ptr[3][2].ACLR
reset => lf_cw_size_ptr[3][3].ACLR
reset => lf_cw_size_ptr[3][4].ACLR
reset => lf_cw_size_ptr[3][5].ACLR
reset => lf_cw_size_ptr[3][6].ACLR
reset => lf_cw_size_ptr[3][7].ACLR
reset => lf_cw_size_ptr[3][8].ACLR
reset => lf_cw_size_ptr[2][1].ACLR
reset => lf_cw_size_ptr[2][2].ACLR
reset => lf_cw_size_ptr[2][3].ACLR
reset => lf_cw_size_ptr[2][4].ACLR
reset => lf_cw_size_ptr[2][5].ACLR
reset => lf_cw_size_ptr[2][6].ACLR
reset => lf_cw_size_ptr[2][7].ACLR
reset => lf_cw_size_ptr[2][8].ACLR
reset => lf_cw_size_ptr[1][1].ACLR
reset => lf_cw_size_ptr[1][2].ACLR
reset => lf_cw_size_ptr[1][3].ACLR
reset => lf_cw_size_ptr[1][4].ACLR
reset => lf_cw_size_ptr[1][5].ACLR
reset => lf_cw_size_ptr[1][6].ACLR
reset => lf_cw_size_ptr[1][7].ACLR
reset => lf_cw_size_ptr[1][8].ACLR
reset => ena_syn_int_q.ACLR
reset => writeadd[1].ACLR
reset => writeadd[2].ACLR
reset => writeadd[3].ACLR
reset => writeadd[4].ACLR
reset => writeadd[5].ACLR
reset => writeadd[6].ACLR
reset => writeadd[7].ACLR
reset => writeadd[8].ACLR
reset => load_status.ACLR
reset => wr_errvec_ctrl.ACLR
reset => sink_eop_c.ACLR
reset => syn_transfer.ACLR
reset => atl_buffer_state~3.DATAIN
reset => syn_bms_chn_synch_ctrl~3.DATAIN
reset => ena_ctrl_state~3.DATAIN
reset => rd_state~3.DATAIN
reset => wr_state~3.DATAIN
reset => readadd_ctrl~3.DATAIN
reset => chn_status~3.DATAIN
reset => bms_status~3.DATAIN
bypass => bypass_int.IN1
polyzero => counter_b.IN1
polyzero => decfail_gen_d.OUTPUTSELECT
polyzero => counter_b.IN0
polyzero => counter_b.IN1
bms_done => syn_bms_chn_synch_FSM.IN0
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => FSM_bms.IN0
bms_done => Selector18.IN2
bms_done => load_chn_int.IN1
bms_done => FSM_chn.IN1
bms_done => FSM_chn.IN1
bms_done => syn_load.IN0
bms_done => load_syn_gen.IN1
bms_done => load_syn_gen.DATAB
bms_done => pipe_numerr.IN1
bms_done => pipe_numerr.IN1
bms_done => pipe_numerr.IN1
bms_done => FSM_bms.IN0
bms_done => Selector19.IN1
bms_done => FSM_chn.IN1
bms_done => syn_bms_chn_synch_FSM.IN0
bms_done => syn_bms_chn_synch_FSM.IN1
numerr_bms[1] => numerrhold_q.DATAB
numerr_bms[1] => numerrhold_q.DATAB
numerr_bms[2] => numerrhold_q.DATAB
numerr_bms[2] => numerrhold_q.DATAB
numerr_bms[3] => numerrhold_q.DATAB
numerr_bms[3] => numerrhold_q.DATAB
numerr_bms[4] => numerrhold_q.DATAB
numerr_bms[4] => numerrhold_q.DATAB
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
numcheck_bms[1] <= <GND>
numcheck_bms[2] <= <GND>
numcheck_bms[3] <= <GND>
numcheck_bms[4] <= <GND>
sink_ena_master <= sink_ena_master_int.DB_MAX_OUTPUT_PORT_TYPE
sink_val => ena_syn_int.IN1
sink_val => FSM_ena_ctrl.IN1
sink_val => FSM_ena_ctrl.IN1
sink_val_q => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_sop_q => ~NO_FANOUT~
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => syn_bms_chn_synch_FSM.IN0
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => sink_eop_c.DATAIN
sink_eop_q => syn_bms_chn_synch_FSM.IN1
sink_eop_q => Selector9.IN3
sink_eop_q => Selector10.IN3
sink_eop_q => Selector11.IN3
sink_eop_q => Selector12.IN3
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => cwsize_logic_fifo.IN1
sink_eop_q => clk_atl.IN1
sink_eop_q => FSM_bms.IN1
sink_eop_q => FSM_bms.IN1
sink_eop_q => pipe_ptr.IN1
sink_eop_q => pipe_ptr.IN1
sink_eop_q => pipe_ptr.IN1
sink_eop_q => pipe_ptr.IN1
sink_eop_q => pipe_ptr.IN1
sink_eop_q => syn_load.IN1
sink_eop_q => clk_atl.IN1
sink_eop_q => FSM_bms.IN1
sink_eop_q => Selector9.IN1
sink_eop_q => Selector10.IN1
sink_eop_q => Selector11.IN1
sink_eop_q => Selector12.IN1
sink_eop_q => cnt_a.IN1
sink_eop_q => cwsize_logic_fifo.IN1
sink_eop_q => pipe_ptr.IN1
rsin[1] => altsyncram:RAM_DP_12.data_a[0]
rsin[1] => altsyncram:RAM_DP_34.data_a[0]
rsin[2] => altsyncram:RAM_DP_12.data_a[1]
rsin[2] => altsyncram:RAM_DP_34.data_a[1]
rsin[3] => altsyncram:RAM_DP_12.data_a[2]
rsin[3] => altsyncram:RAM_DP_34.data_a[2]
rsin[4] => altsyncram:RAM_DP_12.data_a[3]
rsin[4] => altsyncram:RAM_DP_34.data_a[3]
rsin[5] => altsyncram:RAM_DP_12.data_a[4]
rsin[5] => altsyncram:RAM_DP_34.data_a[4]
rsin[6] => altsyncram:RAM_DP_12.data_a[5]
rsin[6] => altsyncram:RAM_DP_34.data_a[5]
rsin[7] => altsyncram:RAM_DP_12.data_a[6]
rsin[7] => altsyncram:RAM_DP_34.data_a[6]
rsin[8] => altsyncram:RAM_DP_12.data_a[7]
rsin[8] => altsyncram:RAM_DP_34.data_a[7]
errvec[1] => altsyncram:RAM_DP_err_value.data_a[0]
errvec[2] => altsyncram:RAM_DP_err_value.data_a[1]
errvec[3] => altsyncram:RAM_DP_err_value.data_a[2]
errvec[4] => altsyncram:RAM_DP_err_value.data_a[3]
errvec[5] => altsyncram:RAM_DP_err_value.data_a[4]
errvec[6] => altsyncram:RAM_DP_err_value.data_a[5]
errvec[7] => altsyncram:RAM_DP_err_value.data_a[6]
errvec[8] => altsyncram:RAM_DP_err_value.data_a[7]
load_syn <= load_syn_gen.DB_MAX_OUTPUT_PORT_TYPE
bms_clear <= load_syn_gen.DB_MAX_OUTPUT_PORT_TYPE
load_chn <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
ena_syn <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
ena_syn_q <= ena_syn_int_q.DB_MAX_OUTPUT_PORT_TYPE
ena_bms <= <VCC>
ena_chn <= <VCC>
continuous_mode <= <GND>
rsout[1] <= rsoutff_q[1].DB_MAX_OUTPUT_PORT_TYPE
rsout[2] <= rsoutff_q[2].DB_MAX_OUTPUT_PORT_TYPE
rsout[3] <= rsoutff_q[3].DB_MAX_OUTPUT_PORT_TYPE
rsout[4] <= rsoutff_q[4].DB_MAX_OUTPUT_PORT_TYPE
rsout[5] <= rsoutff_q[5].DB_MAX_OUTPUT_PORT_TYPE
rsout[6] <= rsoutff_q[6].DB_MAX_OUTPUT_PORT_TYPE
rsout[7] <= rsoutff_q[7].DB_MAX_OUTPUT_PORT_TYPE
rsout[8] <= rsoutff_q[8].DB_MAX_OUTPUT_PORT_TYPE
rserr[1] <= rserrff_q[1].DB_MAX_OUTPUT_PORT_TYPE
rserr[2] <= rserrff_q[2].DB_MAX_OUTPUT_PORT_TYPE
rserr[3] <= rserrff_q[3].DB_MAX_OUTPUT_PORT_TYPE
rserr[4] <= rserrff_q[4].DB_MAX_OUTPUT_PORT_TYPE
rserr[5] <= rserrff_q[5].DB_MAX_OUTPUT_PORT_TYPE
rserr[6] <= rserrff_q[6].DB_MAX_OUTPUT_PORT_TYPE
rserr[7] <= rserrff_q[7].DB_MAX_OUTPUT_PORT_TYPE
rserr[8] <= rserrff_q[8].DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[1] <= num_err_sym[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[2] <= num_err_sym[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[3] <= num_err_sym[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[4] <= num_err_sym[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit[1] <= <GND>
num_err_bit[2] <= <GND>
num_err_bit[3] <= <GND>
num_err_bit[4] <= <GND>
num_err_bit[5] <= <GND>
num_err_bit[6] <= <GND>
num_err_bit0[1] <= <GND>
num_err_bit0[2] <= <GND>
num_err_bit0[3] <= <GND>
num_err_bit0[4] <= <GND>
num_err_bit0[5] <= <GND>
num_err_bit0[6] <= <GND>
num_err_bit1[1] <= <GND>
num_err_bit1[2] <= <GND>
num_err_bit1[3] <= <GND>
num_err_bit1[4] <= <GND>
num_err_bit1[5] <= <GND>
num_err_bit1[6] <= <GND>
source_ena => FSM_out.IN1
source_ena => FSM_out.IN1
source_ena => val_source_q.IN1
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => FSM_out.IN1
source_ena => rserrff_q[8].ENA
source_ena => rserrff_q[7].ENA
source_ena => rserrff_q[6].ENA
source_ena => rserrff_q[5].ENA
source_ena => rserrff_q[4].ENA
source_ena => rserrff_q[3].ENA
source_ena => rserrff_q[2].ENA
source_ena => rserrff_q[1].ENA
source_ena => rsoutff_q[8].ENA
source_ena => rsoutff_q[7].ENA
source_ena => rsoutff_q[6].ENA
source_ena => rsoutff_q[5].ENA
source_ena => rsoutff_q[4].ENA
source_ena => rsoutff_q[3].ENA
source_ena => rsoutff_q[2].ENA
source_ena => rsoutff_q[1].ENA
source_ena => data_val_pipe.ENA
source_ena => eop_source_pipe[4].ENA
source_ena => sop_source_pipe[4].ENA
source_val <= source_val.DB_MAX_OUTPUT_PORT_TYPE
source_sop <= sop_source_pipe[4].DB_MAX_OUTPUT_PORT_TYPE
source_eop <= eop_source_pipe[4].DB_MAX_OUTPUT_PORT_TYPE
decfail <= decfail_bis.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_12
wren_a => altsyncram_mj43:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mj43:auto_generated.data_a[0]
data_a[1] => altsyncram_mj43:auto_generated.data_a[1]
data_a[2] => altsyncram_mj43:auto_generated.data_a[2]
data_a[3] => altsyncram_mj43:auto_generated.data_a[3]
data_a[4] => altsyncram_mj43:auto_generated.data_a[4]
data_a[5] => altsyncram_mj43:auto_generated.data_a[5]
data_a[6] => altsyncram_mj43:auto_generated.data_a[6]
data_a[7] => altsyncram_mj43:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mj43:auto_generated.address_a[0]
address_a[1] => altsyncram_mj43:auto_generated.address_a[1]
address_a[2] => altsyncram_mj43:auto_generated.address_a[2]
address_a[3] => altsyncram_mj43:auto_generated.address_a[3]
address_a[4] => altsyncram_mj43:auto_generated.address_a[4]
address_a[5] => altsyncram_mj43:auto_generated.address_a[5]
address_a[6] => altsyncram_mj43:auto_generated.address_a[6]
address_a[7] => altsyncram_mj43:auto_generated.address_a[7]
address_a[8] => altsyncram_mj43:auto_generated.address_a[8]
address_b[0] => altsyncram_mj43:auto_generated.address_b[0]
address_b[1] => altsyncram_mj43:auto_generated.address_b[1]
address_b[2] => altsyncram_mj43:auto_generated.address_b[2]
address_b[3] => altsyncram_mj43:auto_generated.address_b[3]
address_b[4] => altsyncram_mj43:auto_generated.address_b[4]
address_b[5] => altsyncram_mj43:auto_generated.address_b[5]
address_b[6] => altsyncram_mj43:auto_generated.address_b[6]
address_b[7] => altsyncram_mj43:auto_generated.address_b[7]
address_b[8] => altsyncram_mj43:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mj43:auto_generated.clock0
clock1 => altsyncram_mj43:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_mj43:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mj43:auto_generated.q_b[0]
q_b[1] <= altsyncram_mj43:auto_generated.q_b[1]
q_b[2] <= altsyncram_mj43:auto_generated.q_b[2]
q_b[3] <= altsyncram_mj43:auto_generated.q_b[3]
q_b[4] <= altsyncram_mj43:auto_generated.q_b[4]
q_b[5] <= altsyncram_mj43:auto_generated.q_b[5]
q_b[6] <= altsyncram_mj43:auto_generated.q_b[6]
q_b[7] <= altsyncram_mj43:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_12|altsyncram_mj43:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_34
wren_a => altsyncram_mj43:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mj43:auto_generated.data_a[0]
data_a[1] => altsyncram_mj43:auto_generated.data_a[1]
data_a[2] => altsyncram_mj43:auto_generated.data_a[2]
data_a[3] => altsyncram_mj43:auto_generated.data_a[3]
data_a[4] => altsyncram_mj43:auto_generated.data_a[4]
data_a[5] => altsyncram_mj43:auto_generated.data_a[5]
data_a[6] => altsyncram_mj43:auto_generated.data_a[6]
data_a[7] => altsyncram_mj43:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mj43:auto_generated.address_a[0]
address_a[1] => altsyncram_mj43:auto_generated.address_a[1]
address_a[2] => altsyncram_mj43:auto_generated.address_a[2]
address_a[3] => altsyncram_mj43:auto_generated.address_a[3]
address_a[4] => altsyncram_mj43:auto_generated.address_a[4]
address_a[5] => altsyncram_mj43:auto_generated.address_a[5]
address_a[6] => altsyncram_mj43:auto_generated.address_a[6]
address_a[7] => altsyncram_mj43:auto_generated.address_a[7]
address_a[8] => altsyncram_mj43:auto_generated.address_a[8]
address_b[0] => altsyncram_mj43:auto_generated.address_b[0]
address_b[1] => altsyncram_mj43:auto_generated.address_b[1]
address_b[2] => altsyncram_mj43:auto_generated.address_b[2]
address_b[3] => altsyncram_mj43:auto_generated.address_b[3]
address_b[4] => altsyncram_mj43:auto_generated.address_b[4]
address_b[5] => altsyncram_mj43:auto_generated.address_b[5]
address_b[6] => altsyncram_mj43:auto_generated.address_b[6]
address_b[7] => altsyncram_mj43:auto_generated.address_b[7]
address_b[8] => altsyncram_mj43:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mj43:auto_generated.clock0
clock1 => altsyncram_mj43:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_mj43:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mj43:auto_generated.q_b[0]
q_b[1] <= altsyncram_mj43:auto_generated.q_b[1]
q_b[2] <= altsyncram_mj43:auto_generated.q_b[2]
q_b[3] <= altsyncram_mj43:auto_generated.q_b[3]
q_b[4] <= altsyncram_mj43:auto_generated.q_b[4]
q_b[5] <= altsyncram_mj43:auto_generated.q_b[5]
q_b[6] <= altsyncram_mj43:auto_generated.q_b[6]
q_b[7] <= altsyncram_mj43:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_34|altsyncram_mj43:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_err_value
wren_a => altsyncram_4p43:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4p43:auto_generated.data_a[0]
data_a[1] => altsyncram_4p43:auto_generated.data_a[1]
data_a[2] => altsyncram_4p43:auto_generated.data_a[2]
data_a[3] => altsyncram_4p43:auto_generated.data_a[3]
data_a[4] => altsyncram_4p43:auto_generated.data_a[4]
data_a[5] => altsyncram_4p43:auto_generated.data_a[5]
data_a[6] => altsyncram_4p43:auto_generated.data_a[6]
data_a[7] => altsyncram_4p43:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4p43:auto_generated.address_a[0]
address_a[1] => altsyncram_4p43:auto_generated.address_a[1]
address_a[2] => altsyncram_4p43:auto_generated.address_a[2]
address_a[3] => altsyncram_4p43:auto_generated.address_a[3]
address_a[4] => altsyncram_4p43:auto_generated.address_a[4]
address_a[5] => altsyncram_4p43:auto_generated.address_a[5]
address_a[6] => altsyncram_4p43:auto_generated.address_a[6]
address_a[7] => altsyncram_4p43:auto_generated.address_a[7]
address_a[8] => altsyncram_4p43:auto_generated.address_a[8]
address_a[9] => altsyncram_4p43:auto_generated.address_a[9]
address_b[0] => altsyncram_4p43:auto_generated.address_b[0]
address_b[1] => altsyncram_4p43:auto_generated.address_b[1]
address_b[2] => altsyncram_4p43:auto_generated.address_b[2]
address_b[3] => altsyncram_4p43:auto_generated.address_b[3]
address_b[4] => altsyncram_4p43:auto_generated.address_b[4]
address_b[5] => altsyncram_4p43:auto_generated.address_b[5]
address_b[6] => altsyncram_4p43:auto_generated.address_b[6]
address_b[7] => altsyncram_4p43:auto_generated.address_b[7]
address_b[8] => altsyncram_4p43:auto_generated.address_b[8]
address_b[9] => altsyncram_4p43:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4p43:auto_generated.clock0
clock1 => altsyncram_4p43:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_4p43:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4p43:auto_generated.q_b[0]
q_b[1] <= altsyncram_4p43:auto_generated.q_b[1]
q_b[2] <= altsyncram_4p43:auto_generated.q_b[2]
q_b[3] <= altsyncram_4p43:auto_generated.q_b[3]
q_b[4] <= altsyncram_4p43:auto_generated.q_b[4]
q_b[5] <= altsyncram_4p43:auto_generated.q_b[5]
q_b[6] <= altsyncram_4p43:auto_generated.q_b[6]
q_b[7] <= altsyncram_4p43:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_err_value|altsyncram_4p43:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RS_DE_LANE_QUATUS:m_rx_rs_dec|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker
clk => ready_latency_1.CLK
clk => packet_error_s~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => sink_next_state.start_239.PRESET
reset_n => sink_next_state.run_229.ACLR
reset_n => sink_next_state.st_err_219.ACLR
reset_n => packet_error.no_error_209.PRESET
reset_n => packet_error.miss_sop_199.ACLR
reset_n => packet_error.ue_valid_179.ACLR
reset_n => packet_error.miss_eop_189.ACLR
reset_n => ready_latency_1.ACLR
reset_n => packet_error_s~3.DATAIN
reset_n => sink_state~3.DATAIN
at_sink_ready => ready_latency_1.DATAIN
at_sink_valid => i_ready_n_valid.IN1
at_sink_valid => sink_comb_update.IN1
at_sink_sop => sink_comb_update.IN1
at_sink_sop => sink_comb_update.IN1
at_sink_eop => sink_comb_update.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|remove_chec_symbol:m_remove_chec_symbol
i_clk => r_rs_symbol_cnt[0].CLK
i_clk => r_rs_symbol_cnt[1].CLK
i_clk => r_rs_symbol_cnt[2].CLK
i_clk => r_rs_symbol_cnt[3].CLK
i_clk => r_rs_symbol_cnt[4].CLK
i_clk => r_rs_symbol_cnt[5].CLK
i_clk => r_rs_symbol_cnt[6].CLK
i_clk => r_rs_symbol_cnt[7].CLK
i_clk => r_rs_symbol_cnt[8].CLK
i_clk => r_rs_de_sof_d1.CLK
i_clk => r_rs_de_data_valid_d1.CLK
i_clk => r_rs_de_data_d1[0].CLK
i_clk => r_rs_de_data_d1[1].CLK
i_clk => r_rs_de_data_d1[2].CLK
i_clk => r_rs_de_data_d1[3].CLK
i_clk => r_rs_de_data_d1[4].CLK
i_clk => r_rs_de_data_d1[5].CLK
i_clk => r_rs_de_data_d1[6].CLK
i_clk => r_rs_de_data_d1[7].CLK
i_rst_n => r_rs_de_sof_d1.ACLR
i_rst_n => r_rs_de_data_valid_d1.ACLR
i_rst_n => r_rs_de_data_d1[0].ACLR
i_rst_n => r_rs_de_data_d1[1].ACLR
i_rst_n => r_rs_de_data_d1[2].ACLR
i_rst_n => r_rs_de_data_d1[3].ACLR
i_rst_n => r_rs_de_data_d1[4].ACLR
i_rst_n => r_rs_de_data_d1[5].ACLR
i_rst_n => r_rs_de_data_d1[6].ACLR
i_rst_n => r_rs_de_data_d1[7].ACLR
i_rst_n => r_rs_symbol_cnt[0].ACLR
i_rst_n => r_rs_symbol_cnt[1].ACLR
i_rst_n => r_rs_symbol_cnt[2].ACLR
i_rst_n => r_rs_symbol_cnt[3].ACLR
i_rst_n => r_rs_symbol_cnt[4].ACLR
i_rst_n => r_rs_symbol_cnt[5].ACLR
i_rst_n => r_rs_symbol_cnt[6].ACLR
i_rst_n => r_rs_symbol_cnt[7].ACLR
i_rst_n => r_rs_symbol_cnt[8].ACLR
i_rs_de_data[0] => r_rs_de_data_d1[0].DATAIN
i_rs_de_data[1] => r_rs_de_data_d1[1].DATAIN
i_rs_de_data[2] => r_rs_de_data_d1[2].DATAIN
i_rs_de_data[3] => r_rs_de_data_d1[3].DATAIN
i_rs_de_data[4] => r_rs_de_data_d1[4].DATAIN
i_rs_de_data[5] => r_rs_de_data_d1[5].DATAIN
i_rs_de_data[6] => r_rs_de_data_d1[6].DATAIN
i_rs_de_data[7] => r_rs_de_data_d1[7].DATAIN
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_data_valid => r_rs_de_data_valid_d1.DATAIN
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_symbol_cnt.OUTPUTSELECT
i_rs_de_sof => r_rs_de_sof_d1.DATAIN
i_rs_de_eof => ~NO_FANOUT~
o_rs_re_data[0] <= r_rs_de_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[1] <= r_rs_de_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[2] <= r_rs_de_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[3] <= r_rs_de_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[4] <= r_rs_de_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[5] <= r_rs_de_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[6] <= r_rs_de_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data[7] <= r_rs_de_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_data_valid <= o_rs_re_data_valid.DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_sof <= r_rs_de_sof_d1.DB_MAX_OUTPUT_PORT_TYPE
o_rs_re_eof <= o_rs_re_eof.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface
i_rx_clk => i_rx_clk.IN1
i_rx_rst_n => i_rx_rst_n.IN1
i_rx_data[0] => c_rx_data_x1x4[0].IN1
i_rx_data[1] => c_rx_data_x1x4[1].IN1
i_rx_data[2] => c_rx_data_x1x4[2].IN1
i_rx_data[3] => c_rx_data_x1x4[3].IN1
i_rx_data[4] => c_rx_data_x1x4[4].IN1
i_rx_data[5] => c_rx_data_x1x4[5].IN1
i_rx_data[6] => c_rx_data_x1x4[6].IN1
i_rx_data[7] => c_rx_data_x1x4[7].IN1
i_rx_data[8] => ~NO_FANOUT~
i_rx_data[9] => ~NO_FANOUT~
i_rx_data[10] => ~NO_FANOUT~
i_rx_data[11] => ~NO_FANOUT~
i_rx_data[12] => ~NO_FANOUT~
i_rx_data[13] => ~NO_FANOUT~
i_rx_data[14] => ~NO_FANOUT~
i_rx_data[15] => ~NO_FANOUT~
i_rx_data[16] => ~NO_FANOUT~
i_rx_data[17] => ~NO_FANOUT~
i_rx_data[18] => ~NO_FANOUT~
i_rx_data[19] => ~NO_FANOUT~
i_rx_data[20] => ~NO_FANOUT~
i_rx_data[21] => ~NO_FANOUT~
i_rx_data[22] => ~NO_FANOUT~
i_rx_data[23] => ~NO_FANOUT~
i_rx_data[24] => ~NO_FANOUT~
i_rx_data[25] => ~NO_FANOUT~
i_rx_data[26] => ~NO_FANOUT~
i_rx_data[27] => ~NO_FANOUT~
i_rx_data[28] => ~NO_FANOUT~
i_rx_data[29] => ~NO_FANOUT~
i_rx_data[30] => ~NO_FANOUT~
i_rx_data[31] => ~NO_FANOUT~
i_rx_data_valid => c_rx_fifo_wr_en.IN1
i_rx_sof => c_rx_sof_x1x4.IN1
i_ati_clk => i_ati_clk.IN1
i_ati_rst_n => i_ati_rst_n.IN1
o_ati_val <= r_ati_val.DB_MAX_OUTPUT_PORT_TYPE
o_ati_sof <= r_ati_sof.DB_MAX_OUTPUT_PORT_TYPE
o_ati_eof <= r_ati_eof.DB_MAX_OUTPUT_PORT_TYPE
o_ati_be[0] <= r_ati_be[0].DB_MAX_OUTPUT_PORT_TYPE
o_ati_be[1] <= r_ati_be[1].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[0] <= r_ati_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[1] <= r_ati_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[2] <= r_ati_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[3] <= r_ati_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[4] <= r_ati_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[5] <= r_ati_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[6] <= r_ati_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[7] <= r_ati_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_ati_data[8] <= <GND>
o_ati_data[9] <= <GND>
o_ati_data[10] <= <GND>
o_ati_data[11] <= <GND>
o_ati_data[12] <= <GND>
o_ati_data[13] <= <GND>
o_ati_data[14] <= <GND>
o_ati_data[15] <= <GND>
o_ati_data[16] <= <GND>
o_ati_data[17] <= <GND>
o_ati_data[18] <= <GND>
o_ati_data[19] <= <GND>
o_ati_data[20] <= <GND>
o_ati_data[21] <= <GND>
o_ati_data[22] <= <GND>
o_ati_data[23] <= <GND>
o_ati_data[24] <= <GND>
o_ati_data[25] <= <GND>
o_ati_data[26] <= <GND>
o_ati_data[27] <= <GND>
o_ati_data[28] <= <GND>
o_ati_data[29] <= <GND>
o_ati_data[30] <= <GND>
o_ati_data[31] <= <GND>
i_ati_rdy => c_ati_fifo_rd_en.IN1
i_ati_rdy => always8.IN1
i_ati_rdy => r_ati_val.OUTPUTSELECT
i_ati_rdy => r_ati_sof.OUTPUTSELECT
i_ati_rdy => Selector0.IN3
i_ati_rdy => Selector5.IN2
i_x1_mode => ~NO_FANOUT~
o_rx_9600_or_115200 <= r_rx_9600_or_115200.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo
wrst_n => wrst_n.IN2
wclk => wclk.IN3
winc => winc.IN2
wdata[0] => wdata[0].IN1
wdata[1] => wdata[1].IN1
wdata[2] => wdata[2].IN1
wdata[3] => wdata[3].IN1
wdata[4] => wdata[4].IN1
wdata[5] => wdata[5].IN1
wdata[6] => wdata[6].IN1
wdata[7] => wdata[7].IN1
wdata[8] => wdata[8].IN1
wfull <= wfull.DB_MAX_OUTPUT_PORT_TYPE
rrst_n => rrst_n.IN2
rclk => rclk.IN2
rinc => rinc.IN1
rdata[0] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rempty <= rptr_empty_ga:rptr_empty.rempty


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|sync_r2w_ga:sync_r2w
wq2_rptr[0] <= DFF_:rptr_sync.o_oSig
wq2_rptr[1] <= DFF_:rptr_sync.o_oSig
wq2_rptr[2] <= DFF_:rptr_sync.o_oSig
wq2_rptr[3] <= DFF_:rptr_sync.o_oSig
wq2_rptr[4] <= DFF_:rptr_sync.o_oSig
wq2_rptr[5] <= DFF_:rptr_sync.o_oSig
wq2_rptr[6] <= DFF_:rptr_sync.o_oSig
rptr[0] => rptr[0].IN1
rptr[1] => rptr[1].IN1
rptr[2] => rptr[2].IN1
rptr[3] => rptr[3].IN1
rptr[4] => rptr[4].IN1
rptr[5] => rptr[5].IN1
rptr[6] => rptr[6].IN1
wclk => wclk.IN1
wrst_n => wrst_n.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|sync_r2w_ga:sync_r2w|DFF_:rptr_sync
i_iSig[0] => r_oSig_ms[0].DATAIN
i_iSig[1] => r_oSig_ms[1].DATAIN
i_iSig[2] => r_oSig_ms[2].DATAIN
i_iSig[3] => r_oSig_ms[3].DATAIN
i_iSig[4] => r_oSig_ms[4].DATAIN
i_iSig[5] => r_oSig_ms[5].DATAIN
i_iSig[6] => r_oSig_ms[6].DATAIN
i_aOReset_N => r_oSig[0].ACLR
i_aOReset_N => r_oSig[1].ACLR
i_aOReset_N => r_oSig[2].ACLR
i_aOReset_N => r_oSig[3].ACLR
i_aOReset_N => r_oSig[4].ACLR
i_aOReset_N => r_oSig[5].ACLR
i_aOReset_N => r_oSig[6].ACLR
i_aOReset_N => r_oSig_ms[0].ACLR
i_aOReset_N => r_oSig_ms[1].ACLR
i_aOReset_N => r_oSig_ms[2].ACLR
i_aOReset_N => r_oSig_ms[3].ACLR
i_aOReset_N => r_oSig_ms[4].ACLR
i_aOReset_N => r_oSig_ms[5].ACLR
i_aOReset_N => r_oSig_ms[6].ACLR
i_OClk => r_oSig[0].CLK
i_OClk => r_oSig[1].CLK
i_OClk => r_oSig[2].CLK
i_OClk => r_oSig[3].CLK
i_OClk => r_oSig[4].CLK
i_OClk => r_oSig[5].CLK
i_OClk => r_oSig[6].CLK
i_OClk => r_oSig_ms[0].CLK
i_OClk => r_oSig_ms[1].CLK
i_OClk => r_oSig_ms[2].CLK
i_OClk => r_oSig_ms[3].CLK
i_OClk => r_oSig_ms[4].CLK
i_OClk => r_oSig_ms[5].CLK
i_OClk => r_oSig_ms[6].CLK
o_oSig[0] <= r_oSig[0].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[1] <= r_oSig[1].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[2] <= r_oSig[2].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[3] <= r_oSig[3].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[4] <= r_oSig[4].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[5] <= r_oSig[5].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[6] <= r_oSig[6].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|sync_w2r_ga:sync_w2r
rq2_wptr[0] <= DFF_:rptr_sync.o_oSig
rq2_wptr[1] <= DFF_:rptr_sync.o_oSig
rq2_wptr[2] <= DFF_:rptr_sync.o_oSig
rq2_wptr[3] <= DFF_:rptr_sync.o_oSig
rq2_wptr[4] <= DFF_:rptr_sync.o_oSig
rq2_wptr[5] <= DFF_:rptr_sync.o_oSig
rq2_wptr[6] <= DFF_:rptr_sync.o_oSig
wptr[0] => wptr[0].IN1
wptr[1] => wptr[1].IN1
wptr[2] => wptr[2].IN1
wptr[3] => wptr[3].IN1
wptr[4] => wptr[4].IN1
wptr[5] => wptr[5].IN1
wptr[6] => wptr[6].IN1
rclk => rclk.IN1
rrst_n => rrst_n.IN1


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|sync_w2r_ga:sync_w2r|DFF_:rptr_sync
i_iSig[0] => r_oSig_ms[0].DATAIN
i_iSig[1] => r_oSig_ms[1].DATAIN
i_iSig[2] => r_oSig_ms[2].DATAIN
i_iSig[3] => r_oSig_ms[3].DATAIN
i_iSig[4] => r_oSig_ms[4].DATAIN
i_iSig[5] => r_oSig_ms[5].DATAIN
i_iSig[6] => r_oSig_ms[6].DATAIN
i_aOReset_N => r_oSig[0].ACLR
i_aOReset_N => r_oSig[1].ACLR
i_aOReset_N => r_oSig[2].ACLR
i_aOReset_N => r_oSig[3].ACLR
i_aOReset_N => r_oSig[4].ACLR
i_aOReset_N => r_oSig[5].ACLR
i_aOReset_N => r_oSig[6].ACLR
i_aOReset_N => r_oSig_ms[0].ACLR
i_aOReset_N => r_oSig_ms[1].ACLR
i_aOReset_N => r_oSig_ms[2].ACLR
i_aOReset_N => r_oSig_ms[3].ACLR
i_aOReset_N => r_oSig_ms[4].ACLR
i_aOReset_N => r_oSig_ms[5].ACLR
i_aOReset_N => r_oSig_ms[6].ACLR
i_OClk => r_oSig[0].CLK
i_OClk => r_oSig[1].CLK
i_OClk => r_oSig[2].CLK
i_OClk => r_oSig[3].CLK
i_OClk => r_oSig[4].CLK
i_OClk => r_oSig[5].CLK
i_OClk => r_oSig[6].CLK
i_OClk => r_oSig_ms[0].CLK
i_OClk => r_oSig_ms[1].CLK
i_OClk => r_oSig_ms[2].CLK
i_OClk => r_oSig_ms[3].CLK
i_OClk => r_oSig_ms[4].CLK
i_OClk => r_oSig_ms[5].CLK
i_OClk => r_oSig_ms[6].CLK
o_oSig[0] <= r_oSig[0].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[1] <= r_oSig[1].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[2] <= r_oSig[2].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[3] <= r_oSig[3].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[4] <= r_oSig[4].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[5] <= r_oSig[5].DB_MAX_OUTPUT_PORT_TYPE
o_oSig[6] <= r_oSig[6].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|fifomem_ga:fifomem
rdata[0] <= mem.DATAOUT
rdata[1] <= mem.DATAOUT1
rdata[2] <= mem.DATAOUT2
rdata[3] <= mem.DATAOUT3
rdata[4] <= mem.DATAOUT4
rdata[5] <= mem.DATAOUT5
rdata[6] <= mem.DATAOUT6
rdata[7] <= mem.DATAOUT7
rdata[8] <= mem.DATAOUT8
wdata[0] => mem.data_a[0].DATAIN
wdata[0] => mem.DATAIN
wdata[1] => mem.data_a[1].DATAIN
wdata[1] => mem.DATAIN1
wdata[2] => mem.data_a[2].DATAIN
wdata[2] => mem.DATAIN2
wdata[3] => mem.data_a[3].DATAIN
wdata[3] => mem.DATAIN3
wdata[4] => mem.data_a[4].DATAIN
wdata[4] => mem.DATAIN4
wdata[5] => mem.data_a[5].DATAIN
wdata[5] => mem.DATAIN5
wdata[6] => mem.data_a[6].DATAIN
wdata[6] => mem.DATAIN6
wdata[7] => mem.data_a[7].DATAIN
wdata[7] => mem.DATAIN7
wdata[8] => mem.data_a[8].DATAIN
wdata[8] => mem.DATAIN8
waddr[0] => mem.waddr_a[0].DATAIN
waddr[0] => mem.WADDR
waddr[1] => mem.waddr_a[1].DATAIN
waddr[1] => mem.WADDR1
waddr[2] => mem.waddr_a[2].DATAIN
waddr[2] => mem.WADDR2
waddr[3] => mem.waddr_a[3].DATAIN
waddr[3] => mem.WADDR3
waddr[4] => mem.waddr_a[4].DATAIN
waddr[4] => mem.WADDR4
waddr[5] => mem.waddr_a[5].DATAIN
waddr[5] => mem.WADDR5
raddr[0] => mem.RADDR
raddr[1] => mem.RADDR1
raddr[2] => mem.RADDR2
raddr[3] => mem.RADDR3
raddr[4] => mem.RADDR4
raddr[5] => mem.RADDR5
wclken => always0.IN0
wfull => always0.IN1
wclk => mem.we_a.CLK
wclk => mem.waddr_a[5].CLK
wclk => mem.waddr_a[4].CLK
wclk => mem.waddr_a[3].CLK
wclk => mem.waddr_a[2].CLK
wclk => mem.waddr_a[1].CLK
wclk => mem.waddr_a[0].CLK
wclk => mem.data_a[8].CLK
wclk => mem.data_a[7].CLK
wclk => mem.data_a[6].CLK
wclk => mem.data_a[5].CLK
wclk => mem.data_a[4].CLK
wclk => mem.data_a[3].CLK
wclk => mem.data_a[2].CLK
wclk => mem.data_a[1].CLK
wclk => mem.data_a[0].CLK
wclk => mem.CLK0


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|rptr_empty_ga:rptr_empty
rempty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
raddr[0] <= rbin[0].DB_MAX_OUTPUT_PORT_TYPE
raddr[1] <= rbin[1].DB_MAX_OUTPUT_PORT_TYPE
raddr[2] <= rbin[2].DB_MAX_OUTPUT_PORT_TYPE
raddr[3] <= rbin[3].DB_MAX_OUTPUT_PORT_TYPE
raddr[4] <= rbin[4].DB_MAX_OUTPUT_PORT_TYPE
raddr[5] <= rbin[5].DB_MAX_OUTPUT_PORT_TYPE
rptr[0] <= rptr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[1] <= rptr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[2] <= rptr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[3] <= rptr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[4] <= rptr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[5] <= rptr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rptr[6] <= rptr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rq2_wptr[0] => Equal0.IN6
rq2_wptr[1] => Equal0.IN5
rq2_wptr[2] => Equal0.IN4
rq2_wptr[3] => Equal0.IN3
rq2_wptr[4] => Equal0.IN2
rq2_wptr[5] => Equal0.IN1
rq2_wptr[6] => Equal0.IN0
rinc => rbinnext.IN1
rclk => rptr[0]~reg0.CLK
rclk => rptr[1]~reg0.CLK
rclk => rptr[2]~reg0.CLK
rclk => rptr[3]~reg0.CLK
rclk => rptr[4]~reg0.CLK
rclk => rptr[5]~reg0.CLK
rclk => rptr[6]~reg0.CLK
rclk => rbin[0].CLK
rclk => rbin[1].CLK
rclk => rbin[2].CLK
rclk => rbin[3].CLK
rclk => rbin[4].CLK
rclk => rbin[5].CLK
rclk => rbin[6].CLK
rrst_n => rptr[0]~reg0.ACLR
rrst_n => rptr[1]~reg0.ACLR
rrst_n => rptr[2]~reg0.ACLR
rrst_n => rptr[3]~reg0.ACLR
rrst_n => rptr[4]~reg0.ACLR
rrst_n => rptr[5]~reg0.ACLR
rrst_n => rptr[6]~reg0.ACLR
rrst_n => rbin[0].ACLR
rrst_n => rbin[1].ACLR
rrst_n => rbin[2].ACLR
rrst_n => rbin[3].ACLR
rrst_n => rbin[4].ACLR
rrst_n => rbin[5].ACLR
rrst_n => rbin[6].ACLR


|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|wptr_full_ga:wptr_full
wfull <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
waddr[0] <= wbin[0].DB_MAX_OUTPUT_PORT_TYPE
waddr[1] <= wbin[1].DB_MAX_OUTPUT_PORT_TYPE
waddr[2] <= wbin[2].DB_MAX_OUTPUT_PORT_TYPE
waddr[3] <= wbin[3].DB_MAX_OUTPUT_PORT_TYPE
waddr[4] <= wbin[4].DB_MAX_OUTPUT_PORT_TYPE
waddr[5] <= wbin[5].DB_MAX_OUTPUT_PORT_TYPE
wptr[0] <= wptr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[1] <= wptr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[2] <= wptr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[3] <= wptr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[4] <= wptr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[5] <= wptr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wptr[6] <= wptr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wq2_rptr[0] => Equal0.IN6
wq2_rptr[1] => Equal0.IN5
wq2_rptr[2] => Equal0.IN4
wq2_rptr[3] => Equal0.IN3
wq2_rptr[4] => Equal0.IN2
wq2_rptr[5] => Equal0.IN1
wq2_rptr[6] => Equal0.IN0
winc => wbinnext.IN1
wclk => wptr[0]~reg0.CLK
wclk => wptr[1]~reg0.CLK
wclk => wptr[2]~reg0.CLK
wclk => wptr[3]~reg0.CLK
wclk => wptr[4]~reg0.CLK
wclk => wptr[5]~reg0.CLK
wclk => wptr[6]~reg0.CLK
wclk => wbin[0].CLK
wclk => wbin[1].CLK
wclk => wbin[2].CLK
wclk => wbin[3].CLK
wclk => wbin[4].CLK
wclk => wbin[5].CLK
wclk => wbin[6].CLK
wrst_n => wptr[0]~reg0.ACLR
wrst_n => wptr[1]~reg0.ACLR
wrst_n => wptr[2]~reg0.ACLR
wrst_n => wptr[3]~reg0.ACLR
wrst_n => wptr[4]~reg0.ACLR
wrst_n => wptr[5]~reg0.ACLR
wrst_n => wptr[6]~reg0.ACLR
wrst_n => wbin[0].ACLR
wrst_n => wbin[1].ACLR
wrst_n => wbin[2].ACLR
wrst_n => wbin[3].ACLR
wrst_n => wbin[4].ACLR
wrst_n => wbin[5].ACLR
wrst_n => wbin[6].ACLR


|nios2_SG_DMA_test|ps_avalon_tx_2_tx_interface:m_ps_avalon_tx_2_tx_interface
i_clk => c_ari_frame_len_val.CLK
i_clk => c_ari_frame_len[0].CLK
i_clk => c_ari_frame_len[1].CLK
i_clk => c_ari_frame_len[2].CLK
i_clk => c_ari_frame_len[3].CLK
i_clk => c_ari_frame_len[4].CLK
i_clk => c_ari_frame_len[5].CLK
i_clk => c_ari_frame_len[6].CLK
i_clk => c_ari_frame_len[7].CLK
i_clk => c_ari_frame_len[8].CLK
i_clk => c_ari_frame_len[9].CLK
i_clk => c_ari_frame_len[10].CLK
i_clk => c_ari_frame_len[11].CLK
i_clk => c_ari_frame_len[12].CLK
i_clk => c_ari_frame_len[13].CLK
i_clk => c_ari_frame_len[14].CLK
i_clk => r_state~1.DATAIN
i_rst_n => c_ari_frame_len_val.ACLR
i_rst_n => c_ari_frame_len[0].ACLR
i_rst_n => c_ari_frame_len[1].ACLR
i_rst_n => c_ari_frame_len[2].ACLR
i_rst_n => c_ari_frame_len[3].ACLR
i_rst_n => c_ari_frame_len[4].ACLR
i_rst_n => c_ari_frame_len[5].ACLR
i_rst_n => c_ari_frame_len[6].ACLR
i_rst_n => c_ari_frame_len[7].ACLR
i_rst_n => c_ari_frame_len[8].ACLR
i_rst_n => c_ari_frame_len[9].ACLR
i_rst_n => c_ari_frame_len[10].ACLR
i_rst_n => c_ari_frame_len[11].ACLR
i_rst_n => c_ari_frame_len[12].ACLR
i_rst_n => c_ari_frame_len[13].ACLR
i_rst_n => c_ari_frame_len[14].ACLR
i_rst_n => r_state~3.DATAIN
i_sgdma_tx_pcs_in_data[0] => o_ari_data[0].DATAIN
i_sgdma_tx_pcs_in_data[0] => c_ari_frame_len[0].DATAIN
i_sgdma_tx_pcs_in_data[1] => o_ari_data[1].DATAIN
i_sgdma_tx_pcs_in_data[1] => c_ari_frame_len[1].DATAIN
i_sgdma_tx_pcs_in_data[2] => o_ari_data[2].DATAIN
i_sgdma_tx_pcs_in_data[2] => c_ari_frame_len[2].DATAIN
i_sgdma_tx_pcs_in_data[3] => o_ari_data[3].DATAIN
i_sgdma_tx_pcs_in_data[3] => c_ari_frame_len[3].DATAIN
i_sgdma_tx_pcs_in_data[4] => o_ari_data[4].DATAIN
i_sgdma_tx_pcs_in_data[4] => c_ari_frame_len[4].DATAIN
i_sgdma_tx_pcs_in_data[5] => o_ari_data[5].DATAIN
i_sgdma_tx_pcs_in_data[5] => c_ari_frame_len[5].DATAIN
i_sgdma_tx_pcs_in_data[6] => o_ari_data[6].DATAIN
i_sgdma_tx_pcs_in_data[6] => c_ari_frame_len[6].DATAIN
i_sgdma_tx_pcs_in_data[7] => o_ari_data[7].DATAIN
i_sgdma_tx_pcs_in_data[7] => c_ari_frame_len[7].DATAIN
i_sgdma_tx_pcs_in_data[8] => o_ari_data[8].DATAIN
i_sgdma_tx_pcs_in_data[8] => c_ari_frame_len[8].DATAIN
i_sgdma_tx_pcs_in_data[9] => o_ari_data[9].DATAIN
i_sgdma_tx_pcs_in_data[9] => c_ari_frame_len[9].DATAIN
i_sgdma_tx_pcs_in_data[10] => o_ari_data[10].DATAIN
i_sgdma_tx_pcs_in_data[10] => c_ari_frame_len[10].DATAIN
i_sgdma_tx_pcs_in_data[11] => o_ari_data[11].DATAIN
i_sgdma_tx_pcs_in_data[11] => c_ari_frame_len[11].DATAIN
i_sgdma_tx_pcs_in_data[12] => o_ari_data[12].DATAIN
i_sgdma_tx_pcs_in_data[12] => c_ari_frame_len[12].DATAIN
i_sgdma_tx_pcs_in_data[13] => o_ari_data[13].DATAIN
i_sgdma_tx_pcs_in_data[13] => c_ari_frame_len[13].DATAIN
i_sgdma_tx_pcs_in_data[14] => o_ari_data[14].DATAIN
i_sgdma_tx_pcs_in_data[14] => c_ari_frame_len[14].DATAIN
i_sgdma_tx_pcs_in_data[15] => o_ari_data[15].DATAIN
i_sgdma_tx_pcs_in_data[16] => o_ari_data[16].DATAIN
i_sgdma_tx_pcs_in_data[17] => o_ari_data[17].DATAIN
i_sgdma_tx_pcs_in_data[18] => o_ari_data[18].DATAIN
i_sgdma_tx_pcs_in_data[19] => o_ari_data[19].DATAIN
i_sgdma_tx_pcs_in_data[20] => o_ari_data[20].DATAIN
i_sgdma_tx_pcs_in_data[21] => o_ari_data[21].DATAIN
i_sgdma_tx_pcs_in_data[22] => o_ari_data[22].DATAIN
i_sgdma_tx_pcs_in_data[23] => o_ari_data[23].DATAIN
i_sgdma_tx_pcs_in_data[24] => o_ari_data[24].DATAIN
i_sgdma_tx_pcs_in_data[25] => o_ari_data[25].DATAIN
i_sgdma_tx_pcs_in_data[26] => o_ari_data[26].DATAIN
i_sgdma_tx_pcs_in_data[27] => o_ari_data[27].DATAIN
i_sgdma_tx_pcs_in_data[28] => o_ari_data[28].DATAIN
i_sgdma_tx_pcs_in_data[29] => o_ari_data[29].DATAIN
i_sgdma_tx_pcs_in_data[30] => o_ari_data[30].DATAIN
i_sgdma_tx_pcs_in_data[31] => o_ari_data[31].DATAIN
i_sgdma_tx_pcs_in_valid => o_ari_val.DATAA
i_sgdma_tx_pcs_in_valid => o_ari_sof.DATAB
i_sgdma_tx_pcs_in_valid => c_state_next.FRAME_LEN.DATAB
i_sgdma_tx_pcs_in_valid => Selector0.IN1
o_sgdma_tx_pcs_in_ready <= o_sgdma_tx_pcs_in_ready.DB_MAX_OUTPUT_PORT_TYPE
i_sgdma_tx_pcs_in_endofpacket => always1.IN0
i_sgdma_tx_pcs_in_endofpacket => o_ari_eof.DATAIN
i_sgdma_tx_pcs_in_startofpacket => ~NO_FANOUT~
i_sgdma_tx_pcs_in_empty[0] => o_ari_be[0].DATAIN
i_sgdma_tx_pcs_in_empty[1] => o_ari_be[1].DATAIN
o_ari_val <= o_ari_val.DB_MAX_OUTPUT_PORT_TYPE
o_ari_sof <= o_ari_sof.DB_MAX_OUTPUT_PORT_TYPE
o_ari_eof <= i_sgdma_tx_pcs_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_ari_be[0] <= i_sgdma_tx_pcs_in_empty[0].DB_MAX_OUTPUT_PORT_TYPE
o_ari_be[1] <= i_sgdma_tx_pcs_in_empty[1].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[0] <= i_sgdma_tx_pcs_in_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[1] <= i_sgdma_tx_pcs_in_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[2] <= i_sgdma_tx_pcs_in_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[3] <= i_sgdma_tx_pcs_in_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[4] <= i_sgdma_tx_pcs_in_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[5] <= i_sgdma_tx_pcs_in_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[6] <= i_sgdma_tx_pcs_in_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[7] <= i_sgdma_tx_pcs_in_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[8] <= i_sgdma_tx_pcs_in_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[9] <= i_sgdma_tx_pcs_in_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[10] <= i_sgdma_tx_pcs_in_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[11] <= i_sgdma_tx_pcs_in_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[12] <= i_sgdma_tx_pcs_in_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[13] <= i_sgdma_tx_pcs_in_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[14] <= i_sgdma_tx_pcs_in_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[15] <= i_sgdma_tx_pcs_in_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[16] <= i_sgdma_tx_pcs_in_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[17] <= i_sgdma_tx_pcs_in_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[18] <= i_sgdma_tx_pcs_in_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[19] <= i_sgdma_tx_pcs_in_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[20] <= i_sgdma_tx_pcs_in_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[21] <= i_sgdma_tx_pcs_in_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[22] <= i_sgdma_tx_pcs_in_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[23] <= i_sgdma_tx_pcs_in_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[24] <= i_sgdma_tx_pcs_in_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[25] <= i_sgdma_tx_pcs_in_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[26] <= i_sgdma_tx_pcs_in_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[27] <= i_sgdma_tx_pcs_in_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[28] <= i_sgdma_tx_pcs_in_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[29] <= i_sgdma_tx_pcs_in_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[30] <= i_sgdma_tx_pcs_in_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_ari_data[31] <= i_sgdma_tx_pcs_in_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_ari_ack => always1.IN1
i_ari_ack => o_sgdma_tx_pcs_in_ready.DATAA
i_ari_ack => Selector2.IN3
i_ari_ack => Selector1.IN2
o_ari_frame_len[0] <= c_ari_frame_len[0].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[1] <= c_ari_frame_len[1].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[2] <= c_ari_frame_len[2].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[3] <= c_ari_frame_len[3].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[4] <= c_ari_frame_len[4].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[5] <= c_ari_frame_len[5].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[6] <= c_ari_frame_len[6].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[7] <= c_ari_frame_len[7].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[8] <= c_ari_frame_len[8].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[9] <= c_ari_frame_len[9].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[10] <= c_ari_frame_len[10].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[11] <= c_ari_frame_len[11].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[12] <= c_ari_frame_len[12].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[13] <= c_ari_frame_len[13].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len[14] <= c_ari_frame_len[14].DB_MAX_OUTPUT_PORT_TYPE
o_ari_frame_len_val <= c_ari_frame_len_val.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|frame_eof_regen:m_frame_eof_regen
i_clk => r_pac_len_cnt[0].CLK
i_clk => r_pac_len_cnt[1].CLK
i_clk => r_pac_len_cnt[2].CLK
i_clk => r_pac_len_cnt[3].CLK
i_clk => r_pac_len_cnt[4].CLK
i_clk => r_pac_len_cnt[5].CLK
i_clk => r_pac_len_cnt[6].CLK
i_clk => r_pac_len_cnt[7].CLK
i_clk => r_pac_len_cnt[8].CLK
i_clk => r_pac_len_cnt[9].CLK
i_clk => r_pac_len_cnt[10].CLK
i_clk => r_pac_len_cnt[11].CLK
i_clk => r_state~1.DATAIN
i_rst_n => r_pac_len_cnt[0].ACLR
i_rst_n => r_pac_len_cnt[1].ACLR
i_rst_n => r_pac_len_cnt[2].ACLR
i_rst_n => r_pac_len_cnt[3].ACLR
i_rst_n => r_pac_len_cnt[4].ACLR
i_rst_n => r_pac_len_cnt[5].ACLR
i_rst_n => r_pac_len_cnt[6].ACLR
i_rst_n => r_pac_len_cnt[7].ACLR
i_rst_n => r_pac_len_cnt[8].ACLR
i_rst_n => r_pac_len_cnt[9].ACLR
i_rst_n => r_pac_len_cnt[10].ACLR
i_rst_n => r_pac_len_cnt[11].ACLR
i_rst_n => r_state~3.DATAIN
i_pl_val => always2.IN0
i_pl_val => o_ps_val.DATAA
i_pl_val => Selector1.IN2
i_pl_val => Selector0.IN0
i_pl_sof => o_ps_sof.DATAIN
i_pl_eof => o_ps_eof.DATAA
i_pl_eof => c_state_next.DATAA
i_pl_eof => c_state_next.DATAA
i_pl_be[0] => o_ps_be[0].DATAIN
i_pl_be[1] => o_ps_be[1].DATAIN
i_pl_data[0] => o_ps_data[0].DATAIN
i_pl_data[1] => o_ps_data[1].DATAIN
i_pl_data[2] => o_ps_data[2].DATAIN
i_pl_data[3] => o_ps_data[3].DATAIN
i_pl_data[4] => o_ps_data[4].DATAIN
i_pl_data[5] => o_ps_data[5].DATAIN
i_pl_data[6] => o_ps_data[6].DATAIN
i_pl_data[7] => o_ps_data[7].DATAIN
i_pl_data[8] => o_ps_data[8].DATAIN
i_pl_data[9] => o_ps_data[9].DATAIN
i_pl_data[10] => o_ps_data[10].DATAIN
i_pl_data[11] => o_ps_data[11].DATAIN
i_pl_data[12] => o_ps_data[12].DATAIN
i_pl_data[13] => o_ps_data[13].DATAIN
i_pl_data[14] => o_ps_data[14].DATAIN
i_pl_data[15] => o_ps_data[15].DATAIN
i_pl_data[16] => o_ps_data[16].DATAIN
i_pl_data[17] => o_ps_data[17].DATAIN
i_pl_data[18] => o_ps_data[18].DATAIN
i_pl_data[19] => o_ps_data[19].DATAIN
i_pl_data[20] => o_ps_data[20].DATAIN
i_pl_data[21] => o_ps_data[21].DATAIN
i_pl_data[22] => o_ps_data[22].DATAIN
i_pl_data[23] => o_ps_data[23].DATAIN
i_pl_data[24] => o_ps_data[24].DATAIN
i_pl_data[25] => o_ps_data[25].DATAIN
i_pl_data[26] => o_ps_data[26].DATAIN
i_pl_data[27] => o_ps_data[27].DATAIN
i_pl_data[28] => o_ps_data[28].DATAIN
i_pl_data[29] => o_ps_data[29].DATAIN
i_pl_data[30] => o_ps_data[30].DATAIN
i_pl_data[31] => o_ps_data[31].DATAIN
o_pl_rdy <= i_ps_rdy.DB_MAX_OUTPUT_PORT_TYPE
o_ps_val <= o_ps_val.DB_MAX_OUTPUT_PORT_TYPE
o_ps_sof <= i_pl_sof.DB_MAX_OUTPUT_PORT_TYPE
o_ps_eof <= o_ps_eof.DB_MAX_OUTPUT_PORT_TYPE
o_ps_be[0] <= i_pl_be[0].DB_MAX_OUTPUT_PORT_TYPE
o_ps_be[1] <= i_pl_be[1].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[0] <= i_pl_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[1] <= i_pl_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[2] <= i_pl_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[3] <= i_pl_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[4] <= i_pl_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[5] <= i_pl_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[6] <= i_pl_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[7] <= i_pl_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[8] <= i_pl_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[9] <= i_pl_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[10] <= i_pl_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[11] <= i_pl_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[12] <= i_pl_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[13] <= i_pl_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[14] <= i_pl_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[15] <= i_pl_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[16] <= i_pl_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[17] <= i_pl_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[18] <= i_pl_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[19] <= i_pl_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[20] <= i_pl_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[21] <= i_pl_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[22] <= i_pl_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[23] <= i_pl_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[24] <= i_pl_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[25] <= i_pl_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[26] <= i_pl_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[27] <= i_pl_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[28] <= i_pl_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[29] <= i_pl_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[30] <= i_pl_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_ps_data[31] <= i_pl_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_ps_rdy => Selector0.IN2
i_ps_rdy => o_pl_rdy.DATAIN
i_ps_rdy => Selector2.IN2


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source
source[4] <= altsource_probe_top:in_system_sources_probes_0.source
source[5] <= altsource_probe_top:in_system_sources_probes_0.source
source[6] <= altsource_probe_top:in_system_sources_probes_0.source
source[7] <= altsource_probe_top:in_system_sources_probes_0.source
source[8] <= altsource_probe_top:in_system_sources_probes_0.source
source[9] <= altsource_probe_top:in_system_sources_probes_0.source
source[10] <= altsource_probe_top:in_system_sources_probes_0.source
source[11] <= altsource_probe_top:in_system_sources_probes_0.source
source[12] <= altsource_probe_top:in_system_sources_probes_0.source
source[13] <= altsource_probe_top:in_system_sources_probes_0.source
source[14] <= altsource_probe_top:in_system_sources_probes_0.source
source[15] <= altsource_probe_top:in_system_sources_probes_0.source


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[-1] => probe[-1].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source[4] <= altsource_probe:issp_impl.source
source[5] <= altsource_probe:issp_impl.source
source[6] <= altsource_probe:issp_impl.source
source[7] <= altsource_probe:issp_impl.source
source[8] <= altsource_probe:issp_impl.source
source[9] <= altsource_probe:issp_impl.source
source[10] <= altsource_probe:issp_impl.source
source[11] <= altsource_probe:issp_impl.source
source[12] <= altsource_probe:issp_impl.source
source[13] <= altsource_probe:issp_impl.source
source[14] <= altsource_probe:issp_impl.source
source[15] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[-1] => ~NO_FANOUT~
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source[4] <= altsource_probe_body:altsource_probe_body_inst.source
source[5] <= altsource_probe_body:altsource_probe_body_inst.source
source[6] <= altsource_probe_body:altsource_probe_body_inst.source
source[7] <= altsource_probe_body:altsource_probe_body_inst.source
source[8] <= altsource_probe_body:altsource_probe_body_inst.source
source[9] <= altsource_probe_body:altsource_probe_body_inst.source
source[10] <= altsource_probe_body:altsource_probe_body_inst.source
source[11] <= altsource_probe_body:altsource_probe_body_inst.source
source[12] <= altsource_probe_body:altsource_probe_body_inst.source
source[13] <= altsource_probe_body:altsource_probe_body_inst.source
source[14] <= altsource_probe_body:altsource_probe_body_inst.source
source[15] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.probe[0]
source[0] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[0]
source[1] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[1]
source[2] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[2]
source[3] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[3]
source[4] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[4]
source[5] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[5]
source[6] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[6]
source[7] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[7]
source[8] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[8]
source[9] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[9]
source[10] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[10]
source[11] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[11]
source[12] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[12]
source[13] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[13]
source[14] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[14]
source[15] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[15]
source_clk => altsource_probe_impl:wider_source_gen:wider_source_inst.source_clk
source_ena => altsource_probe_impl:wider_source_gen:wider_source_inst.source_ena
raw_tck => altsource_probe_impl:wider_source_gen:wider_source_inst.tck
tdi => altsource_probe_impl:wider_source_gen:wider_source_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_source_gen:wider_source_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_source_gen:wider_source_inst.tdo


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
probe[0] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source[4] <= hold_m_out[4].DB_MAX_OUTPUT_PORT_TYPE
source[5] <= hold_m_out[5].DB_MAX_OUTPUT_PORT_TYPE
source[6] <= hold_m_out[6].DB_MAX_OUTPUT_PORT_TYPE
source[7] <= hold_m_out[7].DB_MAX_OUTPUT_PORT_TYPE
source[8] <= hold_m_out[8].DB_MAX_OUTPUT_PORT_TYPE
source[9] <= hold_m_out[9].DB_MAX_OUTPUT_PORT_TYPE
source[10] <= hold_m_out[10].DB_MAX_OUTPUT_PORT_TYPE
source[11] <= hold_m_out[11].DB_MAX_OUTPUT_PORT_TYPE
source[12] <= hold_m_out[12].DB_MAX_OUTPUT_PORT_TYPE
source[13] <= hold_m_out[13].DB_MAX_OUTPUT_PORT_TYPE
source[14] <= hold_m_out[14].DB_MAX_OUTPUT_PORT_TYPE
source[15] <= hold_m_out[15].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => shift_reg[14].ACLR
reset => shift_reg[15].ACLR
reset => hold_reg[15].ENA
reset => hold_reg[14].ENA
reset => hold_reg[13].ENA
reset => hold_reg[12].ENA
reset => hold_reg[11].ENA
reset => hold_reg[10].ENA
reset => hold_reg[9].ENA
reset => hold_reg[8].ENA
reset => hold_reg[7].ENA
reset => hold_reg[6].ENA
reset => hold_reg[5].ENA
reset => hold_reg[4].ENA
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
reset => hold_reg[0].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => hold_reg[4].CLK
tck => hold_reg[5].CLK
tck => hold_reg[6].CLK
tck => hold_reg[7].CLK
tck => hold_reg[8].CLK
tck => hold_reg[9].CLK
tck => hold_reg[10].CLK
tck => hold_reg[11].CLK
tck => hold_reg[12].CLK
tck => hold_reg[13].CLK
tck => hold_reg[14].CLK
tck => hold_reg[15].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tck => shift_reg[14].CLK
tck => shift_reg[15].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|manual_rst:m_manual_rst
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[-1] => probe[-1].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[-1] => ~NO_FANOUT~
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.probe[0]
source[0] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[0]
source[1] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[1]
source[2] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[2]
source[3] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[3]
source_clk => altsource_probe_impl:wider_source_gen:wider_source_inst.source_clk
source_ena => altsource_probe_impl:wider_source_gen:wider_source_inst.source_ena
raw_tck => altsource_probe_impl:wider_source_gen:wider_source_inst.tck
tdi => altsource_probe_impl:wider_source_gen:wider_source_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_source_gen:wider_source_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_source_gen:wider_source_inst.tdo


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
probe[0] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
reset => hold_reg[0].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|periodical_pulse_gen:m_periodical_rst_gen
i_rst_n => r_pulse_posedge_cnt[0].ACLR
i_rst_n => r_pulse_posedge_cnt[1].ACLR
i_rst_n => r_pulse_posedge_cnt[2].ACLR
i_rst_n => r_pulse_posedge_cnt[3].ACLR
i_rst_n => r_pulse_posedge_cnt[4].ACLR
i_rst_n => r_pulse_posedge_cnt[5].ACLR
i_rst_n => r_pulse_posedge_cnt[6].ACLR
i_rst_n => r_pulse_posedge_cnt[7].ACLR
i_rst_n => r_pulse_posedge_cnt[8].ACLR
i_rst_n => r_pulse_posedge_cnt[9].ACLR
i_rst_n => r_pulse_posedge_cnt[10].ACLR
i_rst_n => r_pulse_posedge_cnt[11].ACLR
i_rst_n => r_pulse_posedge_cnt[12].ACLR
i_rst_n => r_pulse_posedge_cnt[13].ACLR
i_rst_n => r_pulse_posedge_cnt[14].ACLR
i_rst_n => r_pulse_posedge_cnt[15].ACLR
i_rst_n => r_pulse_posedge_cnt[16].ACLR
i_rst_n => r_pulse_posedge_cnt[17].ACLR
i_rst_n => r_pulse_posedge_cnt[18].ACLR
i_rst_n => r_pulse_posedge_cnt[19].ACLR
i_rst_n => r_pulse_posedge_cnt[20].ACLR
i_rst_n => r_pulse_posedge_cnt[21].ACLR
i_rst_n => r_pulse_posedge_cnt[22].ACLR
i_rst_n => r_pulse_posedge_cnt[23].ACLR
i_rst_n => r_pulse_posedge_cnt[24].ACLR
i_rst_n => r_pulse_posedge_cnt[25].ACLR
i_rst_n => r_pulse_posedge_cnt[26].ACLR
i_rst_n => r_pulse_posedge_cnt[27].ACLR
i_rst_n => r_pulse_posedge_cnt[28].ACLR
i_rst_n => r_pulse_posedge_cnt[29].ACLR
i_rst_n => r_pulse_posedge_cnt[30].ACLR
i_rst_n => r_pulse_posedge_cnt[31].ACLR
i_rst_n => r_pulse.ACLR
i_rst_n => r_pulse_width_cnt[0].ACLR
i_rst_n => r_pulse_width_cnt[1].ACLR
i_rst_n => r_pulse_width_cnt[2].ACLR
i_rst_n => r_pulse_width_cnt[3].ACLR
i_rst_n => r_pulse_width_cnt[4].ACLR
i_rst_n => r_pulse_width_cnt[5].ACLR
i_rst_n => r_pulse_width_cnt[6].ACLR
i_rst_n => r_pulse_width_cnt[7].ACLR
i_rst_n => r_pulse_width_cnt[8].ACLR
i_rst_n => r_pulse_width_cnt[9].ACLR
i_rst_n => r_pulse_width_cnt[10].ACLR
i_rst_n => r_pulse_width_cnt[11].ACLR
i_rst_n => r_pulse_width_cnt[12].ACLR
i_rst_n => r_pulse_width_cnt[13].ACLR
i_rst_n => r_pulse_width_cnt[14].ACLR
i_rst_n => r_pulse_width_cnt[15].ACLR
i_rst_n => r_pulse_width_cnt[16].ACLR
i_rst_n => r_pulse_width_cnt[17].ACLR
i_rst_n => r_pulse_width_cnt[18].ACLR
i_rst_n => r_pulse_width_cnt[19].ACLR
i_rst_n => r_pulse_width_cnt[20].ACLR
i_rst_n => r_pulse_width_cnt[21].ACLR
i_rst_n => r_pulse_width_cnt[22].ACLR
i_rst_n => r_pulse_width_cnt[23].ACLR
i_rst_n => r_pulse_width_cnt[24].ACLR
i_rst_n => r_pulse_width_cnt[25].ACLR
i_rst_n => r_pulse_width_cnt[26].ACLR
i_rst_n => r_pulse_width_cnt[27].ACLR
i_rst_n => r_pulse_width_cnt[28].ACLR
i_rst_n => r_pulse_width_cnt[29].ACLR
i_rst_n => r_pulse_width_cnt[30].ACLR
i_rst_n => r_pulse_width_cnt[31].ACLR
i_rst_n => r_pulse_waiting_cnt[0].ACLR
i_rst_n => r_pulse_waiting_cnt[1].ACLR
i_rst_n => r_pulse_waiting_cnt[2].ACLR
i_rst_n => r_pulse_waiting_cnt[3].ACLR
i_rst_n => r_pulse_waiting_cnt[4].ACLR
i_rst_n => r_pulse_waiting_cnt[5].ACLR
i_rst_n => r_pulse_waiting_cnt[6].ACLR
i_rst_n => r_pulse_waiting_cnt[7].ACLR
i_rst_n => r_pulse_waiting_cnt[8].ACLR
i_rst_n => r_pulse_waiting_cnt[9].ACLR
i_rst_n => r_pulse_waiting_cnt[10].ACLR
i_rst_n => r_pulse_waiting_cnt[11].ACLR
i_rst_n => r_pulse_waiting_cnt[12].ACLR
i_rst_n => r_pulse_waiting_cnt[13].ACLR
i_rst_n => r_pulse_waiting_cnt[14].ACLR
i_rst_n => r_pulse_waiting_cnt[15].ACLR
i_rst_n => r_pulse_waiting_cnt[16].ACLR
i_rst_n => r_pulse_waiting_cnt[17].ACLR
i_rst_n => r_pulse_waiting_cnt[18].ACLR
i_rst_n => r_pulse_waiting_cnt[19].ACLR
i_rst_n => r_pulse_waiting_cnt[20].ACLR
i_rst_n => r_pulse_waiting_cnt[21].ACLR
i_rst_n => r_pulse_waiting_cnt[22].ACLR
i_rst_n => r_pulse_waiting_cnt[23].ACLR
i_rst_n => r_pulse_waiting_cnt[24].ACLR
i_rst_n => r_pulse_waiting_cnt[25].ACLR
i_rst_n => r_pulse_waiting_cnt[26].ACLR
i_rst_n => r_pulse_waiting_cnt[27].ACLR
i_rst_n => r_pulse_waiting_cnt[28].ACLR
i_rst_n => r_pulse_waiting_cnt[29].ACLR
i_rst_n => r_pulse_waiting_cnt[30].ACLR
i_rst_n => r_pulse_waiting_cnt[31].ACLR
i_rst_n => r_state~6.DATAIN
i_clk => r_pulse.CLK
i_clk => r_pulse_waiting_cnt[0].CLK
i_clk => r_pulse_waiting_cnt[1].CLK
i_clk => r_pulse_waiting_cnt[2].CLK
i_clk => r_pulse_waiting_cnt[3].CLK
i_clk => r_pulse_waiting_cnt[4].CLK
i_clk => r_pulse_waiting_cnt[5].CLK
i_clk => r_pulse_waiting_cnt[6].CLK
i_clk => r_pulse_waiting_cnt[7].CLK
i_clk => r_pulse_waiting_cnt[8].CLK
i_clk => r_pulse_waiting_cnt[9].CLK
i_clk => r_pulse_waiting_cnt[10].CLK
i_clk => r_pulse_waiting_cnt[11].CLK
i_clk => r_pulse_waiting_cnt[12].CLK
i_clk => r_pulse_waiting_cnt[13].CLK
i_clk => r_pulse_waiting_cnt[14].CLK
i_clk => r_pulse_waiting_cnt[15].CLK
i_clk => r_pulse_waiting_cnt[16].CLK
i_clk => r_pulse_waiting_cnt[17].CLK
i_clk => r_pulse_waiting_cnt[18].CLK
i_clk => r_pulse_waiting_cnt[19].CLK
i_clk => r_pulse_waiting_cnt[20].CLK
i_clk => r_pulse_waiting_cnt[21].CLK
i_clk => r_pulse_waiting_cnt[22].CLK
i_clk => r_pulse_waiting_cnt[23].CLK
i_clk => r_pulse_waiting_cnt[24].CLK
i_clk => r_pulse_waiting_cnt[25].CLK
i_clk => r_pulse_waiting_cnt[26].CLK
i_clk => r_pulse_waiting_cnt[27].CLK
i_clk => r_pulse_waiting_cnt[28].CLK
i_clk => r_pulse_waiting_cnt[29].CLK
i_clk => r_pulse_waiting_cnt[30].CLK
i_clk => r_pulse_waiting_cnt[31].CLK
i_clk => r_pulse_width_cnt[0].CLK
i_clk => r_pulse_width_cnt[1].CLK
i_clk => r_pulse_width_cnt[2].CLK
i_clk => r_pulse_width_cnt[3].CLK
i_clk => r_pulse_width_cnt[4].CLK
i_clk => r_pulse_width_cnt[5].CLK
i_clk => r_pulse_width_cnt[6].CLK
i_clk => r_pulse_width_cnt[7].CLK
i_clk => r_pulse_width_cnt[8].CLK
i_clk => r_pulse_width_cnt[9].CLK
i_clk => r_pulse_width_cnt[10].CLK
i_clk => r_pulse_width_cnt[11].CLK
i_clk => r_pulse_width_cnt[12].CLK
i_clk => r_pulse_width_cnt[13].CLK
i_clk => r_pulse_width_cnt[14].CLK
i_clk => r_pulse_width_cnt[15].CLK
i_clk => r_pulse_width_cnt[16].CLK
i_clk => r_pulse_width_cnt[17].CLK
i_clk => r_pulse_width_cnt[18].CLK
i_clk => r_pulse_width_cnt[19].CLK
i_clk => r_pulse_width_cnt[20].CLK
i_clk => r_pulse_width_cnt[21].CLK
i_clk => r_pulse_width_cnt[22].CLK
i_clk => r_pulse_width_cnt[23].CLK
i_clk => r_pulse_width_cnt[24].CLK
i_clk => r_pulse_width_cnt[25].CLK
i_clk => r_pulse_width_cnt[26].CLK
i_clk => r_pulse_width_cnt[27].CLK
i_clk => r_pulse_width_cnt[28].CLK
i_clk => r_pulse_width_cnt[29].CLK
i_clk => r_pulse_width_cnt[30].CLK
i_clk => r_pulse_width_cnt[31].CLK
i_clk => r_pulse_posedge_cnt[0].CLK
i_clk => r_pulse_posedge_cnt[1].CLK
i_clk => r_pulse_posedge_cnt[2].CLK
i_clk => r_pulse_posedge_cnt[3].CLK
i_clk => r_pulse_posedge_cnt[4].CLK
i_clk => r_pulse_posedge_cnt[5].CLK
i_clk => r_pulse_posedge_cnt[6].CLK
i_clk => r_pulse_posedge_cnt[7].CLK
i_clk => r_pulse_posedge_cnt[8].CLK
i_clk => r_pulse_posedge_cnt[9].CLK
i_clk => r_pulse_posedge_cnt[10].CLK
i_clk => r_pulse_posedge_cnt[11].CLK
i_clk => r_pulse_posedge_cnt[12].CLK
i_clk => r_pulse_posedge_cnt[13].CLK
i_clk => r_pulse_posedge_cnt[14].CLK
i_clk => r_pulse_posedge_cnt[15].CLK
i_clk => r_pulse_posedge_cnt[16].CLK
i_clk => r_pulse_posedge_cnt[17].CLK
i_clk => r_pulse_posedge_cnt[18].CLK
i_clk => r_pulse_posedge_cnt[19].CLK
i_clk => r_pulse_posedge_cnt[20].CLK
i_clk => r_pulse_posedge_cnt[21].CLK
i_clk => r_pulse_posedge_cnt[22].CLK
i_clk => r_pulse_posedge_cnt[23].CLK
i_clk => r_pulse_posedge_cnt[24].CLK
i_clk => r_pulse_posedge_cnt[25].CLK
i_clk => r_pulse_posedge_cnt[26].CLK
i_clk => r_pulse_posedge_cnt[27].CLK
i_clk => r_pulse_posedge_cnt[28].CLK
i_clk => r_pulse_posedge_cnt[29].CLK
i_clk => r_pulse_posedge_cnt[30].CLK
i_clk => r_pulse_posedge_cnt[31].CLK
i_clk => r_state~4.DATAIN
o_pulse <= o_pulse.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|pulse_gen:m_turn_on_ir_led
i_rst_n => r_pulse_posedge_cnt[0].ACLR
i_rst_n => r_pulse_posedge_cnt[1].ACLR
i_rst_n => r_pulse_posedge_cnt[2].ACLR
i_rst_n => r_pulse_posedge_cnt[3].ACLR
i_rst_n => r_pulse_posedge_cnt[4].ACLR
i_rst_n => r_pulse_posedge_cnt[5].ACLR
i_rst_n => r_pulse_posedge_cnt[6].ACLR
i_rst_n => r_pulse_posedge_cnt[7].ACLR
i_rst_n => r_pulse_posedge_cnt[8].ACLR
i_rst_n => r_pulse_posedge_cnt[9].ACLR
i_rst_n => r_pulse_posedge_cnt[10].ACLR
i_rst_n => r_pulse_posedge_cnt[11].ACLR
i_rst_n => r_pulse_posedge_cnt[12].ACLR
i_rst_n => r_pulse_posedge_cnt[13].ACLR
i_rst_n => r_pulse_posedge_cnt[14].ACLR
i_rst_n => r_pulse_posedge_cnt[15].ACLR
i_rst_n => r_pulse_posedge_cnt[16].ACLR
i_rst_n => r_pulse_posedge_cnt[17].ACLR
i_rst_n => r_pulse_posedge_cnt[18].ACLR
i_rst_n => r_pulse_posedge_cnt[19].ACLR
i_rst_n => r_pulse_posedge_cnt[20].ACLR
i_rst_n => r_pulse_posedge_cnt[21].ACLR
i_rst_n => r_pulse_posedge_cnt[22].ACLR
i_rst_n => r_pulse_posedge_cnt[23].ACLR
i_rst_n => r_pulse_posedge_cnt[24].ACLR
i_rst_n => r_pulse_posedge_cnt[25].ACLR
i_rst_n => r_pulse_posedge_cnt[26].ACLR
i_rst_n => r_pulse_posedge_cnt[27].ACLR
i_rst_n => r_pulse_posedge_cnt[28].ACLR
i_rst_n => r_pulse_posedge_cnt[29].ACLR
i_rst_n => r_pulse_posedge_cnt[30].ACLR
i_rst_n => r_pulse_posedge_cnt[31].ACLR
i_rst_n => r_pulse.ACLR
i_rst_n => r_pulse_width_cnt[0].ACLR
i_rst_n => r_pulse_width_cnt[1].ACLR
i_rst_n => r_pulse_width_cnt[2].ACLR
i_rst_n => r_pulse_width_cnt[3].ACLR
i_rst_n => r_pulse_width_cnt[4].ACLR
i_rst_n => r_pulse_width_cnt[5].ACLR
i_rst_n => r_pulse_width_cnt[6].ACLR
i_rst_n => r_pulse_width_cnt[7].ACLR
i_rst_n => r_pulse_width_cnt[8].ACLR
i_rst_n => r_pulse_width_cnt[9].ACLR
i_rst_n => r_pulse_width_cnt[10].ACLR
i_rst_n => r_pulse_width_cnt[11].ACLR
i_rst_n => r_pulse_width_cnt[12].ACLR
i_rst_n => r_pulse_width_cnt[13].ACLR
i_rst_n => r_pulse_width_cnt[14].ACLR
i_rst_n => r_pulse_width_cnt[15].ACLR
i_rst_n => r_pulse_width_cnt[16].ACLR
i_rst_n => r_pulse_width_cnt[17].ACLR
i_rst_n => r_pulse_width_cnt[18].ACLR
i_rst_n => r_pulse_width_cnt[19].ACLR
i_rst_n => r_pulse_width_cnt[20].ACLR
i_rst_n => r_pulse_width_cnt[21].ACLR
i_rst_n => r_pulse_width_cnt[22].ACLR
i_rst_n => r_pulse_width_cnt[23].ACLR
i_rst_n => r_pulse_width_cnt[24].ACLR
i_rst_n => r_pulse_width_cnt[25].ACLR
i_rst_n => r_pulse_width_cnt[26].ACLR
i_rst_n => r_pulse_width_cnt[27].ACLR
i_rst_n => r_pulse_width_cnt[28].ACLR
i_rst_n => r_pulse_width_cnt[29].ACLR
i_rst_n => r_pulse_width_cnt[30].ACLR
i_rst_n => r_pulse_width_cnt[31].ACLR
i_rst_n => r_state~6.DATAIN
i_clk => r_pulse.CLK
i_clk => r_pulse_width_cnt[0].CLK
i_clk => r_pulse_width_cnt[1].CLK
i_clk => r_pulse_width_cnt[2].CLK
i_clk => r_pulse_width_cnt[3].CLK
i_clk => r_pulse_width_cnt[4].CLK
i_clk => r_pulse_width_cnt[5].CLK
i_clk => r_pulse_width_cnt[6].CLK
i_clk => r_pulse_width_cnt[7].CLK
i_clk => r_pulse_width_cnt[8].CLK
i_clk => r_pulse_width_cnt[9].CLK
i_clk => r_pulse_width_cnt[10].CLK
i_clk => r_pulse_width_cnt[11].CLK
i_clk => r_pulse_width_cnt[12].CLK
i_clk => r_pulse_width_cnt[13].CLK
i_clk => r_pulse_width_cnt[14].CLK
i_clk => r_pulse_width_cnt[15].CLK
i_clk => r_pulse_width_cnt[16].CLK
i_clk => r_pulse_width_cnt[17].CLK
i_clk => r_pulse_width_cnt[18].CLK
i_clk => r_pulse_width_cnt[19].CLK
i_clk => r_pulse_width_cnt[20].CLK
i_clk => r_pulse_width_cnt[21].CLK
i_clk => r_pulse_width_cnt[22].CLK
i_clk => r_pulse_width_cnt[23].CLK
i_clk => r_pulse_width_cnt[24].CLK
i_clk => r_pulse_width_cnt[25].CLK
i_clk => r_pulse_width_cnt[26].CLK
i_clk => r_pulse_width_cnt[27].CLK
i_clk => r_pulse_width_cnt[28].CLK
i_clk => r_pulse_width_cnt[29].CLK
i_clk => r_pulse_width_cnt[30].CLK
i_clk => r_pulse_width_cnt[31].CLK
i_clk => r_pulse_posedge_cnt[0].CLK
i_clk => r_pulse_posedge_cnt[1].CLK
i_clk => r_pulse_posedge_cnt[2].CLK
i_clk => r_pulse_posedge_cnt[3].CLK
i_clk => r_pulse_posedge_cnt[4].CLK
i_clk => r_pulse_posedge_cnt[5].CLK
i_clk => r_pulse_posedge_cnt[6].CLK
i_clk => r_pulse_posedge_cnt[7].CLK
i_clk => r_pulse_posedge_cnt[8].CLK
i_clk => r_pulse_posedge_cnt[9].CLK
i_clk => r_pulse_posedge_cnt[10].CLK
i_clk => r_pulse_posedge_cnt[11].CLK
i_clk => r_pulse_posedge_cnt[12].CLK
i_clk => r_pulse_posedge_cnt[13].CLK
i_clk => r_pulse_posedge_cnt[14].CLK
i_clk => r_pulse_posedge_cnt[15].CLK
i_clk => r_pulse_posedge_cnt[16].CLK
i_clk => r_pulse_posedge_cnt[17].CLK
i_clk => r_pulse_posedge_cnt[18].CLK
i_clk => r_pulse_posedge_cnt[19].CLK
i_clk => r_pulse_posedge_cnt[20].CLK
i_clk => r_pulse_posedge_cnt[21].CLK
i_clk => r_pulse_posedge_cnt[22].CLK
i_clk => r_pulse_posedge_cnt[23].CLK
i_clk => r_pulse_posedge_cnt[24].CLK
i_clk => r_pulse_posedge_cnt[25].CLK
i_clk => r_pulse_posedge_cnt[26].CLK
i_clk => r_pulse_posedge_cnt[27].CLK
i_clk => r_pulse_posedge_cnt[28].CLK
i_clk => r_pulse_posedge_cnt[29].CLK
i_clk => r_pulse_posedge_cnt[30].CLK
i_clk => r_pulse_posedge_cnt[31].CLK
i_clk => r_state~4.DATAIN
o_pulse <= o_pulse.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|pulse_gen:m_turn_on_pac_gen
i_rst_n => r_pulse_posedge_cnt[0].ACLR
i_rst_n => r_pulse_posedge_cnt[1].ACLR
i_rst_n => r_pulse_posedge_cnt[2].ACLR
i_rst_n => r_pulse_posedge_cnt[3].ACLR
i_rst_n => r_pulse_posedge_cnt[4].ACLR
i_rst_n => r_pulse_posedge_cnt[5].ACLR
i_rst_n => r_pulse_posedge_cnt[6].ACLR
i_rst_n => r_pulse_posedge_cnt[7].ACLR
i_rst_n => r_pulse_posedge_cnt[8].ACLR
i_rst_n => r_pulse_posedge_cnt[9].ACLR
i_rst_n => r_pulse_posedge_cnt[10].ACLR
i_rst_n => r_pulse_posedge_cnt[11].ACLR
i_rst_n => r_pulse_posedge_cnt[12].ACLR
i_rst_n => r_pulse_posedge_cnt[13].ACLR
i_rst_n => r_pulse_posedge_cnt[14].ACLR
i_rst_n => r_pulse_posedge_cnt[15].ACLR
i_rst_n => r_pulse_posedge_cnt[16].ACLR
i_rst_n => r_pulse_posedge_cnt[17].ACLR
i_rst_n => r_pulse_posedge_cnt[18].ACLR
i_rst_n => r_pulse_posedge_cnt[19].ACLR
i_rst_n => r_pulse_posedge_cnt[20].ACLR
i_rst_n => r_pulse_posedge_cnt[21].ACLR
i_rst_n => r_pulse_posedge_cnt[22].ACLR
i_rst_n => r_pulse_posedge_cnt[23].ACLR
i_rst_n => r_pulse_posedge_cnt[24].ACLR
i_rst_n => r_pulse_posedge_cnt[25].ACLR
i_rst_n => r_pulse_posedge_cnt[26].ACLR
i_rst_n => r_pulse_posedge_cnt[27].ACLR
i_rst_n => r_pulse_posedge_cnt[28].ACLR
i_rst_n => r_pulse_posedge_cnt[29].ACLR
i_rst_n => r_pulse_posedge_cnt[30].ACLR
i_rst_n => r_pulse_posedge_cnt[31].ACLR
i_rst_n => r_pulse.ACLR
i_rst_n => r_pulse_width_cnt[0].ACLR
i_rst_n => r_pulse_width_cnt[1].ACLR
i_rst_n => r_pulse_width_cnt[2].ACLR
i_rst_n => r_pulse_width_cnt[3].ACLR
i_rst_n => r_pulse_width_cnt[4].ACLR
i_rst_n => r_pulse_width_cnt[5].ACLR
i_rst_n => r_pulse_width_cnt[6].ACLR
i_rst_n => r_pulse_width_cnt[7].ACLR
i_rst_n => r_pulse_width_cnt[8].ACLR
i_rst_n => r_pulse_width_cnt[9].ACLR
i_rst_n => r_pulse_width_cnt[10].ACLR
i_rst_n => r_pulse_width_cnt[11].ACLR
i_rst_n => r_pulse_width_cnt[12].ACLR
i_rst_n => r_pulse_width_cnt[13].ACLR
i_rst_n => r_pulse_width_cnt[14].ACLR
i_rst_n => r_pulse_width_cnt[15].ACLR
i_rst_n => r_pulse_width_cnt[16].ACLR
i_rst_n => r_pulse_width_cnt[17].ACLR
i_rst_n => r_pulse_width_cnt[18].ACLR
i_rst_n => r_pulse_width_cnt[19].ACLR
i_rst_n => r_pulse_width_cnt[20].ACLR
i_rst_n => r_pulse_width_cnt[21].ACLR
i_rst_n => r_pulse_width_cnt[22].ACLR
i_rst_n => r_pulse_width_cnt[23].ACLR
i_rst_n => r_pulse_width_cnt[24].ACLR
i_rst_n => r_pulse_width_cnt[25].ACLR
i_rst_n => r_pulse_width_cnt[26].ACLR
i_rst_n => r_pulse_width_cnt[27].ACLR
i_rst_n => r_pulse_width_cnt[28].ACLR
i_rst_n => r_pulse_width_cnt[29].ACLR
i_rst_n => r_pulse_width_cnt[30].ACLR
i_rst_n => r_pulse_width_cnt[31].ACLR
i_rst_n => r_state~6.DATAIN
i_clk => r_pulse.CLK
i_clk => r_pulse_width_cnt[0].CLK
i_clk => r_pulse_width_cnt[1].CLK
i_clk => r_pulse_width_cnt[2].CLK
i_clk => r_pulse_width_cnt[3].CLK
i_clk => r_pulse_width_cnt[4].CLK
i_clk => r_pulse_width_cnt[5].CLK
i_clk => r_pulse_width_cnt[6].CLK
i_clk => r_pulse_width_cnt[7].CLK
i_clk => r_pulse_width_cnt[8].CLK
i_clk => r_pulse_width_cnt[9].CLK
i_clk => r_pulse_width_cnt[10].CLK
i_clk => r_pulse_width_cnt[11].CLK
i_clk => r_pulse_width_cnt[12].CLK
i_clk => r_pulse_width_cnt[13].CLK
i_clk => r_pulse_width_cnt[14].CLK
i_clk => r_pulse_width_cnt[15].CLK
i_clk => r_pulse_width_cnt[16].CLK
i_clk => r_pulse_width_cnt[17].CLK
i_clk => r_pulse_width_cnt[18].CLK
i_clk => r_pulse_width_cnt[19].CLK
i_clk => r_pulse_width_cnt[20].CLK
i_clk => r_pulse_width_cnt[21].CLK
i_clk => r_pulse_width_cnt[22].CLK
i_clk => r_pulse_width_cnt[23].CLK
i_clk => r_pulse_width_cnt[24].CLK
i_clk => r_pulse_width_cnt[25].CLK
i_clk => r_pulse_width_cnt[26].CLK
i_clk => r_pulse_width_cnt[27].CLK
i_clk => r_pulse_width_cnt[28].CLK
i_clk => r_pulse_width_cnt[29].CLK
i_clk => r_pulse_width_cnt[30].CLK
i_clk => r_pulse_width_cnt[31].CLK
i_clk => r_pulse_posedge_cnt[0].CLK
i_clk => r_pulse_posedge_cnt[1].CLK
i_clk => r_pulse_posedge_cnt[2].CLK
i_clk => r_pulse_posedge_cnt[3].CLK
i_clk => r_pulse_posedge_cnt[4].CLK
i_clk => r_pulse_posedge_cnt[5].CLK
i_clk => r_pulse_posedge_cnt[6].CLK
i_clk => r_pulse_posedge_cnt[7].CLK
i_clk => r_pulse_posedge_cnt[8].CLK
i_clk => r_pulse_posedge_cnt[9].CLK
i_clk => r_pulse_posedge_cnt[10].CLK
i_clk => r_pulse_posedge_cnt[11].CLK
i_clk => r_pulse_posedge_cnt[12].CLK
i_clk => r_pulse_posedge_cnt[13].CLK
i_clk => r_pulse_posedge_cnt[14].CLK
i_clk => r_pulse_posedge_cnt[15].CLK
i_clk => r_pulse_posedge_cnt[16].CLK
i_clk => r_pulse_posedge_cnt[17].CLK
i_clk => r_pulse_posedge_cnt[18].CLK
i_clk => r_pulse_posedge_cnt[19].CLK
i_clk => r_pulse_posedge_cnt[20].CLK
i_clk => r_pulse_posedge_cnt[21].CLK
i_clk => r_pulse_posedge_cnt[22].CLK
i_clk => r_pulse_posedge_cnt[23].CLK
i_clk => r_pulse_posedge_cnt[24].CLK
i_clk => r_pulse_posedge_cnt[25].CLK
i_clk => r_pulse_posedge_cnt[26].CLK
i_clk => r_pulse_posedge_cnt[27].CLK
i_clk => r_pulse_posedge_cnt[28].CLK
i_clk => r_pulse_posedge_cnt[29].CLK
i_clk => r_pulse_posedge_cnt[30].CLK
i_clk => r_pulse_posedge_cnt[31].CLK
i_clk => r_state~4.DATAIN
o_pulse <= o_pulse.DB_MAX_OUTPUT_PORT_TYPE


|nios2_SG_DMA_test|pat_gen_switchable:m_pat_gen_switchable
arst_n => light_modu_tdata[0]~reg0.ACLR
arst_n => light_modu_tdata[1]~reg0.ACLR
arst_n => light_modu_tdata[2]~reg0.ACLR
arst_n => light_modu_tdata[3]~reg0.ACLR
arst_n => light_modu_tdata[4]~reg0.ACLR
arst_n => light_modu_tdata[5]~reg0.ACLR
arst_n => light_modu_tdata[6]~reg0.ACLR
arst_n => light_modu_tdata[7]~reg0.ACLR
arst_n => light_modu_tdata[8]~reg0.ACLR
arst_n => light_modu_tdata[9]~reg0.ACLR
arst_n => light_modu_tdata[10]~reg0.ACLR
arst_n => light_modu_tdata[11]~reg0.ACLR
arst_n => light_modu_tdata[12]~reg0.ACLR
arst_n => light_modu_tdata[13]~reg0.ACLR
arst_n => light_modu_tdata[14]~reg0.ACLR
arst_n => light_modu_tdata[15]~reg0.ACLR
arst_n => light_modu_tdata[16]~reg0.ACLR
arst_n => light_modu_tdata[17]~reg0.ACLR
arst_n => light_modu_tdata[18]~reg0.ACLR
arst_n => light_modu_tdata[19]~reg0.ACLR
arst_n => light_modu_tdata[20]~reg0.ACLR
arst_n => light_modu_tdata[21]~reg0.ACLR
arst_n => light_modu_tdata[22]~reg0.ACLR
arst_n => light_modu_tdata[23]~reg0.ACLR
arst_n => light_modu_tdata[24]~reg0.ACLR
arst_n => light_modu_tdata[25]~reg0.ACLR
arst_n => light_modu_tdata[26]~reg0.ACLR
arst_n => light_modu_tdata[27]~reg0.ACLR
arst_n => light_modu_tdata[28]~reg0.ACLR
arst_n => light_modu_tdata[29]~reg0.ACLR
arst_n => light_modu_tdata[30]~reg0.ACLR
arst_n => light_modu_tdata[31]~reg0.ACLR
arst_n => frame_len_cnt[0].ACLR
arst_n => frame_len_cnt[1].ACLR
arst_n => frame_len_cnt[2].ACLR
arst_n => frame_len_cnt[3].ACLR
arst_n => frame_len_cnt[4].ACLR
arst_n => frame_len_cnt[5].ACLR
arst_n => frame_len_cnt[6].ACLR
arst_n => frame_len_cnt[7].ACLR
arst_n => frame_len_cnt[8].ACLR
arst_n => frame_len_cnt[9].ACLR
arst_n => frame_len_cnt[10].ACLR
arst_n => frame_len_cnt[11].ACLR
arst_n => frame_len_cnt[12].ACLR
arst_n => frame_len_cnt[13].ACLR
arst_n => frame_len_cnt[14].ACLR
arst_n => frame_len_cnt[15].ACLR
arst_n => frame_gap_cnt[0].ACLR
arst_n => frame_gap_cnt[1].ACLR
arst_n => frame_gap_cnt[2].ACLR
arst_n => frame_gap_cnt[3].ACLR
arst_n => frame_gap_cnt[4].ACLR
arst_n => frame_gap_cnt[5].ACLR
arst_n => frame_gap_cnt[6].ACLR
arst_n => frame_gap_cnt[7].ACLR
arst_n => frame_gap_cnt[8].ACLR
arst_n => frame_gap_cnt[9].ACLR
arst_n => frame_gap_cnt[10].ACLR
arst_n => frame_gap_cnt[11].ACLR
arst_n => frame_gap_cnt[12].ACLR
arst_n => frame_gap_cnt[13].ACLR
arst_n => frame_gap_cnt[14].ACLR
arst_n => frame_gap_cnt[15].ACLR
arst_n => state~8.DATAIN
i_switch => state.OUTPUTSELECT
i_switch => state.OUTPUTSELECT
i_switch => state.OUTPUTSELECT
i_switch => state.OUTPUTSELECT
i_switch => state.OUTPUTSELECT
light_modu_clk => light_modu_tdata[0]~reg0.CLK
light_modu_clk => light_modu_tdata[1]~reg0.CLK
light_modu_clk => light_modu_tdata[2]~reg0.CLK
light_modu_clk => light_modu_tdata[3]~reg0.CLK
light_modu_clk => light_modu_tdata[4]~reg0.CLK
light_modu_clk => light_modu_tdata[5]~reg0.CLK
light_modu_clk => light_modu_tdata[6]~reg0.CLK
light_modu_clk => light_modu_tdata[7]~reg0.CLK
light_modu_clk => light_modu_tdata[8]~reg0.CLK
light_modu_clk => light_modu_tdata[9]~reg0.CLK
light_modu_clk => light_modu_tdata[10]~reg0.CLK
light_modu_clk => light_modu_tdata[11]~reg0.CLK
light_modu_clk => light_modu_tdata[12]~reg0.CLK
light_modu_clk => light_modu_tdata[13]~reg0.CLK
light_modu_clk => light_modu_tdata[14]~reg0.CLK
light_modu_clk => light_modu_tdata[15]~reg0.CLK
light_modu_clk => light_modu_tdata[16]~reg0.CLK
light_modu_clk => light_modu_tdata[17]~reg0.CLK
light_modu_clk => light_modu_tdata[18]~reg0.CLK
light_modu_clk => light_modu_tdata[19]~reg0.CLK
light_modu_clk => light_modu_tdata[20]~reg0.CLK
light_modu_clk => light_modu_tdata[21]~reg0.CLK
light_modu_clk => light_modu_tdata[22]~reg0.CLK
light_modu_clk => light_modu_tdata[23]~reg0.CLK
light_modu_clk => light_modu_tdata[24]~reg0.CLK
light_modu_clk => light_modu_tdata[25]~reg0.CLK
light_modu_clk => light_modu_tdata[26]~reg0.CLK
light_modu_clk => light_modu_tdata[27]~reg0.CLK
light_modu_clk => light_modu_tdata[28]~reg0.CLK
light_modu_clk => light_modu_tdata[29]~reg0.CLK
light_modu_clk => light_modu_tdata[30]~reg0.CLK
light_modu_clk => light_modu_tdata[31]~reg0.CLK
light_modu_clk => frame_gap_cnt[0].CLK
light_modu_clk => frame_gap_cnt[1].CLK
light_modu_clk => frame_gap_cnt[2].CLK
light_modu_clk => frame_gap_cnt[3].CLK
light_modu_clk => frame_gap_cnt[4].CLK
light_modu_clk => frame_gap_cnt[5].CLK
light_modu_clk => frame_gap_cnt[6].CLK
light_modu_clk => frame_gap_cnt[7].CLK
light_modu_clk => frame_gap_cnt[8].CLK
light_modu_clk => frame_gap_cnt[9].CLK
light_modu_clk => frame_gap_cnt[10].CLK
light_modu_clk => frame_gap_cnt[11].CLK
light_modu_clk => frame_gap_cnt[12].CLK
light_modu_clk => frame_gap_cnt[13].CLK
light_modu_clk => frame_gap_cnt[14].CLK
light_modu_clk => frame_gap_cnt[15].CLK
light_modu_clk => frame_len_cnt[0].CLK
light_modu_clk => frame_len_cnt[1].CLK
light_modu_clk => frame_len_cnt[2].CLK
light_modu_clk => frame_len_cnt[3].CLK
light_modu_clk => frame_len_cnt[4].CLK
light_modu_clk => frame_len_cnt[5].CLK
light_modu_clk => frame_len_cnt[6].CLK
light_modu_clk => frame_len_cnt[7].CLK
light_modu_clk => frame_len_cnt[8].CLK
light_modu_clk => frame_len_cnt[9].CLK
light_modu_clk => frame_len_cnt[10].CLK
light_modu_clk => frame_len_cnt[11].CLK
light_modu_clk => frame_len_cnt[12].CLK
light_modu_clk => frame_len_cnt[13].CLK
light_modu_clk => frame_len_cnt[14].CLK
light_modu_clk => frame_len_cnt[15].CLK
light_modu_clk => state~6.DATAIN
light_modu_tdata[0] <= light_modu_tdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[1] <= light_modu_tdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[2] <= light_modu_tdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[3] <= light_modu_tdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[4] <= light_modu_tdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[5] <= light_modu_tdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[6] <= light_modu_tdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[7] <= light_modu_tdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[8] <= light_modu_tdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[9] <= light_modu_tdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[10] <= light_modu_tdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[11] <= light_modu_tdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[12] <= light_modu_tdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[13] <= light_modu_tdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[14] <= light_modu_tdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[15] <= light_modu_tdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[16] <= light_modu_tdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[17] <= light_modu_tdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[18] <= light_modu_tdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[19] <= light_modu_tdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[20] <= light_modu_tdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[21] <= light_modu_tdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[22] <= light_modu_tdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[23] <= light_modu_tdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[24] <= light_modu_tdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[25] <= light_modu_tdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[26] <= light_modu_tdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[27] <= light_modu_tdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[28] <= light_modu_tdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[29] <= light_modu_tdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[30] <= light_modu_tdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tdata[31] <= light_modu_tdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tvalid <= light_modu_tvalid.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tlast <= light_modu_tlast.DB_MAX_OUTPUT_PORT_TYPE
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => always0.IN1
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => state.OUTPUTSELECT
light_modu_tready => always1.IN1
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.OUTPUTSELECT
light_modu_tready => light_modu_tdata.DATAB


|nios2_SG_DMA_test|pac_chek:m_pac_chek
i_rst_n => r_frame_len_cnt[0].ACLR
i_rst_n => r_frame_len_cnt[1].ACLR
i_rst_n => r_frame_len_cnt[2].ACLR
i_rst_n => r_frame_len_cnt[3].ACLR
i_rst_n => r_frame_len_cnt[4].ACLR
i_rst_n => r_frame_len_cnt[5].ACLR
i_rst_n => r_frame_len_cnt[6].ACLR
i_rst_n => r_frame_len_cnt[7].ACLR
i_rst_n => r_frame_len_cnt[8].ACLR
i_rst_n => r_frame_len_cnt[9].ACLR
i_rst_n => r_frame_len_cnt[10].ACLR
i_rst_n => r_frame_len_cnt[11].ACLR
i_rst_n => r_frame_len_cnt[12].ACLR
i_rst_n => r_frame_len_cnt[13].ACLR
i_rst_n => r_frame_len_cnt[14].ACLR
i_rst_n => r_frame_len_cnt[15].ACLR
i_rst_n => r_frame_len_cnt[16].ACLR
i_rst_n => r_frame_len_cnt[17].ACLR
i_rst_n => r_frame_len_cnt[18].ACLR
i_rst_n => r_frame_len_cnt[19].ACLR
i_rst_n => r_frame_len_cnt[20].ACLR
i_rst_n => r_frame_len_cnt[21].ACLR
i_rst_n => r_frame_len_cnt[22].ACLR
i_rst_n => r_frame_len_cnt[23].ACLR
i_rst_n => r_frame_len_cnt[24].ACLR
i_rst_n => r_frame_len_cnt[25].ACLR
i_rst_n => r_frame_len_cnt[26].ACLR
i_rst_n => r_frame_len_cnt[27].ACLR
i_rst_n => r_frame_len_cnt[28].ACLR
i_rst_n => r_frame_len_cnt[29].ACLR
i_rst_n => r_frame_len_cnt[30].ACLR
i_rst_n => r_frame_len_cnt[31].ACLR
i_rst_n => r_good_word_num[0].ACLR
i_rst_n => r_good_word_num[1].ACLR
i_rst_n => r_good_word_num[2].ACLR
i_rst_n => r_good_word_num[3].ACLR
i_rst_n => r_good_word_num[4].ACLR
i_rst_n => r_good_word_num[5].ACLR
i_rst_n => r_good_word_num[6].ACLR
i_rst_n => r_good_word_num[7].ACLR
i_rst_n => r_good_word_num[8].ACLR
i_rst_n => r_good_word_num[9].ACLR
i_rst_n => r_good_word_num[10].ACLR
i_rst_n => r_good_word_num[11].ACLR
i_rst_n => r_good_word_num[12].ACLR
i_rst_n => r_good_word_num[13].ACLR
i_rst_n => r_good_word_num[14].ACLR
i_rst_n => r_good_word_num[15].ACLR
i_rst_n => r_good_word_num[16].ACLR
i_rst_n => r_good_word_num[17].ACLR
i_rst_n => r_good_word_num[18].ACLR
i_rst_n => r_good_word_num[19].ACLR
i_rst_n => r_good_word_num[20].ACLR
i_rst_n => r_good_word_num[21].ACLR
i_rst_n => r_good_word_num[22].ACLR
i_rst_n => r_good_word_num[23].ACLR
i_rst_n => r_good_word_num[24].ACLR
i_rst_n => r_good_word_num[25].ACLR
i_rst_n => r_good_word_num[26].ACLR
i_rst_n => r_good_word_num[27].ACLR
i_rst_n => r_good_word_num[28].ACLR
i_rst_n => r_good_word_num[29].ACLR
i_rst_n => r_good_word_num[30].ACLR
i_rst_n => r_good_word_num[31].ACLR
i_rst_n => r_frame_num[0].ACLR
i_rst_n => r_frame_num[1].ACLR
i_rst_n => r_frame_num[2].ACLR
i_rst_n => r_frame_num[3].ACLR
i_rst_n => r_frame_num[4].ACLR
i_rst_n => r_frame_num[5].ACLR
i_rst_n => r_frame_num[6].ACLR
i_rst_n => r_frame_num[7].ACLR
i_rst_n => r_frame_num[8].ACLR
i_rst_n => r_frame_num[9].ACLR
i_rst_n => r_frame_num[10].ACLR
i_rst_n => r_frame_num[11].ACLR
i_rst_n => r_frame_num[12].ACLR
i_rst_n => r_frame_num[13].ACLR
i_rst_n => r_frame_num[14].ACLR
i_rst_n => r_frame_num[15].ACLR
i_rst_n => r_frame_num[16].ACLR
i_rst_n => r_frame_num[17].ACLR
i_rst_n => r_frame_num[18].ACLR
i_rst_n => r_frame_num[19].ACLR
i_rst_n => r_frame_num[20].ACLR
i_rst_n => r_frame_num[21].ACLR
i_rst_n => r_frame_num[22].ACLR
i_rst_n => r_frame_num[23].ACLR
i_rst_n => r_frame_num[24].ACLR
i_rst_n => r_frame_num[25].ACLR
i_rst_n => r_frame_num[26].ACLR
i_rst_n => r_frame_num[27].ACLR
i_rst_n => r_frame_num[28].ACLR
i_rst_n => r_frame_num[29].ACLR
i_rst_n => r_frame_num[30].ACLR
i_rst_n => r_frame_num[31].ACLR
i_rst_n => r_good_frame_num[0].ACLR
i_rst_n => r_good_frame_num[1].ACLR
i_rst_n => r_good_frame_num[2].ACLR
i_rst_n => r_good_frame_num[3].ACLR
i_rst_n => r_good_frame_num[4].ACLR
i_rst_n => r_good_frame_num[5].ACLR
i_rst_n => r_good_frame_num[6].ACLR
i_rst_n => r_good_frame_num[7].ACLR
i_rst_n => r_good_frame_num[8].ACLR
i_rst_n => r_good_frame_num[9].ACLR
i_rst_n => r_good_frame_num[10].ACLR
i_rst_n => r_good_frame_num[11].ACLR
i_rst_n => r_good_frame_num[12].ACLR
i_rst_n => r_good_frame_num[13].ACLR
i_rst_n => r_good_frame_num[14].ACLR
i_rst_n => r_good_frame_num[15].ACLR
i_rst_n => r_good_frame_num[16].ACLR
i_rst_n => r_good_frame_num[17].ACLR
i_rst_n => r_good_frame_num[18].ACLR
i_rst_n => r_good_frame_num[19].ACLR
i_rst_n => r_good_frame_num[20].ACLR
i_rst_n => r_good_frame_num[21].ACLR
i_rst_n => r_good_frame_num[22].ACLR
i_rst_n => r_good_frame_num[23].ACLR
i_rst_n => r_good_frame_num[24].ACLR
i_rst_n => r_good_frame_num[25].ACLR
i_rst_n => r_good_frame_num[26].ACLR
i_rst_n => r_good_frame_num[27].ACLR
i_rst_n => r_good_frame_num[28].ACLR
i_rst_n => r_good_frame_num[29].ACLR
i_rst_n => r_good_frame_num[30].ACLR
i_rst_n => r_good_frame_num[31].ACLR
i_rst_n => r_state~6.DATAIN
i_pac_chek_clk => r_good_frame_num[0].CLK
i_pac_chek_clk => r_good_frame_num[1].CLK
i_pac_chek_clk => r_good_frame_num[2].CLK
i_pac_chek_clk => r_good_frame_num[3].CLK
i_pac_chek_clk => r_good_frame_num[4].CLK
i_pac_chek_clk => r_good_frame_num[5].CLK
i_pac_chek_clk => r_good_frame_num[6].CLK
i_pac_chek_clk => r_good_frame_num[7].CLK
i_pac_chek_clk => r_good_frame_num[8].CLK
i_pac_chek_clk => r_good_frame_num[9].CLK
i_pac_chek_clk => r_good_frame_num[10].CLK
i_pac_chek_clk => r_good_frame_num[11].CLK
i_pac_chek_clk => r_good_frame_num[12].CLK
i_pac_chek_clk => r_good_frame_num[13].CLK
i_pac_chek_clk => r_good_frame_num[14].CLK
i_pac_chek_clk => r_good_frame_num[15].CLK
i_pac_chek_clk => r_good_frame_num[16].CLK
i_pac_chek_clk => r_good_frame_num[17].CLK
i_pac_chek_clk => r_good_frame_num[18].CLK
i_pac_chek_clk => r_good_frame_num[19].CLK
i_pac_chek_clk => r_good_frame_num[20].CLK
i_pac_chek_clk => r_good_frame_num[21].CLK
i_pac_chek_clk => r_good_frame_num[22].CLK
i_pac_chek_clk => r_good_frame_num[23].CLK
i_pac_chek_clk => r_good_frame_num[24].CLK
i_pac_chek_clk => r_good_frame_num[25].CLK
i_pac_chek_clk => r_good_frame_num[26].CLK
i_pac_chek_clk => r_good_frame_num[27].CLK
i_pac_chek_clk => r_good_frame_num[28].CLK
i_pac_chek_clk => r_good_frame_num[29].CLK
i_pac_chek_clk => r_good_frame_num[30].CLK
i_pac_chek_clk => r_good_frame_num[31].CLK
i_pac_chek_clk => r_frame_num[0].CLK
i_pac_chek_clk => r_frame_num[1].CLK
i_pac_chek_clk => r_frame_num[2].CLK
i_pac_chek_clk => r_frame_num[3].CLK
i_pac_chek_clk => r_frame_num[4].CLK
i_pac_chek_clk => r_frame_num[5].CLK
i_pac_chek_clk => r_frame_num[6].CLK
i_pac_chek_clk => r_frame_num[7].CLK
i_pac_chek_clk => r_frame_num[8].CLK
i_pac_chek_clk => r_frame_num[9].CLK
i_pac_chek_clk => r_frame_num[10].CLK
i_pac_chek_clk => r_frame_num[11].CLK
i_pac_chek_clk => r_frame_num[12].CLK
i_pac_chek_clk => r_frame_num[13].CLK
i_pac_chek_clk => r_frame_num[14].CLK
i_pac_chek_clk => r_frame_num[15].CLK
i_pac_chek_clk => r_frame_num[16].CLK
i_pac_chek_clk => r_frame_num[17].CLK
i_pac_chek_clk => r_frame_num[18].CLK
i_pac_chek_clk => r_frame_num[19].CLK
i_pac_chek_clk => r_frame_num[20].CLK
i_pac_chek_clk => r_frame_num[21].CLK
i_pac_chek_clk => r_frame_num[22].CLK
i_pac_chek_clk => r_frame_num[23].CLK
i_pac_chek_clk => r_frame_num[24].CLK
i_pac_chek_clk => r_frame_num[25].CLK
i_pac_chek_clk => r_frame_num[26].CLK
i_pac_chek_clk => r_frame_num[27].CLK
i_pac_chek_clk => r_frame_num[28].CLK
i_pac_chek_clk => r_frame_num[29].CLK
i_pac_chek_clk => r_frame_num[30].CLK
i_pac_chek_clk => r_frame_num[31].CLK
i_pac_chek_clk => r_good_word_num[0].CLK
i_pac_chek_clk => r_good_word_num[1].CLK
i_pac_chek_clk => r_good_word_num[2].CLK
i_pac_chek_clk => r_good_word_num[3].CLK
i_pac_chek_clk => r_good_word_num[4].CLK
i_pac_chek_clk => r_good_word_num[5].CLK
i_pac_chek_clk => r_good_word_num[6].CLK
i_pac_chek_clk => r_good_word_num[7].CLK
i_pac_chek_clk => r_good_word_num[8].CLK
i_pac_chek_clk => r_good_word_num[9].CLK
i_pac_chek_clk => r_good_word_num[10].CLK
i_pac_chek_clk => r_good_word_num[11].CLK
i_pac_chek_clk => r_good_word_num[12].CLK
i_pac_chek_clk => r_good_word_num[13].CLK
i_pac_chek_clk => r_good_word_num[14].CLK
i_pac_chek_clk => r_good_word_num[15].CLK
i_pac_chek_clk => r_good_word_num[16].CLK
i_pac_chek_clk => r_good_word_num[17].CLK
i_pac_chek_clk => r_good_word_num[18].CLK
i_pac_chek_clk => r_good_word_num[19].CLK
i_pac_chek_clk => r_good_word_num[20].CLK
i_pac_chek_clk => r_good_word_num[21].CLK
i_pac_chek_clk => r_good_word_num[22].CLK
i_pac_chek_clk => r_good_word_num[23].CLK
i_pac_chek_clk => r_good_word_num[24].CLK
i_pac_chek_clk => r_good_word_num[25].CLK
i_pac_chek_clk => r_good_word_num[26].CLK
i_pac_chek_clk => r_good_word_num[27].CLK
i_pac_chek_clk => r_good_word_num[28].CLK
i_pac_chek_clk => r_good_word_num[29].CLK
i_pac_chek_clk => r_good_word_num[30].CLK
i_pac_chek_clk => r_good_word_num[31].CLK
i_pac_chek_clk => r_frame_len_cnt[0].CLK
i_pac_chek_clk => r_frame_len_cnt[1].CLK
i_pac_chek_clk => r_frame_len_cnt[2].CLK
i_pac_chek_clk => r_frame_len_cnt[3].CLK
i_pac_chek_clk => r_frame_len_cnt[4].CLK
i_pac_chek_clk => r_frame_len_cnt[5].CLK
i_pac_chek_clk => r_frame_len_cnt[6].CLK
i_pac_chek_clk => r_frame_len_cnt[7].CLK
i_pac_chek_clk => r_frame_len_cnt[8].CLK
i_pac_chek_clk => r_frame_len_cnt[9].CLK
i_pac_chek_clk => r_frame_len_cnt[10].CLK
i_pac_chek_clk => r_frame_len_cnt[11].CLK
i_pac_chek_clk => r_frame_len_cnt[12].CLK
i_pac_chek_clk => r_frame_len_cnt[13].CLK
i_pac_chek_clk => r_frame_len_cnt[14].CLK
i_pac_chek_clk => r_frame_len_cnt[15].CLK
i_pac_chek_clk => r_frame_len_cnt[16].CLK
i_pac_chek_clk => r_frame_len_cnt[17].CLK
i_pac_chek_clk => r_frame_len_cnt[18].CLK
i_pac_chek_clk => r_frame_len_cnt[19].CLK
i_pac_chek_clk => r_frame_len_cnt[20].CLK
i_pac_chek_clk => r_frame_len_cnt[21].CLK
i_pac_chek_clk => r_frame_len_cnt[22].CLK
i_pac_chek_clk => r_frame_len_cnt[23].CLK
i_pac_chek_clk => r_frame_len_cnt[24].CLK
i_pac_chek_clk => r_frame_len_cnt[25].CLK
i_pac_chek_clk => r_frame_len_cnt[26].CLK
i_pac_chek_clk => r_frame_len_cnt[27].CLK
i_pac_chek_clk => r_frame_len_cnt[28].CLK
i_pac_chek_clk => r_frame_len_cnt[29].CLK
i_pac_chek_clk => r_frame_len_cnt[30].CLK
i_pac_chek_clk => r_frame_len_cnt[31].CLK
i_pac_chek_clk => r_state~4.DATAIN
i_pac_chek_data[0] => Equal1.IN31
i_pac_chek_data[0] => Equal0.IN31
i_pac_chek_data[1] => Equal1.IN30
i_pac_chek_data[1] => Equal0.IN30
i_pac_chek_data[2] => Equal1.IN29
i_pac_chek_data[2] => Equal0.IN29
i_pac_chek_data[3] => Equal1.IN28
i_pac_chek_data[3] => Equal0.IN28
i_pac_chek_data[4] => Equal1.IN27
i_pac_chek_data[4] => Equal0.IN27
i_pac_chek_data[5] => Equal1.IN26
i_pac_chek_data[5] => Equal0.IN26
i_pac_chek_data[6] => Equal1.IN25
i_pac_chek_data[6] => Equal0.IN25
i_pac_chek_data[7] => Equal1.IN24
i_pac_chek_data[7] => Equal0.IN24
i_pac_chek_data[8] => Equal1.IN23
i_pac_chek_data[8] => Equal0.IN23
i_pac_chek_data[9] => Equal1.IN22
i_pac_chek_data[9] => Equal0.IN22
i_pac_chek_data[10] => Equal1.IN21
i_pac_chek_data[10] => Equal0.IN21
i_pac_chek_data[11] => Equal1.IN20
i_pac_chek_data[11] => Equal0.IN20
i_pac_chek_data[12] => Equal1.IN19
i_pac_chek_data[12] => Equal0.IN19
i_pac_chek_data[13] => Equal1.IN18
i_pac_chek_data[13] => Equal0.IN18
i_pac_chek_data[14] => Equal1.IN17
i_pac_chek_data[14] => Equal0.IN17
i_pac_chek_data[15] => Equal1.IN16
i_pac_chek_data[15] => Equal0.IN16
i_pac_chek_data[16] => Equal1.IN15
i_pac_chek_data[16] => Equal0.IN15
i_pac_chek_data[17] => Equal1.IN14
i_pac_chek_data[17] => Equal0.IN14
i_pac_chek_data[18] => Equal1.IN13
i_pac_chek_data[18] => Equal0.IN13
i_pac_chek_data[19] => Equal1.IN12
i_pac_chek_data[19] => Equal0.IN12
i_pac_chek_data[20] => Equal1.IN11
i_pac_chek_data[20] => Equal0.IN11
i_pac_chek_data[21] => Equal1.IN10
i_pac_chek_data[21] => Equal0.IN10
i_pac_chek_data[22] => Equal1.IN9
i_pac_chek_data[22] => Equal0.IN9
i_pac_chek_data[23] => Equal1.IN8
i_pac_chek_data[23] => Equal0.IN8
i_pac_chek_data[24] => Equal1.IN7
i_pac_chek_data[24] => Equal0.IN7
i_pac_chek_data[25] => Equal1.IN6
i_pac_chek_data[25] => Equal0.IN6
i_pac_chek_data[26] => Equal1.IN5
i_pac_chek_data[26] => Equal0.IN5
i_pac_chek_data[27] => Equal1.IN4
i_pac_chek_data[27] => Equal0.IN4
i_pac_chek_data[28] => Equal1.IN3
i_pac_chek_data[28] => Equal0.IN3
i_pac_chek_data[29] => Equal1.IN2
i_pac_chek_data[29] => Equal0.IN2
i_pac_chek_data[30] => Equal1.IN1
i_pac_chek_data[30] => Equal0.IN1
i_pac_chek_data[31] => Equal1.IN0
i_pac_chek_data[31] => Equal0.IN0
i_pac_chek_data_valid => always0.IN1
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_frame_len_cnt.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => r_good_word_num.OUTPUTSELECT
i_pac_chek_data_valid => always4.IN1
i_pac_chek_sof => ~NO_FANOUT~
o_good_word_num[0] <= o_good_word_num[0].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[1] <= o_good_word_num[1].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[2] <= o_good_word_num[2].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[3] <= o_good_word_num[3].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[4] <= o_good_word_num[4].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[5] <= o_good_word_num[5].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[6] <= o_good_word_num[6].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[7] <= o_good_word_num[7].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[8] <= o_good_word_num[8].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[9] <= o_good_word_num[9].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[10] <= o_good_word_num[10].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[11] <= o_good_word_num[11].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[12] <= o_good_word_num[12].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[13] <= o_good_word_num[13].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[14] <= o_good_word_num[14].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[15] <= o_good_word_num[15].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[16] <= o_good_word_num[16].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[17] <= o_good_word_num[17].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[18] <= o_good_word_num[18].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[19] <= o_good_word_num[19].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[20] <= o_good_word_num[20].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[21] <= o_good_word_num[21].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[22] <= o_good_word_num[22].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[23] <= o_good_word_num[23].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[24] <= o_good_word_num[24].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[25] <= o_good_word_num[25].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[26] <= o_good_word_num[26].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[27] <= o_good_word_num[27].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[28] <= o_good_word_num[28].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[29] <= o_good_word_num[29].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[30] <= o_good_word_num[30].DB_MAX_OUTPUT_PORT_TYPE
o_good_word_num[31] <= o_good_word_num[31].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[0] <= o_good_frame_num[0].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[1] <= o_good_frame_num[1].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[2] <= o_good_frame_num[2].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[3] <= o_good_frame_num[3].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[4] <= o_good_frame_num[4].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[5] <= o_good_frame_num[5].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[6] <= o_good_frame_num[6].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[7] <= o_good_frame_num[7].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[8] <= o_good_frame_num[8].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[9] <= o_good_frame_num[9].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[10] <= o_good_frame_num[10].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[11] <= o_good_frame_num[11].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[12] <= o_good_frame_num[12].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[13] <= o_good_frame_num[13].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[14] <= o_good_frame_num[14].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[15] <= o_good_frame_num[15].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[16] <= o_good_frame_num[16].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[17] <= o_good_frame_num[17].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[18] <= o_good_frame_num[18].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[19] <= o_good_frame_num[19].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[20] <= o_good_frame_num[20].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[21] <= o_good_frame_num[21].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[22] <= o_good_frame_num[22].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[23] <= o_good_frame_num[23].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[24] <= o_good_frame_num[24].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[25] <= o_good_frame_num[25].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[26] <= o_good_frame_num[26].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[27] <= o_good_frame_num[27].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[28] <= o_good_frame_num[28].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[29] <= o_good_frame_num[29].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[30] <= o_good_frame_num[30].DB_MAX_OUTPUT_PORT_TYPE
o_good_frame_num[31] <= o_good_frame_num[31].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[0] <= o_frame_num[0].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[1] <= o_frame_num[1].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[2] <= o_frame_num[2].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[3] <= o_frame_num[3].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[4] <= o_frame_num[4].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[5] <= o_frame_num[5].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[6] <= o_frame_num[6].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[7] <= o_frame_num[7].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[8] <= o_frame_num[8].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[9] <= o_frame_num[9].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[10] <= o_frame_num[10].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[11] <= o_frame_num[11].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[12] <= o_frame_num[12].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[13] <= o_frame_num[13].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[14] <= o_frame_num[14].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[15] <= o_frame_num[15].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[16] <= o_frame_num[16].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[17] <= o_frame_num[17].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[18] <= o_frame_num[18].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[19] <= o_frame_num[19].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[20] <= o_frame_num[20].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[21] <= o_frame_num[21].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[22] <= o_frame_num[22].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[23] <= o_frame_num[23].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[24] <= o_frame_num[24].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[25] <= o_frame_num[25].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[26] <= o_frame_num[26].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[27] <= o_frame_num[27].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[28] <= o_frame_num[28].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[29] <= o_frame_num[29].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[30] <= o_frame_num[30].DB_MAX_OUTPUT_PORT_TYPE
o_frame_num[31] <= o_frame_num[31].DB_MAX_OUTPUT_PORT_TYPE


