<html><body><samp><pre>
<!@TC:1711479000>
# Tue Mar 26 14:49:56 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DSRPLB01

Implementation : rev_1
<a name=mapperReport18></a>Synopsys CPLD Technology Mapper, Version map202109syn, Build 243R, Built Jun  1 2022 05:17:33, @</a>

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1711479000> | Running in 64-bit mode. 

Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1711479000> | No constraint file specified. 
---------------------------------------
<a name=resourceUsage19></a>Resource Usage Report</a>

Simple gate primitives:
IBUF            6 uses
OBUF            8 uses
keepbuf         1 use
AND2            19 uses
INV             5 uses
DLAT            3 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1711479000> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 26 14:49:58 2024

###########################################################]

</pre></samp></body></html>
