Warnings, critical warnings and errors from synthesis and implementation

Created: 2023-08-14 14:34:27

----SYNTHESIS----
WARNING: [Synth 8-5856] 3D RAM defuse_arr_easy_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_medium_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_hard_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_hard_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_medium_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_easy_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element arr_hcount_l_reg was removed.  [rtl/draw/top_redraw_board/generate_defuse_array.sv:45]
WARNING: [Synth 8-6014] Unused sequential element arr_vcount_reg was removed.  [rtl/draw/top_redraw_board/generate_defuse_array.sv:48]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][11]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][10]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][9]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][8]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][7]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][6]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][5]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][4]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][3]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][2]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][1]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][0]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][15]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][14]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][13]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][12]' did not result in combinational logic [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [rtl/mouse/MouseCtl.vhd:520]
WARNING: [Synth 8-5856] 3D RAM array_easy_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM array_medium_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM array_hard_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-689] width (7) of port connection 'sseg' does not match port width (8) of module 'disp_hex_mux' [rtl/top_vga.sv:184]
WARNING: [Synth 8-3848] Net pclk in module/entity top_vga_basys3 does not have driver. [fpga/rtl/top_vga_basys3.sv:43]
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[0] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][9]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][8]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][7]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][6]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][5]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][4]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][3]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][2]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][1]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][0]' [rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[5] in module generate_defuse_array is either unconnected or has no load

----IMPLEMENTATION----
WARNING: [Route 35-328] Router estimated timing not met.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 input u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 input u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 input u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 input u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 output u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 output u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 output u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 output u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos output u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos output u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 multiplier stage u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 multiplier stage u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 multiplier stage u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 multiplier stage u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt100_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt102_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt104_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt106_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt108_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt10_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt110_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt112_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt114_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt116_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt118_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt128_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt12_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt130_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt132_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt134_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt136_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt138_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt140_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt142_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt144_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt146_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt148_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt14_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt150_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt160_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt162_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt164_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt166_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt168_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt16_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt170_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt172_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt174_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt176_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt178_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt180_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt182_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt18_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt192_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt194_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt196_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt198_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt200_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt202_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt204_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt206_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt208_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt20_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt210_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt212_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt214_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt216_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt218_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt220_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt222_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt224_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt226_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt228_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt22_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt230_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt232_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt234_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt236_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt238_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt240_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt242_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt244_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt246_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt248_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt250_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt252_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt254_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt256_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt258_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt260_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt262_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt264_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt266_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt268_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt270_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt272_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt274_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt276_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt278_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt280_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt282_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt284_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt286_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt288_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt290_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt292_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt294_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt296_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt298_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt2_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt300_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt302_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt304_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt306_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
