

================================================================
== Vivado HLS Report for 'mem_write'
================================================================
* Date:           Sat Feb 15 08:01:07 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2313|     2313| 11.565 us | 11.565 us |  2313|  2313|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |     2311|     2311|         9|          1|          1|  2304|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    185|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        0|      -|     290|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     290|    373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln332_fu_267_p2                |     +    |      0|  0|  40|          33|          33|
    |i_fu_224_p2                        |     +    |      0|  0|  12|          12|           1|
    |loops_impl_i_V_fu_242_p2           |     +    |      0|  0|  14|          10|           1|
    |loops_impl_next_i_s_fu_201_p2      |     +    |      0|  0|  10|           2|           1|
    |tmp4_i_i_i_fu_211_p2               |     +    |      0|  0|  37|          30|          30|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln68_fu_195_p2                |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln891_4_fu_236_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln891_fu_230_p2               |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |select_ln206_fu_248_p3             |  select  |      0|  0|  10|           1|           1|
    |select_ln891_fu_256_p3             |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 185|         123|         111|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8       |   9|          2|    1|          2|
    |i_0_i_i_i_reg_176             |   9|          2|   12|         24|
    |loops_0_0_i_i_i_reg_165       |   9|          2|    2|          4|
    |loops_1_0_i_i_i_reg_154       |   9|          2|   10|         20|
    |out_0_V_V_blk_n               |   9|          2|    1|          2|
    |out_1_V_V_blk_n               |   9|          2|    1|          2|
    |out_2_V_V_blk_n               |   9|          2|    1|          2|
    |out_3_V_V_blk_n               |   9|          2|    1|          2|
    |out_hw_V_blk_n_AW             |   9|          2|    1|          2|
    |out_hw_V_blk_n_B              |   9|          2|    1|          2|
    |out_hw_V_blk_n_W              |   9|          2|    1|          2|
    |out_hw_V_offset_blk_n         |   9|          2|    1|          2|
    |weights_reloading_in_3_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         34|   37|         76|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln332_reg_335        |  33|   0|   33|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |empty_reg_301            |  30|   0|   30|          0|
    |i_0_i_i_i_reg_176        |  12|   0|   12|          0|
    |icmp_ln68_reg_311        |   1|   0|    1|          0|
    |loops_0_0_i_i_i_reg_165  |   2|   0|    2|          0|
    |loops_1_0_i_i_i_reg_154  |  10|   0|   10|          0|
    |out_index_reg_320        |  32|   0|   32|          0|
    |tmp_V_141_reg_345        |  16|   0|   16|          0|
    |tmp_V_142_reg_350        |  16|   0|   16|          0|
    |tmp_V_143_reg_355        |  16|   0|   16|          0|
    |tmp_V_reg_340            |  16|   0|   16|          0|
    |zext_ln68_reg_306        |  29|   0|   33|          4|
    |icmp_ln68_reg_311        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 290|  32|  231|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        mem_write       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        mem_write       | return value |
|weights_reloading_in_3_dout     |  in |   32|   ap_fifo  | weights_reloading_in_3 |    pointer   |
|weights_reloading_in_3_empty_n  |  in |    1|   ap_fifo  | weights_reloading_in_3 |    pointer   |
|weights_reloading_in_3_read     | out |    1|   ap_fifo  | weights_reloading_in_3 |    pointer   |
|out_0_V_V_dout                  |  in |   16|   ap_fifo  |        out_0_V_V       |    pointer   |
|out_0_V_V_empty_n               |  in |    1|   ap_fifo  |        out_0_V_V       |    pointer   |
|out_0_V_V_read                  | out |    1|   ap_fifo  |        out_0_V_V       |    pointer   |
|out_1_V_V_dout                  |  in |   16|   ap_fifo  |        out_1_V_V       |    pointer   |
|out_1_V_V_empty_n               |  in |    1|   ap_fifo  |        out_1_V_V       |    pointer   |
|out_1_V_V_read                  | out |    1|   ap_fifo  |        out_1_V_V       |    pointer   |
|out_2_V_V_dout                  |  in |   16|   ap_fifo  |        out_2_V_V       |    pointer   |
|out_2_V_V_empty_n               |  in |    1|   ap_fifo  |        out_2_V_V       |    pointer   |
|out_2_V_V_read                  | out |    1|   ap_fifo  |        out_2_V_V       |    pointer   |
|out_3_V_V_dout                  |  in |   16|   ap_fifo  |        out_3_V_V       |    pointer   |
|out_3_V_V_empty_n               |  in |    1|   ap_fifo  |        out_3_V_V       |    pointer   |
|out_3_V_V_read                  | out |    1|   ap_fifo  |        out_3_V_V       |    pointer   |
|m_axi_out_hw_V_AWVALID          | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWREADY          |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWADDR           | out |   32|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWID             | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWLEN            | out |   32|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWSIZE           | out |    3|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWBURST          | out |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWLOCK           | out |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWCACHE          | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWPROT           | out |    3|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWQOS            | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWREGION         | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWUSER           | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WVALID           | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WREADY           |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WDATA            | out |   64|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WSTRB            | out |    8|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WLAST            | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WID              | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_WUSER            | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARVALID          | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARREADY          |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARADDR           | out |   32|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARID             | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARLEN            | out |   32|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARSIZE           | out |    3|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARBURST          | out |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARLOCK           | out |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARCACHE          | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARPROT           | out |    3|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARQOS            | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARREGION         | out |    4|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARUSER           | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RVALID           |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RREADY           | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RDATA            |  in |   64|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RLAST            |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RID              |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RUSER            |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_RRESP            |  in |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_BVALID           |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_BREADY           | out |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_BRESP            |  in |    2|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_BID              |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|m_axi_out_hw_V_BUSER            |  in |    1|    m_axi   |        out_hw_V        |    pointer   |
|out_hw_V_offset_dout            |  in |   29|   ap_fifo  |     out_hw_V_offset    |    pointer   |
|out_hw_V_offset_empty_n         |  in |    1|   ap_fifo  |     out_hw_V_offset    |    pointer   |
|out_hw_V_offset_read            | out |    1|   ap_fifo  |     out_hw_V_offset    |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%port_cache_0_V = alloca i64, align 8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 12 'alloca' 'port_cache_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* %out_hw_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.18ns)   --->   "%out_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_fifo.i29P(i29* %out_hw_V_offset)" [partition_0/src/single_layer_top.cpp:124]   --->   Operation 21 'read' 'out_hw_V_offset_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.18ns)   --->   "%weights_reloading_in_5 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %weights_reloading_in_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:37->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 28 'read' 'weights_reloading_in_5' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i32 %weights_reloading_in_5 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:37->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i29 %out_hw_V_offset_read to i33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 31 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %"operator++.exit.i.i.i"" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%loops_1_0_i_i_i = phi i10 [ 0, %entry ], [ %select_ln891, %pixel_channel_loop ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 33 'phi' 'loops_1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%loops_0_0_i_i_i = phi i2 [ 0, %entry ], [ %loops_impl_next_i_s, %pixel_channel_loop ]"   --->   Operation 34 'phi' 'loops_0_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i12 [ 0, %entry ], [ %i, %pixel_channel_loop ]"   --->   Operation 35 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.99ns)   --->   "%icmp_ln68 = icmp eq i12 %i_0_i_i_i, -1792" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 36 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 37 'speclooptripcount' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%loops_impl_next_i_s = add i2 %loops_0_0_i_i_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:161->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 38 'add' 'loops_impl_next_i_s' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.exit, label %pixel_channel_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_221 = zext i10 %loops_1_0_i_i_i to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 40 'zext' 'empty_221' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.49ns)   --->   "%tmp4_i_i_i = add i30 %empty_221, %empty" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 41 'add' 'tmp4_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_index = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp4_i_i_i, i2 %loops_0_0_i_i_i)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:89->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 42 'bitconcatenate' 'out_index' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 43 'add' 'i' <Predicate = (!icmp_ln68)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln891 = icmp eq i2 %loops_0_0_i_i_i, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 44 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln68)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln891_4 = icmp ugt i10 %loops_1_0_i_i_i, -450" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 45 'icmp' 'icmp_ln891_4' <Predicate = (!icmp_ln68)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%loops_impl_i_V = add i10 %loops_1_0_i_i_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 46 'add' 'loops_impl_i_V' <Predicate = (!icmp_ln68)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln891)   --->   "%select_ln206 = select i1 %icmp_ln891_4, i10 0, i10 %loops_impl_i_V" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 47 'select' 'select_ln206' <Predicate = (!icmp_ln68)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln891 = select i1 %icmp_ln891, i10 %select_ln206, i10 %loops_1_0_i_i_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 48 'select' 'select_ln891' <Predicate = (!icmp_ln68)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %out_index to i33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:87->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 49 'sext' 'sext_ln87' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%add_ln332 = add i33 %zext_ln68, %sext_ln87" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 50 'add' 'add_ln332' <Predicate = (!icmp_ln68)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %out_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:80->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 51 'read' 'tmp_V' <Predicate = (!icmp_ln68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_141 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %out_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:80->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 52 'read' 'tmp_V_141' <Predicate = (!icmp_ln68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 53 [1/1] (2.18ns)   --->   "%tmp_V_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %out_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:80->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 53 'read' 'tmp_V_142' <Predicate = (!icmp_ln68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_143 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %out_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:80->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 54 'read' 'tmp_V_143' <Predicate = (!icmp_ln68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i33 %add_ln332 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 55 'sext' 'sext_ln332' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%out_hw_V_addr = getelementptr i64* %out_hw_V, i64 %sext_ln332" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 56 'getelementptr' 'out_hw_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (4.37ns)   --->   "%out_hw_V_addr_i_i_re = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_hw_V_addr, i32 1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 57 'writereq' 'out_hw_V_addr_i_i_re' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%port_cache_0_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_V_143, i16 %tmp_V_142, i16 %tmp_V_141, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:84->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 58 'bitconcatenate' 'port_cache_0_V_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "store i64 %port_cache_0_V_1, i64* %port_cache_0_V, align 8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:84->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 59 'store' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i64P(i64* %out_hw_V_addr, i64 %port_cache_0_V_1, i8 -1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 60 'write' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 61 [5/5] (4.37ns)   --->   "%out_hw_V_addr_i_i_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 61 'writeresp' 'out_hw_V_addr_i_i_re_1' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 62 [4/5] (4.37ns)   --->   "%out_hw_V_addr_i_i_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 62 'writeresp' 'out_hw_V_addr_i_i_re_1' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 63 [3/5] (4.37ns)   --->   "%out_hw_V_addr_i_i_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 63 'writeresp' 'out_hw_V_addr_i_i_re_1' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 64 [2/5] (4.37ns)   --->   "%out_hw_V_addr_i_i_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 64 'writeresp' 'out_hw_V_addr_i_i_re_1' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str15) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 66 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:70->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:87->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 69 [1/5] (4.37ns)   --->   "%out_hw_V_addr_i_i_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:90->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 69 'writeresp' 'out_hw_V_addr_i_i_re_1' <Predicate = (!icmp_ln68)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str15, i32 %tmp_i_i_i)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:93->partition_0/src/single_layer_top.cpp:58->partition_0/src/single_layer_top.cpp:124->partition_0/src/single_layer_top.cpp:104]   --->   Operation 70 'specregionend' 'empty_222' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "br label %"operator++.exit.i.i.i""   --->   Operation 71 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_reloading_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_hw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_hw_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
port_cache_0_V         (alloca           ) [ 001111111110]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
out_hw_V_offset_read   (read             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
weights_reloading_in_5 (read             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
empty                  (trunc            ) [ 001111111110]
zext_ln68              (zext             ) [ 001111111110]
br_ln68                (br               ) [ 011111111110]
loops_1_0_i_i_i        (phi              ) [ 001000000000]
loops_0_0_i_i_i        (phi              ) [ 001000000000]
i_0_i_i_i              (phi              ) [ 001000000000]
icmp_ln68              (icmp             ) [ 001111111110]
empty_220              (speclooptripcount) [ 000000000000]
loops_impl_next_i_s    (add              ) [ 011111111110]
br_ln68                (br               ) [ 000000000000]
empty_221              (zext             ) [ 000000000000]
tmp4_i_i_i             (add              ) [ 000000000000]
out_index              (bitconcatenate   ) [ 001100000000]
i                      (add              ) [ 011111111110]
icmp_ln891             (icmp             ) [ 000000000000]
icmp_ln891_4           (icmp             ) [ 000000000000]
loops_impl_i_V         (add              ) [ 000000000000]
select_ln206           (select           ) [ 000000000000]
select_ln891           (select           ) [ 011111111110]
sext_ln87              (sext             ) [ 000000000000]
add_ln332              (add              ) [ 001010000000]
tmp_V                  (read             ) [ 001001000000]
tmp_V_141              (read             ) [ 001001000000]
tmp_V_142              (read             ) [ 001001000000]
tmp_V_143              (read             ) [ 001001000000]
sext_ln332             (sext             ) [ 000000000000]
out_hw_V_addr          (getelementptr    ) [ 001001111110]
out_hw_V_addr_i_i_re   (writereq         ) [ 000000000000]
port_cache_0_V_1       (bitconcatenate   ) [ 000000000000]
store_ln84             (store            ) [ 000000000000]
write_ln90             (write            ) [ 000000000000]
specloopname_ln68      (specloopname     ) [ 000000000000]
tmp_i_i_i              (specregionbegin  ) [ 000000000000]
specpipeline_ln70      (specpipeline     ) [ 000000000000]
specloopname_ln87      (specloopname     ) [ 000000000000]
out_hw_V_addr_i_i_re_1 (writeresp        ) [ 000000000000]
empty_222              (specregionend    ) [ 000000000000]
br_ln0                 (br               ) [ 011111111110]
ret_ln104              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_reloading_in_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_reloading_in_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_0_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_2_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_3_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_hw_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_hw_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_hw_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_hw_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i29P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="port_cache_0_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="port_cache_0_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_hw_V_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="29" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="0"/>
<pin id="105" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_hw_V_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weights_reloading_in_5_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_reloading_in_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_V_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_V_141_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_141/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_142_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_142/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_V_143_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_143/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_hw_V_addr_i_i_re/4 out_hw_V_addr_i_i_re_1/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln90_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="loops_1_0_i_i_i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="loops_1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="loops_1_0_i_i_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loops_1_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="loops_0_0_i_i_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="loops_0_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="loops_0_0_i_i_i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loops_0_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_0_i_i_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="1"/>
<pin id="178" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_0_i_i_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="empty_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln68_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="29" slack="0"/>
<pin id="193" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln68_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="loops_impl_next_i_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loops_impl_next_i_s/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="empty_221_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_221/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp4_i_i_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="30" slack="1"/>
<pin id="214" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_i_i_i/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_index_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln891_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln891_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891_4/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="loops_impl_i_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loops_impl_i_V/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln206_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln891_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln891/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln87_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln332_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="29" slack="2"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln332_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="33" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="out_hw_V_addr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_hw_V_addr/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="port_cache_0_V_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="0" index="2" bw="16" slack="1"/>
<pin id="286" dir="0" index="3" bw="16" slack="1"/>
<pin id="287" dir="0" index="4" bw="16" slack="1"/>
<pin id="288" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="port_cache_0_V_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln84_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="4"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="port_cache_0_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="4"/>
<pin id="298" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="port_cache_0_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="empty_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="1"/>
<pin id="303" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="306" class="1005" name="zext_ln68_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="33" slack="2"/>
<pin id="308" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln68_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="315" class="1005" name="loops_impl_next_i_s_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loops_impl_next_i_s "/>
</bind>
</comp>

<comp id="320" class="1005" name="out_index_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="select_ln891_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln891 "/>
</bind>
</comp>

<comp id="335" class="1005" name="add_ln332_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="33" slack="1"/>
<pin id="337" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln332 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_V_141_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="1"/>
<pin id="347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_141 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_V_142_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_142 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_V_143_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_143 "/>
</bind>
</comp>

<comp id="360" class="1005" name="out_hw_V_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_hw_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="108" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="102" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="180" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="169" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="158" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="169" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="180" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="169" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="158" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="158" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="230" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="158" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="5"/><net_sink comp="145" pin=2"/></net>

<net id="295"><net_src comp="282" pin="5"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="98" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="304"><net_src comp="187" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="309"><net_src comp="191" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="314"><net_src comp="195" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="201" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="323"><net_src comp="216" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="328"><net_src comp="224" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="333"><net_src comp="256" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="338"><net_src comp="267" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="343"><net_src comp="114" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="348"><net_src comp="120" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="353"><net_src comp="126" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="358"><net_src comp="132" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="363"><net_src comp="275" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_hw_V | {4 5 6 7 8 9 10 }
 - Input state : 
	Port: mem_write : weights_reloading_in_3 | {1 }
	Port: mem_write : out_0_V_V | {4 }
	Port: mem_write : out_1_V_V | {4 }
	Port: mem_write : out_2_V_V | {4 }
	Port: mem_write : out_3_V_V | {4 }
	Port: mem_write : out_hw_V | {}
	Port: mem_write : out_hw_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln68 : 1
		loops_impl_next_i_s : 1
		br_ln68 : 2
		empty_221 : 1
		tmp4_i_i_i : 2
		out_index : 3
		i : 1
		icmp_ln891 : 1
		icmp_ln891_4 : 1
		loops_impl_i_V : 1
		select_ln206 : 2
		select_ln891 : 3
	State 3
		add_ln332 : 1
	State 4
		out_hw_V_addr : 1
		out_hw_V_addr_i_i_re : 2
	State 5
		store_ln84 : 1
		write_ln90 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_222 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |     loops_impl_next_i_s_fu_201     |    0    |    10   |
|          |          tmp4_i_i_i_fu_211         |    0    |    37   |
|    add   |              i_fu_224              |    0    |    12   |
|          |        loops_impl_i_V_fu_242       |    0    |    14   |
|          |          add_ln332_fu_267          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln68_fu_195          |    0    |    13   |
|   icmp   |          icmp_ln891_fu_230         |    0    |    8    |
|          |         icmp_ln891_4_fu_236        |    0    |    13   |
|----------|------------------------------------|---------|---------|
|  select  |         select_ln206_fu_248        |    0    |    10   |
|          |         select_ln891_fu_256        |    0    |    10   |
|----------|------------------------------------|---------|---------|
|          |  out_hw_V_offset_read_read_fu_102  |    0    |    0    |
|          | weights_reloading_in_5_read_fu_108 |    0    |    0    |
|   read   |          tmp_V_read_fu_114         |    0    |    0    |
|          |        tmp_V_141_read_fu_120       |    0    |    0    |
|          |        tmp_V_142_read_fu_126       |    0    |    0    |
|          |        tmp_V_143_read_fu_132       |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_138        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln90_write_fu_145      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |            empty_fu_187            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln68_fu_191          |    0    |    0    |
|          |          empty_221_fu_207          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|          out_index_fu_216          |    0    |    0    |
|          |       port_cache_0_V_1_fu_282      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln87_fu_264          |    0    |    0    |
|          |          sext_ln332_fu_272         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   166   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln332_reg_335     |   33   |
|       empty_reg_301       |   30   |
|     i_0_i_i_i_reg_176     |   12   |
|         i_reg_325         |   12   |
|     icmp_ln68_reg_311     |    1   |
|  loops_0_0_i_i_i_reg_165  |    2   |
|  loops_1_0_i_i_i_reg_154  |   10   |
|loops_impl_next_i_s_reg_315|    2   |
|   out_hw_V_addr_reg_360   |   64   |
|     out_index_reg_320     |   32   |
|   port_cache_0_V_reg_296  |   64   |
|    select_ln891_reg_330   |   10   |
|     tmp_V_141_reg_345     |   16   |
|     tmp_V_142_reg_350     |   16   |
|     tmp_V_143_reg_355     |   16   |
|       tmp_V_reg_340       |   16   |
|     zext_ln68_reg_306     |   33   |
+---------------------------+--------+
|           Total           |   369  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_138 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_138 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||  3.538  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   369  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   369  |   175  |
+-----------+--------+--------+--------+
