vhdl xil_defaultlib "AESL_sim_pkg.vhd"
sv work "glbl.v"
vhdl xil_defaultlib "AESL_axi_slave_control.vhd"
vhdl xil_defaultlib "nnlayer.autotb.vhd"
vhdl xil_defaultlib "nnlayer.vhd"
vhdl xil_defaultlib "nnlayer_control_s_axi.vhd"
vhdl xil_defaultlib "nnlayer_flow_control_loop_pipe_sequential_init.vhd"
vhdl xil_defaultlib "nnlayer_mac_muladd_16s_16s_24ns_24_4_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_24s_26ns_50_1_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_32ns_26ns_42_1_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_46_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_88_1.vhd"
vhdl xil_defaultlib "nnlayer_output_V_RAM_AUTO_1R1W.vhd"
vhdl xil_defaultlib "nnlayer_resArray_V_RAM_AUTO_1R1W.vhd"
vhdl xil_defaultlib "nnlayer_sdiv_24ns_17s_24_28_seq_1.vhd"
vhdl xil_defaultlib "nnlayer_udiv_26ns_26s_26_30_seq_1.vhd"
vhdl xil_defaultlib "nnlayer_udiv_56ns_56ns_16_60_seq_1.vhd"

