                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divslong
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __divslong_PARM_2
                             23 	.globl __divslong_PARM_1
                             24 	.globl __divslong
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
   0000                      29 __divslong_sloc0_1_0:
   0000                      30 	.ds 1
   0001                      31 __divslong_sloc1_1_0:
   0001                      32 	.ds 4
   0005                      33 __divslong_sloc2_1_0:
   0005                      34 	.ds 1
   0006                      35 __divslong_sloc3_1_0:
   0006                      36 	.ds 4
                             37 ;--------------------------------------------------------
                             38 ; overlayable items in ram
                             39 ;--------------------------------------------------------
                             40 ;--------------------------------------------------------
                             41 ; absolute ram data
                             42 ;--------------------------------------------------------
                             43 	.area IABS    (ABS)
                             44 	.area IABS    (ABS)
                             45 ;--------------------------------------------------------
                             46 ; absolute external ram data
                             47 ;--------------------------------------------------------
                             48 	.area XABS    (ABS)
                             49 ;--------------------------------------------------------
                             50 ; initialized external ram data
                             51 ;--------------------------------------------------------
                             52 	.area XISEG
                             53 ;--------------------------------------------------------
                             54 ; extended address mode data
                             55 ;--------------------------------------------------------
                             56 	.area XSEG
   0000                      57 __divslong_PARM_1:
   0000                      58 	.ds 4
   0004                      59 __divslong_PARM_2:
   0004                      60 	.ds 4
                             61 ;--------------------------------------------------------
                             62 ; global & static initialisations
                             63 ;--------------------------------------------------------
                             64 	.area HOME    (CODE)
                             65 	.area GSINIT  (CODE)
                             66 	.area GSFINAL (CODE)
                             67 	.area GSINIT  (CODE)
                             68 ;--------------------------------------------------------
                             69 ; Home
                             70 ;--------------------------------------------------------
                             71 	.area HOME    (CODE)
                             72 	.area HOME    (CODE)
                             73 ;--------------------------------------------------------
                             74 ; code
                             75 ;--------------------------------------------------------
                             76 	.area CSEG    (CODE)
                             77 ;------------------------------------------------------------
                             78 ;Allocation info for local variables in function '_divslong'
                             79 ;------------------------------------------------------------
                             80 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                             81 ;sloc1                     Allocated with name '__divslong_sloc1_1_0'
                             82 ;sloc2                     Allocated with name '__divslong_sloc2_1_0'
                             83 ;sloc3                     Allocated with name '__divslong_sloc3_1_0'
                             84 ;x                         Allocated with name '__divslong_PARM_1'
                             85 ;y                         Allocated with name '__divslong_PARM_2'
                             86 ;r                         Allocated with name '__divslong_r_65536_2'
                             87 ;------------------------------------------------------------
                             88 ;../_divslong.c:265: _divslong (long x, long y) __SDCC_NONBANKED
                             89 ;	-----------------------------------------
                             90 ;	 function _divslong
                             91 ;	-----------------------------------------
                             92 ;	Register assignment is optimal.
                             93 ;	Stack space usage: 0 bytes.
   0000                      94 __divslong:
                             95 ;../_divslong.c:269: r = (unsigned long)(x < 0 ? -x : x) / (unsigned long)(y < 0 ? -y : y);
   0000 C6r00r00      [ 4]   96 	lda	__divslong_PARM_1
   0003 A0 00         [ 2]   97 	sub	#0x00
   0005 91 03         [ 3]   98 	blt	00125$
   0007 4F            [ 1]   99 	clra
   0008 20 02         [ 3]  100 	bra	00126$
   000A                     101 00125$:
   000A A6 01         [ 2]  102 	lda	#0x01
   000C                     103 00126$:
   000C B7*00         [ 3]  104 	sta	*__divslong_sloc0_1_0
   000E 3D*00         [ 3]  105 	tst	*__divslong_sloc0_1_0
   0010 27 1A         [ 3]  106 	beq	00106$
   0012 4F            [ 1]  107 	clra
   0013 C0r00r03      [ 4]  108 	sub	(__divslong_PARM_1 + 3)
   0016 B7*04         [ 3]  109 	sta	*(__divslong_sloc1_1_0 + 3)
   0018 4F            [ 1]  110 	clra
   0019 C2r00r02      [ 4]  111 	sbc	(__divslong_PARM_1 + 2)
   001C B7*03         [ 3]  112 	sta	*(__divslong_sloc1_1_0 + 2)
   001E 4F            [ 1]  113 	clra
   001F C2r00r01      [ 4]  114 	sbc	(__divslong_PARM_1 + 1)
   0022 B7*02         [ 3]  115 	sta	*(__divslong_sloc1_1_0 + 1)
   0024 4F            [ 1]  116 	clra
   0025 C2r00r00      [ 4]  117 	sbc	__divslong_PARM_1
   0028 B7*01         [ 3]  118 	sta	*__divslong_sloc1_1_0
   002A 20 0B         [ 3]  119 	bra	00107$
   002C                     120 00106$:
   002C 45r00r00      [ 3]  121 	ldhx	#__divslong_PARM_1
   002F 7E*01         [ 4]  122 	mov	,x+,*__divslong_sloc1_1_0
   0031 7E*02         [ 4]  123 	mov	,x+,*(__divslong_sloc1_1_0 + 1)
   0033 7E*03         [ 4]  124 	mov	,x+,*(__divslong_sloc1_1_0 + 2)
   0035 7E*04         [ 4]  125 	mov	,x+,*(__divslong_sloc1_1_0 + 3)
   0037                     126 00107$:
   0037 C6r00r04      [ 4]  127 	lda	__divslong_PARM_2
   003A A0 00         [ 2]  128 	sub	#0x00
   003C 91 03         [ 3]  129 	blt	00128$
   003E 4F            [ 1]  130 	clra
   003F 20 02         [ 3]  131 	bra	00129$
   0041                     132 00128$:
   0041 A6 01         [ 2]  133 	lda	#0x01
   0043                     134 00129$:
   0043 B7*05         [ 3]  135 	sta	*__divslong_sloc2_1_0
   0045 3D*05         [ 3]  136 	tst	*__divslong_sloc2_1_0
   0047 27 1A         [ 3]  137 	beq	00108$
   0049 4F            [ 1]  138 	clra
   004A C0r00r07      [ 4]  139 	sub	(__divslong_PARM_2 + 3)
   004D B7*09         [ 3]  140 	sta	*(__divslong_sloc3_1_0 + 3)
   004F 4F            [ 1]  141 	clra
   0050 C2r00r06      [ 4]  142 	sbc	(__divslong_PARM_2 + 2)
   0053 B7*08         [ 3]  143 	sta	*(__divslong_sloc3_1_0 + 2)
   0055 4F            [ 1]  144 	clra
   0056 C2r00r05      [ 4]  145 	sbc	(__divslong_PARM_2 + 1)
   0059 B7*07         [ 3]  146 	sta	*(__divslong_sloc3_1_0 + 1)
   005B 4F            [ 1]  147 	clra
   005C C2r00r04      [ 4]  148 	sbc	__divslong_PARM_2
   005F B7*06         [ 3]  149 	sta	*__divslong_sloc3_1_0
   0061 20 0B         [ 3]  150 	bra	00109$
   0063                     151 00108$:
   0063 45r00r04      [ 3]  152 	ldhx	#__divslong_PARM_2
   0066 7E*06         [ 4]  153 	mov	,x+,*__divslong_sloc3_1_0
   0068 7E*07         [ 4]  154 	mov	,x+,*(__divslong_sloc3_1_0 + 1)
   006A 7E*08         [ 4]  155 	mov	,x+,*(__divslong_sloc3_1_0 + 2)
   006C 7E*09         [ 4]  156 	mov	,x+,*(__divslong_sloc3_1_0 + 3)
   006E                     157 00109$:
   006E B6*09         [ 3]  158 	lda	*(__divslong_sloc3_1_0 + 3)
   0070 C7r00r03      [ 4]  159 	sta	(__divulong_PARM_2 + 3)
   0073 B6*08         [ 3]  160 	lda	*(__divslong_sloc3_1_0 + 2)
   0075 C7r00r02      [ 4]  161 	sta	(__divulong_PARM_2 + 2)
   0078 B6*07         [ 3]  162 	lda	*(__divslong_sloc3_1_0 + 1)
   007A C7r00r01      [ 4]  163 	sta	(__divulong_PARM_2 + 1)
   007D B6*06         [ 3]  164 	lda	*__divslong_sloc3_1_0
   007F C7r00r00      [ 4]  165 	sta	__divulong_PARM_2
   0082 45r00r00      [ 3]  166 	ldhx	#__divulong_PARM_1
   0085 5E*01         [ 4]  167 	mov	*__divslong_sloc1_1_0,x+
   0087 5E*02         [ 4]  168 	mov	*(__divslong_sloc1_1_0 + 1),x+
   0089 5E*03         [ 4]  169 	mov	*(__divslong_sloc1_1_0 + 2),x+
   008B 5E*04         [ 4]  170 	mov	*(__divslong_sloc1_1_0 + 3),x+
                            171 ;../_divslong.c:270: if ((x < 0) ^ (y < 0))
   008D CDr00r00      [ 5]  172 	jsr	__divulong
   0090 B7*09         [ 3]  173 	sta	*(__divslong_sloc3_1_0 + 3)
   0092 BF*08         [ 3]  174 	stx	*(__divslong_sloc3_1_0 + 2)
   0094 4E*00*07      [ 5]  175 	mov	*___SDCC_hc08_ret2,*(__divslong_sloc3_1_0 + 1)
   0097 4E*00*06      [ 5]  176 	mov	*___SDCC_hc08_ret3,*__divslong_sloc3_1_0
   009A B6*00         [ 3]  177 	lda	*__divslong_sloc0_1_0
   009C B8*05         [ 3]  178 	eor	*__divslong_sloc2_1_0
   009E 27 1F         [ 3]  179 	beq	00102$
                            180 ;../_divslong.c:271: return -r;
   00A0 4F            [ 1]  181 	clra
   00A1 B0*09         [ 3]  182 	sub	*(__divslong_sloc3_1_0 + 3)
   00A3 B7*04         [ 3]  183 	sta	*(__divslong_sloc1_1_0 + 3)
   00A5 4F            [ 1]  184 	clra
   00A6 B2*08         [ 3]  185 	sbc	*(__divslong_sloc3_1_0 + 2)
   00A8 B7*03         [ 3]  186 	sta	*(__divslong_sloc1_1_0 + 2)
   00AA 4F            [ 1]  187 	clra
   00AB B2*07         [ 3]  188 	sbc	*(__divslong_sloc3_1_0 + 1)
   00AD B7*02         [ 3]  189 	sta	*(__divslong_sloc1_1_0 + 1)
   00AF 4F            [ 1]  190 	clra
   00B0 B2*06         [ 3]  191 	sbc	*__divslong_sloc3_1_0
   00B2 B7*01         [ 3]  192 	sta	*__divslong_sloc1_1_0
   00B4 4E*01*00      [ 5]  193 	mov	*__divslong_sloc1_1_0,*___SDCC_hc08_ret3
   00B7 4E*02*00      [ 5]  194 	mov	*(__divslong_sloc1_1_0 + 1),*___SDCC_hc08_ret2
   00BA BE*03         [ 3]  195 	ldx	*(__divslong_sloc1_1_0 + 2)
   00BC B6*04         [ 3]  196 	lda	*(__divslong_sloc1_1_0 + 3)
   00BE 81            [ 4]  197 	rts
   00BF                     198 00102$:
                            199 ;../_divslong.c:273: return r;
   00BF 4E*06*00      [ 5]  200 	mov	*__divslong_sloc3_1_0,*___SDCC_hc08_ret3
   00C2 4E*07*00      [ 5]  201 	mov	*(__divslong_sloc3_1_0 + 1),*___SDCC_hc08_ret2
   00C5 BE*08         [ 3]  202 	ldx	*(__divslong_sloc3_1_0 + 2)
   00C7 B6*09         [ 3]  203 	lda	*(__divslong_sloc3_1_0 + 3)
                            204 ;../_divslong.c:274: }
   00C9 81            [ 4]  205 	rts
                            206 	.area CSEG    (CODE)
                            207 	.area CONST   (CODE)
                            208 	.area XINIT   (CODE)
                            209 	.area CABS    (ABS,CODE)
