

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_ReLU_config10_s'
================================================================
* Date:           Sun Apr 28 20:42:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.540 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.130 us|  0.130 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       24|       24|         2|          1|          1|    24|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer10_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer7_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 0, i5 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln41 = icmp_eq  i5 %i_5, i5 24" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%i_6 = add i5 %i_5, i5 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'add' 'i_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end14" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 %i_6, i5 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 62 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 15 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.23ns)   --->   "%layer7_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer7_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'read' 'layer7_out_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data = trunc i128 %layer7_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i128 %layer7_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'trunc' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'in_data_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'partselect' 'in_data_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'partselect' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'partselect' 'in_data_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 28 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 64, i32 78" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer7_out_read, i32 80, i32 95" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 80, i32 94" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 32 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 96, i32 110" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 33 'partselect' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer7_out_read, i32 112, i32 126" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.29ns)   --->   "%out_data_1 = select i1 %icmp_ln51, i15 %trunc_ln44_5, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 36 'select' 'out_data_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_1" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 37 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%icmp_ln51_1 = icmp_sgt  i16 %in_data_4, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 38 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.29ns)   --->   "%out_data_3 = select i1 %icmp_ln51_1, i15 %trunc_ln44_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'out_data_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %out_data_3" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 40 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln51_2 = icmp_sgt  i16 %in_data_5, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.29ns)   --->   "%out_data_5 = select i1 %icmp_ln51_2, i15 %trunc_ln44_8, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'select' 'out_data_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %out_data_5" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 43 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln51_3 = icmp_sgt  i16 %in_data_6, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.29ns)   --->   "%out_data_7 = select i1 %icmp_ln51_3, i15 %trunc_ln44_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'select' 'out_data_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i15 %out_data_7" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 46 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln51_4 = icmp_sgt  i16 %tmp, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %icmp_ln51_4, i15 %trunc_ln44_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 48 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %select_ln51" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 49 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln51_5 = icmp_sgt  i16 %tmp_4, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 50 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.29ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51_5, i15 %trunc_ln44_3, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 51 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i15 %select_ln51_1" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 52 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%icmp_ln51_6 = icmp_sgt  i16 %trunc_ln44_6, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 53 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.29ns)   --->   "%select_ln51_2 = select i1 %icmp_ln51_6, i15 %trunc_ln44_4, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 54 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i15 %select_ln51_2" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 55 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln51_7 = icmp_sgt  i16 %trunc_ln44_7, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 56 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.29ns)   --->   "%select_ln51_3 = select i1 %icmp_ln51_7, i15 %trunc_ln, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 57 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i127 @_ssdm_op_BitConcatenate.i127.i15.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_3, i16 %zext_ln51_2, i16 %zext_ln51_1, i16 %zext_ln51, i16 %zext_ln45_3, i16 %zext_ln45_2, i16 %zext_ln45_1, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 58 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i127 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 59 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer10_out, i128 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 60 'write' 'write_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 61 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.094ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [11]  (0.707 ns)
	'store' operation ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i' [60]  (0.387 ns)

 <State 2>: 3.540ns
The critical path consists of the following:
	fifo read operation ('layer7_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer7_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [17]  (1.231 ns)
	'icmp' operation ('icmp_ln51_5', firmware/nnet_utils/nnet_activation_stream.h:51) [49]  (0.785 ns)
	'select' operation ('select_ln51_1', firmware/nnet_utils/nnet_activation_stream.h:51) [50]  (0.292 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer10_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [59]  (1.231 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
