0.6
2019.2
Nov  6 2019
21:57:16
D:/CALAB/exp20/module_verify/cache_verify/rtl/cache_top.v,1669363846,verilog,,D:/CALAB/exp20/module_verify/cache_verify/testbench/testbench.v,,cache_top,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v,1669362398,verilog,,D:/CALAB/exp20/myCPU/cache.v,,clk_pll,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,1669362398,verilog,,D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/DATA_Bank_RAM/sim/DATA_Bank_RAM.v,1669369118,verilog,,D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/TAG_RAM/sim/TAG_RAM.v,,DATA_Bank_RAM,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/TAGV_RAM/sim/TAGV_RAM.v,1669362200,verilog,,D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,,TAGV_RAM,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/TAG_RAM/sim/TAG_RAM.v,1669364029,verilog,,D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,,TAG_RAM,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/module_verify/cache_verify/testbench/testbench.v,1668320190,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip,,,,,
D:/CALAB/exp20/myCPU/cache.v,1669373094,verilog,,D:/CALAB/exp20/module_verify/cache_verify/rtl/cache_top.v,,cache,,,../../../../../../rtl/xilinx_ip,,,,,
