0.6
2019.2
Nov  6 2019
21:57:16
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/tb.v,1662053277,verilog,,,,tb,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v,1662608590,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/ctrl.v,,cpu,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/memory.v,1662056546,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/mux.v,,dataMem;insMem,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/alu.v,1661771982,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/brUnit.v,,alu,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/brUnit.v,1662554356,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/bridge/bridge_1x2.v,,brUnit,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/ctrl.v,1661833738,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/mux.v,,ctrl,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/mux.v,1661780810,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/pc.v,,mux32;mux5,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/pc.v,1662075555,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/regFile.v,,pc,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/regFile.v,1662554356,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/signExt.v,,regFile,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/signExt.v,1661772120,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/teach_soc_top.v,,signExt,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer0.v,1662606810,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer1.v,,buffer0,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer1.v,1662554356,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer2.v,,buffer1,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer2.v,1662608590,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer3.v,,buffer2,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer3.v,1662607590,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer4.v,,buffer3,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer4.v,1661773363,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v,,buffer4,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/corTest.v,1662075555,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v,,corTest,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll.v,1662024314,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/alu.v,,clk_pll,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,1662024314,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_wiz/clk_wiz.v,1662077524,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/data_ram/sim/data_ram.v,,clk_wiz,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v,1662077524,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_wiz/clk_wiz.v,,clk_wiz_clk_wiz,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/data_ram/sim/data_ram.v,1661934685,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1662642987,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/alu.v,,inst_ram,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/bridge/bridge_1x2.v,1662642440,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer0.v,,bridge_1x2,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v,1662054806,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/corTest.v,,confreg,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/teach_soc_top.v,1664891776,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/vga.v,,teach_soc_top,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/vga.v,1662042509,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/tb.v,,vga,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll;../../../../teach_trace_gen.srcs/sources_1/ip/clk_wiz,,,,,
