/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* HE */
.set HE__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set HE__0__MASK, 0x01
.set HE__0__PC, CYREG_PRT5_PC0
.set HE__0__PORT, 5
.set HE__0__SHIFT, 0
.set HE__AG, CYREG_PRT5_AG
.set HE__AMUX, CYREG_PRT5_AMUX
.set HE__BIE, CYREG_PRT5_BIE
.set HE__BIT_MASK, CYREG_PRT5_BIT_MASK
.set HE__BYP, CYREG_PRT5_BYP
.set HE__CTL, CYREG_PRT5_CTL
.set HE__DM0, CYREG_PRT5_DM0
.set HE__DM1, CYREG_PRT5_DM1
.set HE__DM2, CYREG_PRT5_DM2
.set HE__DR, CYREG_PRT5_DR
.set HE__INP_DIS, CYREG_PRT5_INP_DIS
.set HE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set HE__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set HE__LCD_EN, CYREG_PRT5_LCD_EN
.set HE__MASK, 0x01
.set HE__PORT, 5
.set HE__PRT, CYREG_PRT5_PRT
.set HE__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set HE__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set HE__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set HE__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set HE__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set HE__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set HE__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set HE__PS, CYREG_PRT5_PS
.set HE__SHIFT, 0
.set HE__SLW, CYREG_PRT5_SLW
.set HE_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HE_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HE_Interrupt__INTC_MASK, 0x01
.set HE_Interrupt__INTC_NUMBER, 0
.set HE_Interrupt__INTC_PRIOR_NUM, 7
.set HE_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set HE_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HE_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED */
.set LED_status__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set LED_status__0__MASK, 0x10
.set LED_status__0__PC, CYREG_PRT12_PC4
.set LED_status__0__PORT, 12
.set LED_status__0__SHIFT, 4
.set LED_status__AG, CYREG_PRT12_AG
.set LED_status__BIE, CYREG_PRT12_BIE
.set LED_status__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_status__BYP, CYREG_PRT12_BYP
.set LED_status__DM0, CYREG_PRT12_DM0
.set LED_status__DM1, CYREG_PRT12_DM1
.set LED_status__DM2, CYREG_PRT12_DM2
.set LED_status__DR, CYREG_PRT12_DR
.set LED_status__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_status__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_status__MASK, 0x10
.set LED_status__PORT, 12
.set LED_status__PRT, CYREG_PRT12_PRT
.set LED_status__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_status__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_status__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_status__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_status__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_status__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_status__PS, CYREG_PRT12_PS
.set LED_status__SHIFT, 4
.set LED_status__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_status__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_status__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_status__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_status__SLW, CYREG_PRT12_SLW
.set LED_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Sync_ctrl_reg__0__POS, 0
.set LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set LED_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set LED_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set LED_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set LED_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set LED_Sync_ctrl_reg__MASK, 0x01
.set LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set LED_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* PWM */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* MODE */
.set MODE_Sync_ctrl_reg__0__MASK, 0x01
.set MODE_Sync_ctrl_reg__0__POS, 0
.set MODE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set MODE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set MODE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set MODE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set MODE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set MODE_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set MODE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set MODE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set MODE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set MODE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set MODE_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set MODE_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set MODE_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set MODE_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set MODE_Sync_ctrl_reg__MASK, 0x01
.set MODE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set MODE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set MODE_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT0_PC0
.set Rx_1__0__PORT, 0
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT0_AG
.set Rx_1__AMUX, CYREG_PRT0_AMUX
.set Rx_1__BIE, CYREG_PRT0_BIE
.set Rx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_1__BYP, CYREG_PRT0_BYP
.set Rx_1__CTL, CYREG_PRT0_CTL
.set Rx_1__DM0, CYREG_PRT0_DM0
.set Rx_1__DM1, CYREG_PRT0_DM1
.set Rx_1__DM2, CYREG_PRT0_DM2
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 0
.set Rx_1__PRT, CYREG_PRT0_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT0_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Rx_2__0__MASK, 0x04
.set Rx_2__0__PC, CYREG_PRT0_PC2
.set Rx_2__0__PORT, 0
.set Rx_2__0__SHIFT, 2
.set Rx_2__AG, CYREG_PRT0_AG
.set Rx_2__AMUX, CYREG_PRT0_AMUX
.set Rx_2__BIE, CYREG_PRT0_BIE
.set Rx_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_2__BYP, CYREG_PRT0_BYP
.set Rx_2__CTL, CYREG_PRT0_CTL
.set Rx_2__DM0, CYREG_PRT0_DM0
.set Rx_2__DM1, CYREG_PRT0_DM1
.set Rx_2__DM2, CYREG_PRT0_DM2
.set Rx_2__DR, CYREG_PRT0_DR
.set Rx_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_2__MASK, 0x04
.set Rx_2__PORT, 0
.set Rx_2__PRT, CYREG_PRT0_PRT
.set Rx_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_2__PS, CYREG_PRT0_PS
.set Rx_2__SHIFT, 2
.set Rx_2__SLW, CYREG_PRT0_SLW

/* Rx_3 */
.set Rx_3__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Rx_3__0__MASK, 0x10
.set Rx_3__0__PC, CYREG_PRT0_PC4
.set Rx_3__0__PORT, 0
.set Rx_3__0__SHIFT, 4
.set Rx_3__AG, CYREG_PRT0_AG
.set Rx_3__AMUX, CYREG_PRT0_AMUX
.set Rx_3__BIE, CYREG_PRT0_BIE
.set Rx_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_3__BYP, CYREG_PRT0_BYP
.set Rx_3__CTL, CYREG_PRT0_CTL
.set Rx_3__DM0, CYREG_PRT0_DM0
.set Rx_3__DM1, CYREG_PRT0_DM1
.set Rx_3__DM2, CYREG_PRT0_DM2
.set Rx_3__DR, CYREG_PRT0_DR
.set Rx_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_3__MASK, 0x10
.set Rx_3__PORT, 0
.set Rx_3__PRT, CYREG_PRT0_PRT
.set Rx_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_3__PS, CYREG_PRT0_PS
.set Rx_3__SHIFT, 4
.set Rx_3__SLW, CYREG_PRT0_SLW

/* Rx_4 */
.set Rx_4__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Rx_4__0__MASK, 0x40
.set Rx_4__0__PC, CYREG_PRT0_PC6
.set Rx_4__0__PORT, 0
.set Rx_4__0__SHIFT, 6
.set Rx_4__AG, CYREG_PRT0_AG
.set Rx_4__AMUX, CYREG_PRT0_AMUX
.set Rx_4__BIE, CYREG_PRT0_BIE
.set Rx_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_4__BYP, CYREG_PRT0_BYP
.set Rx_4__CTL, CYREG_PRT0_CTL
.set Rx_4__DM0, CYREG_PRT0_DM0
.set Rx_4__DM1, CYREG_PRT0_DM1
.set Rx_4__DM2, CYREG_PRT0_DM2
.set Rx_4__DR, CYREG_PRT0_DR
.set Rx_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_4__MASK, 0x40
.set Rx_4__PORT, 0
.set Rx_4__PRT, CYREG_PRT0_PRT
.set Rx_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_4__PS, CYREG_PRT0_PS
.set Rx_4__SHIFT, 6
.set Rx_4__SLW, CYREG_PRT0_SLW

/* STOP */
.set STOP_Sync_ctrl_reg__0__MASK, 0x01
.set STOP_Sync_ctrl_reg__0__POS, 0
.set STOP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set STOP_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set STOP_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set STOP_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set STOP_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set STOP_Sync_ctrl_reg__MASK, 0x01
.set STOP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set STOP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set STOP_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Tx_1__0__MASK, 0x01
.set Tx_1__0__PC, CYREG_PRT6_PC0
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 0
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x01
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 0
.set Tx_1__SLW, CYREG_PRT6_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Tx_2__0__MASK, 0x10
.set Tx_2__0__PC, CYREG_PRT1_PC4
.set Tx_2__0__PORT, 1
.set Tx_2__0__SHIFT, 4
.set Tx_2__AG, CYREG_PRT1_AG
.set Tx_2__AMUX, CYREG_PRT1_AMUX
.set Tx_2__BIE, CYREG_PRT1_BIE
.set Tx_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_2__BYP, CYREG_PRT1_BYP
.set Tx_2__CTL, CYREG_PRT1_CTL
.set Tx_2__DM0, CYREG_PRT1_DM0
.set Tx_2__DM1, CYREG_PRT1_DM1
.set Tx_2__DM2, CYREG_PRT1_DM2
.set Tx_2__DR, CYREG_PRT1_DR
.set Tx_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_2__MASK, 0x10
.set Tx_2__PORT, 1
.set Tx_2__PRT, CYREG_PRT1_PRT
.set Tx_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_2__PS, CYREG_PRT1_PS
.set Tx_2__SHIFT, 4
.set Tx_2__SLW, CYREG_PRT1_SLW

/* Tx_3 */
.set Tx_3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_3__0__MASK, 0x80
.set Tx_3__0__PC, CYREG_PRT1_PC7
.set Tx_3__0__PORT, 1
.set Tx_3__0__SHIFT, 7
.set Tx_3__AG, CYREG_PRT1_AG
.set Tx_3__AMUX, CYREG_PRT1_AMUX
.set Tx_3__BIE, CYREG_PRT1_BIE
.set Tx_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_3__BYP, CYREG_PRT1_BYP
.set Tx_3__CTL, CYREG_PRT1_CTL
.set Tx_3__DM0, CYREG_PRT1_DM0
.set Tx_3__DM1, CYREG_PRT1_DM1
.set Tx_3__DM2, CYREG_PRT1_DM2
.set Tx_3__DR, CYREG_PRT1_DR
.set Tx_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_3__MASK, 0x80
.set Tx_3__PORT, 1
.set Tx_3__PRT, CYREG_PRT1_PRT
.set Tx_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_3__PS, CYREG_PRT1_PS
.set Tx_3__SHIFT, 7
.set Tx_3__SLW, CYREG_PRT1_SLW

/* Tx_4 */
.set Tx_4__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Tx_4__0__MASK, 0x04
.set Tx_4__0__PC, CYREG_PRT1_PC2
.set Tx_4__0__PORT, 1
.set Tx_4__0__SHIFT, 2
.set Tx_4__AG, CYREG_PRT1_AG
.set Tx_4__AMUX, CYREG_PRT1_AMUX
.set Tx_4__BIE, CYREG_PRT1_BIE
.set Tx_4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_4__BYP, CYREG_PRT1_BYP
.set Tx_4__CTL, CYREG_PRT1_CTL
.set Tx_4__DM0, CYREG_PRT1_DM0
.set Tx_4__DM1, CYREG_PRT1_DM1
.set Tx_4__DM2, CYREG_PRT1_DM2
.set Tx_4__DR, CYREG_PRT1_DR
.set Tx_4__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_4__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_4__MASK, 0x04
.set Tx_4__PORT, 1
.set Tx_4__PRT, CYREG_PRT1_PRT
.set Tx_4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_4__PS, CYREG_PRT1_PS
.set Tx_4__SHIFT, 2
.set Tx_4__SLW, CYREG_PRT1_SLW

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x06
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x40
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x40
.set Clock_0__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_0__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_0__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_0__CFG2_SRC_SEL_MASK, 0x07
.set Clock_0__INDEX, 0x05
.set Clock_0__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_0__PM_ACT_MSK, 0x20
.set Clock_0__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_0__PM_STBY_MSK, 0x20
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Timer */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* motor */
.set motor__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set motor__0__MASK, 0x01
.set motor__0__PC, CYREG_PRT4_PC0
.set motor__0__PORT, 4
.set motor__0__SHIFT, 0
.set motor__AG, CYREG_PRT4_AG
.set motor__AMUX, CYREG_PRT4_AMUX
.set motor__BIE, CYREG_PRT4_BIE
.set motor__BIT_MASK, CYREG_PRT4_BIT_MASK
.set motor__BYP, CYREG_PRT4_BYP
.set motor__CTL, CYREG_PRT4_CTL
.set motor__DM0, CYREG_PRT4_DM0
.set motor__DM1, CYREG_PRT4_DM1
.set motor__DM2, CYREG_PRT4_DM2
.set motor__DR, CYREG_PRT4_DR
.set motor__INP_DIS, CYREG_PRT4_INP_DIS
.set motor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set motor__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set motor__LCD_EN, CYREG_PRT4_LCD_EN
.set motor__MASK, 0x01
.set motor__PORT, 4
.set motor__PRT, CYREG_PRT4_PRT
.set motor__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set motor__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set motor__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set motor__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set motor__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set motor__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set motor__PS, CYREG_PRT4_PS
.set motor__SHIFT, 0
.set motor__SLW, CYREG_PRT4_SLW

/* P_back */
.set P_back__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set P_back__0__MASK, 0x80
.set P_back__0__PC, CYREG_PRT0_PC7
.set P_back__0__PORT, 0
.set P_back__0__SHIFT, 7
.set P_back__AG, CYREG_PRT0_AG
.set P_back__AMUX, CYREG_PRT0_AMUX
.set P_back__BIE, CYREG_PRT0_BIE
.set P_back__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P_back__BYP, CYREG_PRT0_BYP
.set P_back__CTL, CYREG_PRT0_CTL
.set P_back__DM0, CYREG_PRT0_DM0
.set P_back__DM1, CYREG_PRT0_DM1
.set P_back__DM2, CYREG_PRT0_DM2
.set P_back__DR, CYREG_PRT0_DR
.set P_back__INP_DIS, CYREG_PRT0_INP_DIS
.set P_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P_back__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P_back__LCD_EN, CYREG_PRT0_LCD_EN
.set P_back__MASK, 0x80
.set P_back__PORT, 0
.set P_back__PRT, CYREG_PRT0_PRT
.set P_back__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P_back__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P_back__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P_back__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P_back__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P_back__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P_back__PS, CYREG_PRT0_PS
.set P_back__SHIFT, 7
.set P_back__SLW, CYREG_PRT0_SLW
.set P_back_left__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set P_back_left__0__MASK, 0x02
.set P_back_left__0__PC, CYREG_PRT3_PC1
.set P_back_left__0__PORT, 3
.set P_back_left__0__SHIFT, 1
.set P_back_left__AG, CYREG_PRT3_AG
.set P_back_left__AMUX, CYREG_PRT3_AMUX
.set P_back_left__BIE, CYREG_PRT3_BIE
.set P_back_left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P_back_left__BYP, CYREG_PRT3_BYP
.set P_back_left__CTL, CYREG_PRT3_CTL
.set P_back_left__DM0, CYREG_PRT3_DM0
.set P_back_left__DM1, CYREG_PRT3_DM1
.set P_back_left__DM2, CYREG_PRT3_DM2
.set P_back_left__DR, CYREG_PRT3_DR
.set P_back_left__INP_DIS, CYREG_PRT3_INP_DIS
.set P_back_left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P_back_left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P_back_left__LCD_EN, CYREG_PRT3_LCD_EN
.set P_back_left__MASK, 0x02
.set P_back_left__PORT, 3
.set P_back_left__PRT, CYREG_PRT3_PRT
.set P_back_left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P_back_left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P_back_left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P_back_left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P_back_left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P_back_left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P_back_left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P_back_left__PS, CYREG_PRT3_PS
.set P_back_left__SHIFT, 1
.set P_back_left__SLW, CYREG_PRT3_SLW
.set P_back_right__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set P_back_right__0__MASK, 0x20
.set P_back_right__0__PC, CYREG_PRT0_PC5
.set P_back_right__0__PORT, 0
.set P_back_right__0__SHIFT, 5
.set P_back_right__AG, CYREG_PRT0_AG
.set P_back_right__AMUX, CYREG_PRT0_AMUX
.set P_back_right__BIE, CYREG_PRT0_BIE
.set P_back_right__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P_back_right__BYP, CYREG_PRT0_BYP
.set P_back_right__CTL, CYREG_PRT0_CTL
.set P_back_right__DM0, CYREG_PRT0_DM0
.set P_back_right__DM1, CYREG_PRT0_DM1
.set P_back_right__DM2, CYREG_PRT0_DM2
.set P_back_right__DR, CYREG_PRT0_DR
.set P_back_right__INP_DIS, CYREG_PRT0_INP_DIS
.set P_back_right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P_back_right__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P_back_right__LCD_EN, CYREG_PRT0_LCD_EN
.set P_back_right__MASK, 0x20
.set P_back_right__PORT, 0
.set P_back_right__PRT, CYREG_PRT0_PRT
.set P_back_right__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P_back_right__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P_back_right__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P_back_right__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P_back_right__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P_back_right__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P_back_right__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P_back_right__PS, CYREG_PRT0_PS
.set P_back_right__SHIFT, 5
.set P_back_right__SLW, CYREG_PRT0_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* UART_2 */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_2_IntClock__INDEX, 0x02
.set UART_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_2_IntClock__PM_ACT_MSK, 0x04
.set UART_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_2_IntClock__PM_STBY_MSK, 0x04

/* UART_3 */
.set UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_3_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_3_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set UART_3_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_3_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set UART_3_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_3_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_3_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_3_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set UART_3_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_3_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_3_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_3_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_3_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_3_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_3_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_3_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_3_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_3_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_3_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_3_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_3_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_3_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_3_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_3_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_3_BUART_sRX_RxSts__3__POS, 3
.set UART_3_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_3_BUART_sRX_RxSts__4__POS, 4
.set UART_3_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_3_BUART_sRX_RxSts__5__POS, 5
.set UART_3_BUART_sRX_RxSts__MASK, 0x38
.set UART_3_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_3_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_3_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_3_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_3_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_3_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_3_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_3_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_3_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_3_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_3_BUART_sTX_TxSts__0__POS, 0
.set UART_3_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_3_BUART_sTX_TxSts__1__POS, 1
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_3_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_3_BUART_sTX_TxSts__2__POS, 2
.set UART_3_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_3_BUART_sTX_TxSts__3__POS, 3
.set UART_3_BUART_sTX_TxSts__MASK, 0x0F
.set UART_3_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_3_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_3_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_3_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_3_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_3_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_3_IntClock__INDEX, 0x03
.set UART_3_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_3_IntClock__PM_ACT_MSK, 0x08
.set UART_3_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_3_IntClock__PM_STBY_MSK, 0x08

/* UART_4 */
.set UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_4_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_4_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set UART_4_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_4_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set UART_4_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_4_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_4_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_4_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_4_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_4_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_4_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_4_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_4_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_4_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_4_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_4_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_4_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_4_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_4_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_4_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_4_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_4_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_4_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_4_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_4_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_4_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_4_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_4_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_4_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_4_BUART_sRX_RxSts__3__POS, 3
.set UART_4_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_4_BUART_sRX_RxSts__4__POS, 4
.set UART_4_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_4_BUART_sRX_RxSts__5__POS, 5
.set UART_4_BUART_sRX_RxSts__MASK, 0x38
.set UART_4_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_4_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_4_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB14_A0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB14_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB14_D0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB14_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB14_F0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB14_F1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_4_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_4_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_4_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_4_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_4_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_4_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_4_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_4_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_4_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_4_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_4_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_4_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_4_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_4_BUART_sTX_TxSts__0__POS, 0
.set UART_4_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_4_BUART_sTX_TxSts__1__POS, 1
.set UART_4_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_4_BUART_sTX_TxSts__2__POS, 2
.set UART_4_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_4_BUART_sTX_TxSts__3__POS, 3
.set UART_4_BUART_sTX_TxSts__MASK, 0x0F
.set UART_4_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_4_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_4_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_4_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_4_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set UART_4_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set UART_4_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_4_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_4_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_4_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_4_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_4_IntClock__INDEX, 0x00
.set UART_4_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_4_IntClock__PM_ACT_MSK, 0x01
.set UART_4_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_4_IntClock__PM_STBY_MSK, 0x01

/* P_front */
.set P_front__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set P_front__0__MASK, 0x20
.set P_front__0__PC, CYREG_PRT4_PC5
.set P_front__0__PORT, 4
.set P_front__0__SHIFT, 5
.set P_front__AG, CYREG_PRT4_AG
.set P_front__AMUX, CYREG_PRT4_AMUX
.set P_front__BIE, CYREG_PRT4_BIE
.set P_front__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P_front__BYP, CYREG_PRT4_BYP
.set P_front__CTL, CYREG_PRT4_CTL
.set P_front__DM0, CYREG_PRT4_DM0
.set P_front__DM1, CYREG_PRT4_DM1
.set P_front__DM2, CYREG_PRT4_DM2
.set P_front__DR, CYREG_PRT4_DR
.set P_front__INP_DIS, CYREG_PRT4_INP_DIS
.set P_front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P_front__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P_front__LCD_EN, CYREG_PRT4_LCD_EN
.set P_front__MASK, 0x20
.set P_front__PORT, 4
.set P_front__PRT, CYREG_PRT4_PRT
.set P_front__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P_front__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P_front__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P_front__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P_front__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P_front__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P_front__PS, CYREG_PRT4_PS
.set P_front__SHIFT, 5
.set P_front__SLW, CYREG_PRT4_SLW
.set P_front_left__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set P_front_left__0__MASK, 0x80
.set P_front_left__0__PC, CYREG_PRT3_PC7
.set P_front_left__0__PORT, 3
.set P_front_left__0__SHIFT, 7
.set P_front_left__AG, CYREG_PRT3_AG
.set P_front_left__AMUX, CYREG_PRT3_AMUX
.set P_front_left__BIE, CYREG_PRT3_BIE
.set P_front_left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P_front_left__BYP, CYREG_PRT3_BYP
.set P_front_left__CTL, CYREG_PRT3_CTL
.set P_front_left__DM0, CYREG_PRT3_DM0
.set P_front_left__DM1, CYREG_PRT3_DM1
.set P_front_left__DM2, CYREG_PRT3_DM2
.set P_front_left__DR, CYREG_PRT3_DR
.set P_front_left__INP_DIS, CYREG_PRT3_INP_DIS
.set P_front_left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P_front_left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P_front_left__LCD_EN, CYREG_PRT3_LCD_EN
.set P_front_left__MASK, 0x80
.set P_front_left__PORT, 3
.set P_front_left__PRT, CYREG_PRT3_PRT
.set P_front_left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P_front_left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P_front_left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P_front_left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P_front_left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P_front_left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P_front_left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P_front_left__PS, CYREG_PRT3_PS
.set P_front_left__SHIFT, 7
.set P_front_left__SLW, CYREG_PRT3_SLW
.set P_front_right__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set P_front_right__0__MASK, 0x80
.set P_front_right__0__PC, CYREG_PRT4_PC7
.set P_front_right__0__PORT, 4
.set P_front_right__0__SHIFT, 7
.set P_front_right__AG, CYREG_PRT4_AG
.set P_front_right__AMUX, CYREG_PRT4_AMUX
.set P_front_right__BIE, CYREG_PRT4_BIE
.set P_front_right__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P_front_right__BYP, CYREG_PRT4_BYP
.set P_front_right__CTL, CYREG_PRT4_CTL
.set P_front_right__DM0, CYREG_PRT4_DM0
.set P_front_right__DM1, CYREG_PRT4_DM1
.set P_front_right__DM2, CYREG_PRT4_DM2
.set P_front_right__DR, CYREG_PRT4_DR
.set P_front_right__INP_DIS, CYREG_PRT4_INP_DIS
.set P_front_right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P_front_right__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P_front_right__LCD_EN, CYREG_PRT4_LCD_EN
.set P_front_right__MASK, 0x80
.set P_front_right__PORT, 4
.set P_front_right__PRT, CYREG_PRT4_PRT
.set P_front_right__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P_front_right__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P_front_right__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P_front_right__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P_front_right__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P_front_right__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P_front_right__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P_front_right__PS, CYREG_PRT4_PS
.set P_front_right__SHIFT, 7
.set P_front_right__SLW, CYREG_PRT4_SLW

/* P_left_1 */
.set P_left_1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set P_left_1__0__MASK, 0x20
.set P_left_1__0__PC, CYREG_PRT3_PC5
.set P_left_1__0__PORT, 3
.set P_left_1__0__SHIFT, 5
.set P_left_1__AG, CYREG_PRT3_AG
.set P_left_1__AMUX, CYREG_PRT3_AMUX
.set P_left_1__BIE, CYREG_PRT3_BIE
.set P_left_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P_left_1__BYP, CYREG_PRT3_BYP
.set P_left_1__CTL, CYREG_PRT3_CTL
.set P_left_1__DM0, CYREG_PRT3_DM0
.set P_left_1__DM1, CYREG_PRT3_DM1
.set P_left_1__DM2, CYREG_PRT3_DM2
.set P_left_1__DR, CYREG_PRT3_DR
.set P_left_1__INP_DIS, CYREG_PRT3_INP_DIS
.set P_left_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P_left_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P_left_1__LCD_EN, CYREG_PRT3_LCD_EN
.set P_left_1__MASK, 0x20
.set P_left_1__PORT, 3
.set P_left_1__PRT, CYREG_PRT3_PRT
.set P_left_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P_left_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P_left_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P_left_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P_left_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P_left_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P_left_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P_left_1__PS, CYREG_PRT3_PS
.set P_left_1__SHIFT, 5
.set P_left_1__SLW, CYREG_PRT3_SLW

/* P_left_2 */
.set P_left_2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set P_left_2__0__MASK, 0x08
.set P_left_2__0__PC, CYREG_PRT3_PC3
.set P_left_2__0__PORT, 3
.set P_left_2__0__SHIFT, 3
.set P_left_2__AG, CYREG_PRT3_AG
.set P_left_2__AMUX, CYREG_PRT3_AMUX
.set P_left_2__BIE, CYREG_PRT3_BIE
.set P_left_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P_left_2__BYP, CYREG_PRT3_BYP
.set P_left_2__CTL, CYREG_PRT3_CTL
.set P_left_2__DM0, CYREG_PRT3_DM0
.set P_left_2__DM1, CYREG_PRT3_DM1
.set P_left_2__DM2, CYREG_PRT3_DM2
.set P_left_2__DR, CYREG_PRT3_DR
.set P_left_2__INP_DIS, CYREG_PRT3_INP_DIS
.set P_left_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P_left_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P_left_2__LCD_EN, CYREG_PRT3_LCD_EN
.set P_left_2__MASK, 0x08
.set P_left_2__PORT, 3
.set P_left_2__PRT, CYREG_PRT3_PRT
.set P_left_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P_left_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P_left_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P_left_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P_left_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P_left_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P_left_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P_left_2__PS, CYREG_PRT3_PS
.set P_left_2__SHIFT, 3
.set P_left_2__SLW, CYREG_PRT3_SLW

/* P_right_1 */
.set P_right_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set P_right_1__0__MASK, 0x02
.set P_right_1__0__PC, CYREG_PRT0_PC1
.set P_right_1__0__PORT, 0
.set P_right_1__0__SHIFT, 1
.set P_right_1__AG, CYREG_PRT0_AG
.set P_right_1__AMUX, CYREG_PRT0_AMUX
.set P_right_1__BIE, CYREG_PRT0_BIE
.set P_right_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P_right_1__BYP, CYREG_PRT0_BYP
.set P_right_1__CTL, CYREG_PRT0_CTL
.set P_right_1__DM0, CYREG_PRT0_DM0
.set P_right_1__DM1, CYREG_PRT0_DM1
.set P_right_1__DM2, CYREG_PRT0_DM2
.set P_right_1__DR, CYREG_PRT0_DR
.set P_right_1__INP_DIS, CYREG_PRT0_INP_DIS
.set P_right_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P_right_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P_right_1__LCD_EN, CYREG_PRT0_LCD_EN
.set P_right_1__MASK, 0x02
.set P_right_1__PORT, 0
.set P_right_1__PRT, CYREG_PRT0_PRT
.set P_right_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P_right_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P_right_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P_right_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P_right_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P_right_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P_right_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P_right_1__PS, CYREG_PRT0_PS
.set P_right_1__SHIFT, 1
.set P_right_1__SLW, CYREG_PRT0_SLW

/* P_right_2 */
.set P_right_2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set P_right_2__0__MASK, 0x08
.set P_right_2__0__PC, CYREG_PRT0_PC3
.set P_right_2__0__PORT, 0
.set P_right_2__0__SHIFT, 3
.set P_right_2__AG, CYREG_PRT0_AG
.set P_right_2__AMUX, CYREG_PRT0_AMUX
.set P_right_2__BIE, CYREG_PRT0_BIE
.set P_right_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P_right_2__BYP, CYREG_PRT0_BYP
.set P_right_2__CTL, CYREG_PRT0_CTL
.set P_right_2__DM0, CYREG_PRT0_DM0
.set P_right_2__DM1, CYREG_PRT0_DM1
.set P_right_2__DM2, CYREG_PRT0_DM2
.set P_right_2__DR, CYREG_PRT0_DR
.set P_right_2__INP_DIS, CYREG_PRT0_INP_DIS
.set P_right_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P_right_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P_right_2__LCD_EN, CYREG_PRT0_LCD_EN
.set P_right_2__MASK, 0x08
.set P_right_2__PORT, 0
.set P_right_2__PRT, CYREG_PRT0_PRT
.set P_right_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P_right_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P_right_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P_right_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P_right_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P_right_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P_right_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P_right_2__PS, CYREG_PRT0_PS
.set P_right_2__SHIFT, 3
.set P_right_2__SLW, CYREG_PRT0_SLW

/* servo_pwm */
.set servo_pwm__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set servo_pwm__0__MASK, 0x01
.set servo_pwm__0__PC, CYREG_PRT3_PC0
.set servo_pwm__0__PORT, 3
.set servo_pwm__0__SHIFT, 0
.set servo_pwm__AG, CYREG_PRT3_AG
.set servo_pwm__AMUX, CYREG_PRT3_AMUX
.set servo_pwm__BIE, CYREG_PRT3_BIE
.set servo_pwm__BIT_MASK, CYREG_PRT3_BIT_MASK
.set servo_pwm__BYP, CYREG_PRT3_BYP
.set servo_pwm__CTL, CYREG_PRT3_CTL
.set servo_pwm__DM0, CYREG_PRT3_DM0
.set servo_pwm__DM1, CYREG_PRT3_DM1
.set servo_pwm__DM2, CYREG_PRT3_DM2
.set servo_pwm__DR, CYREG_PRT3_DR
.set servo_pwm__INP_DIS, CYREG_PRT3_INP_DIS
.set servo_pwm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set servo_pwm__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set servo_pwm__LCD_EN, CYREG_PRT3_LCD_EN
.set servo_pwm__MASK, 0x01
.set servo_pwm__PORT, 3
.set servo_pwm__PRT, CYREG_PRT3_PRT
.set servo_pwm__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set servo_pwm__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set servo_pwm__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set servo_pwm__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set servo_pwm__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set servo_pwm__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set servo_pwm__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set servo_pwm__PS, CYREG_PRT3_PS
.set servo_pwm__SHIFT, 0
.set servo_pwm__SLW, CYREG_PRT3_SLW

/* back_interrupt */
.set back_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set back_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set back_interrupt__INTC_MASK, 0x02
.set back_interrupt__INTC_NUMBER, 1
.set back_interrupt__INTC_PRIOR_NUM, 7
.set back_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set back_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set back_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* turn_interrupt */
.set turn_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set turn_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set turn_interrupt__INTC_MASK, 0x80
.set turn_interrupt__INTC_NUMBER, 7
.set turn_interrupt__INTC_PRIOR_NUM, 7
.set turn_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set turn_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set turn_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* front_interrupt */
.set front_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set front_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set front_interrupt__INTC_MASK, 0x10
.set front_interrupt__INTC_NUMBER, 4
.set front_interrupt__INTC_PRIOR_NUM, 7
.set front_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set front_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set front_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* back_left_interrupt */
.set back_left_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set back_left_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set back_left_interrupt__INTC_MASK, 0x04
.set back_left_interrupt__INTC_NUMBER, 2
.set back_left_interrupt__INTC_PRIOR_NUM, 7
.set back_left_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set back_left_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set back_left_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* back_right_interrupt */
.set back_right_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set back_right_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set back_right_interrupt__INTC_MASK, 0x08
.set back_right_interrupt__INTC_NUMBER, 3
.set back_right_interrupt__INTC_PRIOR_NUM, 7
.set back_right_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set back_right_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set back_right_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* front_left_interrupt */
.set front_left_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set front_left_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set front_left_interrupt__INTC_MASK, 0x20
.set front_left_interrupt__INTC_NUMBER, 5
.set front_left_interrupt__INTC_PRIOR_NUM, 7
.set front_left_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set front_left_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set front_left_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* front_right_interrupt */
.set front_right_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set front_right_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set front_right_interrupt__INTC_MASK, 0x40
.set front_right_interrupt__INTC_NUMBER, 6
.set front_right_interrupt__INTC_PRIOR_NUM, 7
.set front_right_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set front_right_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set front_right_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000081
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
