<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\stanr\Documents\TangNano\SR-1_SoC\impl\gwsynthesis\SR-1_SoC.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\stanr\Documents\TangNano\SR-1_SoC\src\SR-1_SoC.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr  3 11:32:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8440</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5797</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>220</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkpre/clk_s/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>42.753(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">19.360(MHz)</td>
<td>31</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-613.538</td>
<td>220</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-14.615</td>
<td>micro_addr_5_s0/Q</td>
<td>flag_carry_s8/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-14.615</td>
<td>micro_addr_5_s0/Q</td>
<td>flag_carry_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.863</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>49.500</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.419</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>49.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.703</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.694</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.331</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.492</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.488</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-11.453</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-11.379</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-11.098</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>47.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.594</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>47.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.573</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>47.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.555</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>47.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.529</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>47.166</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.359</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.977</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.212</td>
<td>micro_addr_5_s0/Q</td>
<td>reg_a_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.851</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s56/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.192</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s66/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.038</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s50/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.022</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s46/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.022</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s38/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.020</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s36/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.867</td>
<td>gpu0/micro_addr_0_s0/Q</td>
<td>gpu0/gpu_fp2i_15_s48/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.504</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.074</td>
<td>ftu0/send_frame_s0/Q</td>
<td>ftu0/passed_zero_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>1.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.847</td>
<td>ftu0/send_frame_s0/Q</td>
<td>ftu0/passed_zero_s1/CE</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>1.540</td>
</tr>
<tr>
<td>3</td>
<td>0.066</td>
<td>reg_d_15_s45/Q</td>
<td>us_timer/reps_internal_8_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.441</td>
</tr>
<tr>
<td>4</td>
<td>0.286</td>
<td>gpu0/fb0/state_0_s6/Q</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/WREB</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.330</td>
<td>reg_d_15_s45/Q</td>
<td>ms_timer/reps_internal_8_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.705</td>
</tr>
<tr>
<td>6</td>
<td>0.363</td>
<td>gpu0/mau4_0/mau0/buffer_m[0]_7_s1/Q</td>
<td>gpu0/fb0/colour_s0/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.738</td>
</tr>
<tr>
<td>7</td>
<td>0.430</td>
<td>reg_d_15_s53/Q</td>
<td>us_timer/reps_internal_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.805</td>
</tr>
<tr>
<td>8</td>
<td>0.430</td>
<td>reg_d_15_s53/Q</td>
<td>ms_timer/reps_internal_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.805</td>
</tr>
<tr>
<td>9</td>
<td>0.443</td>
<td>reg_d_15_s39/Q</td>
<td>us_timer/reps_internal_14_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.818</td>
</tr>
<tr>
<td>10</td>
<td>0.455</td>
<td>reg_d_15_s46/Q</td>
<td>ms_timer/reps_internal_7_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.830</td>
</tr>
<tr>
<td>11</td>
<td>0.467</td>
<td>reg_d_15_s37/Q</td>
<td>us_timer/reps_internal_15_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.841</td>
</tr>
<tr>
<td>12</td>
<td>0.480</td>
<td>reg_d_15_s51/Q</td>
<td>ms_timer/reps_internal_2_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.854</td>
</tr>
<tr>
<td>13</td>
<td>0.505</td>
<td>reg_d_15_s43/Q</td>
<td>us_timer/reps_internal_10_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.880</td>
</tr>
<tr>
<td>14</td>
<td>0.580</td>
<td>reg_d_15_s42/Q</td>
<td>us_timer/reps_internal_11_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.954</td>
</tr>
<tr>
<td>15</td>
<td>0.598</td>
<td>reg_d_15_s51/Q</td>
<td>us_timer/reps_internal_2_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.973</td>
</tr>
<tr>
<td>16</td>
<td>0.599</td>
<td>reg_d_15_s43/Q</td>
<td>ms_timer/reps_internal_10_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.973</td>
</tr>
<tr>
<td>17</td>
<td>0.621</td>
<td>reg_d_15_s41/Q</td>
<td>ms_timer/reps_internal_12_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>2.996</td>
</tr>
<tr>
<td>18</td>
<td>0.630</td>
<td>ram0/cpu_clock_scale/valueOutput_1_s1/Q</td>
<td>clkpre/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.004</td>
</tr>
<tr>
<td>19</td>
<td>0.655</td>
<td>gpu0/instruction_reg_4_s0/Q</td>
<td>gpu0/dtcu0/state_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.030</td>
</tr>
<tr>
<td>20</td>
<td>0.655</td>
<td>gpu0/instruction_reg_4_s0/Q</td>
<td>gpu0/dtcu0/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.030</td>
</tr>
<tr>
<td>21</td>
<td>0.659</td>
<td>reg_d_15_s48/Q</td>
<td>us_timer/reps_internal_5_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.034</td>
</tr>
<tr>
<td>22</td>
<td>0.682</td>
<td>reg_b_15_s18/Q</td>
<td>ms_timer/reps_internal_9_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.057</td>
</tr>
<tr>
<td>23</td>
<td>0.697</td>
<td>reg_d_15_s49/Q</td>
<td>us_timer/reps_internal_4_s1/D</td>
<td>clk:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.345</td>
<td>3.072</td>
</tr>
<tr>
<td>24</td>
<td>0.707</td>
<td>gpu0/vram0/address_b_9_s1/Q</td>
<td>gpu0/vram0/bsram16v0/dpb_inst_4/ADB[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.867</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>gpu0/fb0/clear_old_1_s3/Q</td>
<td>gpu0/fb0/clear_old_1_s3/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>clkpre/counter_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>clkpre/counter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>clkpre/counter_19_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>clkpre/counter_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>clkpre/counter_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>ms_timer/counter_8_s1</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>us_timer/counter_8_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_in</td>
<td>us_timer/counter_9_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flag_carry_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/SUM</td>
</tr>
<tr>
<td>40.756</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>41.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">n85_s12/F</td>
</tr>
<tr>
<td>42.187</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>42.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">n85_s11/F</td>
</tr>
<tr>
<td>42.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>43.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" background: #97FFFF;">n85_s10/F</td>
</tr>
<tr>
<td>43.856</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>44.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">n85_s15/F</td>
</tr>
<tr>
<td>44.960</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>45.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" background: #97FFFF;">n85_s5/F</td>
</tr>
<tr>
<td>46.076</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>46.702</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>46.708</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>47.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>48.345</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>alu/alu_carry_f_s3/I0</td>
</tr>
<tr>
<td>49.406</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">alu/alu_carry_f_s3/F</td>
</tr>
<tr>
<td>49.825</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>alu/alu_carry_f_s0/I0</td>
</tr>
<tr>
<td>50.647</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">alu/alu_carry_f_s0/F</td>
</tr>
<tr>
<td>51.791</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>alu/alu_zero_f_s/I0</td>
</tr>
<tr>
<td>52.613</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td style=" background: #97FFFF;">alu/alu_zero_f_s/F</td>
</tr>
<tr>
<td>52.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td style=" font-weight:bold;">flag_carry_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>flag_carry_s8/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>flag_carry_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.730, 46.301%; route: 27.063, 52.805%; tC2Q: 0.458, 0.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flag_carry_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/SUM</td>
</tr>
<tr>
<td>40.756</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>41.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">n85_s12/F</td>
</tr>
<tr>
<td>42.187</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>42.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">n85_s11/F</td>
</tr>
<tr>
<td>42.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>43.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" background: #97FFFF;">n85_s10/F</td>
</tr>
<tr>
<td>43.856</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>44.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">n85_s15/F</td>
</tr>
<tr>
<td>44.960</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>45.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" background: #97FFFF;">n85_s5/F</td>
</tr>
<tr>
<td>46.076</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>46.702</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>46.708</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>47.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>48.345</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>alu/alu_carry_f_s3/I0</td>
</tr>
<tr>
<td>49.406</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">alu/alu_carry_f_s3/F</td>
</tr>
<tr>
<td>49.825</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>alu/alu_carry_f_s0/I0</td>
</tr>
<tr>
<td>50.647</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">alu/alu_carry_f_s0/F</td>
</tr>
<tr>
<td>51.791</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>alu/alu_carry_f_s/I0</td>
</tr>
<tr>
<td>52.613</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">alu/alu_carry_f_s/F</td>
</tr>
<tr>
<td>52.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">flag_carry_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>flag_carry_s6/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>flag_carry_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.730, 46.301%; route: 27.063, 52.805%; tC2Q: 0.458, 0.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.821</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/SUM</td>
</tr>
<tr>
<td>41.275</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>n87_s10/I0</td>
</tr>
<tr>
<td>42.307</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" background: #97FFFF;">n87_s10/F</td>
</tr>
<tr>
<td>42.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>n87_s9/I1</td>
</tr>
<tr>
<td>43.411</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">n87_s9/F</td>
</tr>
<tr>
<td>43.417</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>n87_s8/I0</td>
</tr>
<tr>
<td>44.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">n87_s8/F</td>
</tr>
<tr>
<td>44.054</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>n87_s5/I2</td>
</tr>
<tr>
<td>44.856</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">n87_s5/F</td>
</tr>
<tr>
<td>45.275</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>n87_s2/I0</td>
</tr>
<tr>
<td>46.301</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">n87_s2/F</td>
</tr>
<tr>
<td>46.720</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>n87_s1/I0</td>
</tr>
<tr>
<td>47.819</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>49.762</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>n87_s0/I0</td>
</tr>
<tr>
<td>50.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" background: #97FFFF;">n87_s0/F</td>
</tr>
<tr>
<td>50.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">reg_a_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>reg_a_6_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>reg_a_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.237, 44.923%; route: 26.805, 54.151%; tC2Q: 0.458, 0.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/COUT</td>
</tr>
<tr>
<td>39.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td>alu/n196_s/CIN</td>
</tr>
<tr>
<td>39.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">alu/n196_s/COUT</td>
</tr>
<tr>
<td>39.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][B]</td>
<td>alu/n195_s/CIN</td>
</tr>
<tr>
<td>39.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">alu/n195_s/COUT</td>
</tr>
<tr>
<td>39.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][A]</td>
<td>alu/n194_s/CIN</td>
</tr>
<tr>
<td>40.071</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">alu/n194_s/SUM</td>
</tr>
<tr>
<td>40.490</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>n82_s9/I0</td>
</tr>
<tr>
<td>41.116</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" background: #97FFFF;">n82_s9/F</td>
</tr>
<tr>
<td>42.085</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>n82_s8/I1</td>
</tr>
<tr>
<td>42.887</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">n82_s8/F</td>
</tr>
<tr>
<td>43.306</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>n82_s6/I1</td>
</tr>
<tr>
<td>44.128</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">n82_s6/F</td>
</tr>
<tr>
<td>44.134</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>n82_s3/I3</td>
</tr>
<tr>
<td>45.233</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">n82_s3/F</td>
</tr>
<tr>
<td>47.176</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>n82_s2/I0</td>
</tr>
<tr>
<td>48.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">n82_s2/F</td>
</tr>
<tr>
<td>48.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>n82_s1/I2</td>
</tr>
<tr>
<td>49.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n82_s1/F</td>
</tr>
<tr>
<td>49.318</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>n82_s0/I1</td>
</tr>
<tr>
<td>50.417</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n82_s0/F</td>
</tr>
<tr>
<td>50.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" font-weight:bold;">reg_a_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>reg_a_11_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>reg_a_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.283, 45.424%; route: 26.314, 53.642%; tC2Q: 0.458, 0.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.134</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>data_bus_13_s22/I3</td>
</tr>
<tr>
<td>27.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s22/F</td>
</tr>
<tr>
<td>27.614</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>data_bus_13_s9/I0</td>
</tr>
<tr>
<td>28.436</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s9/F</td>
</tr>
<tr>
<td>30.215</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>data_bus_13_s2/I3</td>
</tr>
<tr>
<td>31.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s2/F</td>
</tr>
<tr>
<td>33.730</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>data_bus_13_s0/I1</td>
</tr>
<tr>
<td>34.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s0/F</td>
</tr>
<tr>
<td>37.845</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][A]</td>
<td>alu/mult0/mult18x18_inst/B[13]</td>
</tr>
<tr>
<td>38.351</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">alu/mult0/mult18x18_inst/DOUT[7]</td>
</tr>
<tr>
<td>43.208</td>
<td>4.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td>n86_s2/I1</td>
</tr>
<tr>
<td>44.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>46.178</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][B]</td>
<td>n86_s1/I0</td>
</tr>
<tr>
<td>47.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C42[2][B]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>48.669</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>n86_s0/I0</td>
</tr>
<tr>
<td>49.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">n86_s0/F</td>
</tr>
<tr>
<td>49.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">reg_a_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>reg_a_7_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>reg_a_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.606, 34.352%; route: 31.276, 64.700%; tC2Q: 0.458, 0.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.134</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>data_bus_13_s22/I3</td>
</tr>
<tr>
<td>27.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s22/F</td>
</tr>
<tr>
<td>27.614</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>data_bus_13_s9/I0</td>
</tr>
<tr>
<td>28.436</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s9/F</td>
</tr>
<tr>
<td>30.215</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>data_bus_13_s2/I3</td>
</tr>
<tr>
<td>31.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s2/F</td>
</tr>
<tr>
<td>33.730</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>data_bus_13_s0/I1</td>
</tr>
<tr>
<td>34.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s0/F</td>
</tr>
<tr>
<td>37.845</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][A]</td>
<td>alu/mult0/mult18x18_inst/B[13]</td>
</tr>
<tr>
<td>38.351</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">alu/mult0/mult18x18_inst/DOUT[10]</td>
</tr>
<tr>
<td>42.066</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n83_s4/I1</td>
</tr>
<tr>
<td>43.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n83_s4/F</td>
</tr>
<tr>
<td>45.849</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>n83_s1/I2</td>
</tr>
<tr>
<td>46.881</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">n83_s1/F</td>
</tr>
<tr>
<td>48.660</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>n83_s0/I1</td>
</tr>
<tr>
<td>49.692</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td style=" background: #97FFFF;">n83_s0/F</td>
</tr>
<tr>
<td>49.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td style=" font-weight:bold;">reg_a_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>reg_a_10_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>reg_a_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.606, 34.358%; route: 31.267, 64.693%; tC2Q: 0.458, 0.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.707</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/SUM</td>
</tr>
<tr>
<td>39.713</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>n89_s8/I0</td>
</tr>
<tr>
<td>40.745</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">n89_s8/F</td>
</tr>
<tr>
<td>41.235</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>n89_s7/I1</td>
</tr>
<tr>
<td>42.057</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>42.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>n89_s5/I0</td>
</tr>
<tr>
<td>42.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">n89_s5/F</td>
</tr>
<tr>
<td>43.179</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>n89_s3/I1</td>
</tr>
<tr>
<td>44.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">n89_s3/F</td>
</tr>
<tr>
<td>45.098</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>n89_s2/I0</td>
</tr>
<tr>
<td>46.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">n89_s2/F</td>
</tr>
<tr>
<td>46.543</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>n89_s1/I1</td>
</tr>
<tr>
<td>47.575</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">n89_s1/F</td>
</tr>
<tr>
<td>48.864</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>n89_s0/I0</td>
</tr>
<tr>
<td>49.490</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" background: #97FFFF;">n89_s0/F</td>
</tr>
<tr>
<td>49.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" font-weight:bold;">reg_a_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>reg_a_4_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>reg_a_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.603, 44.886%; route: 26.067, 54.162%; tC2Q: 0.458, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/COUT</td>
</tr>
<tr>
<td>39.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td>alu/n196_s/CIN</td>
</tr>
<tr>
<td>39.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">alu/n196_s/COUT</td>
</tr>
<tr>
<td>39.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][B]</td>
<td>alu/n195_s/CIN</td>
</tr>
<tr>
<td>39.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">alu/n195_s/COUT</td>
</tr>
<tr>
<td>39.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][A]</td>
<td>alu/n194_s/CIN</td>
</tr>
<tr>
<td>39.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">alu/n194_s/COUT</td>
</tr>
<tr>
<td>39.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][B]</td>
<td>alu/n193_s/CIN</td>
</tr>
<tr>
<td>40.128</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">alu/n193_s/SUM</td>
</tr>
<tr>
<td>40.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n81_s13/I0</td>
</tr>
<tr>
<td>41.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n81_s13/F</td>
</tr>
<tr>
<td>41.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n81_s12/I1</td>
</tr>
<tr>
<td>42.474</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n81_s12/F</td>
</tr>
<tr>
<td>42.479</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>n81_s10/I0</td>
</tr>
<tr>
<td>43.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td style=" background: #97FFFF;">n81_s10/F</td>
</tr>
<tr>
<td>44.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n81_s6/I2</td>
</tr>
<tr>
<td>45.364</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n81_s6/F</td>
</tr>
<tr>
<td>45.854</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n81_s2/I3</td>
</tr>
<tr>
<td>46.656</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>47.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n81_s1/I3</td>
</tr>
<tr>
<td>47.897</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n81_s1/F</td>
</tr>
<tr>
<td>48.387</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>n81_s0/I1</td>
</tr>
<tr>
<td>49.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" background: #97FFFF;">n81_s0/F</td>
</tr>
<tr>
<td>49.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" font-weight:bold;">reg_a_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>reg_a_12_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>reg_a_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.469, 46.689%; route: 25.198, 52.359%; tC2Q: 0.458, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/COUT</td>
</tr>
<tr>
<td>39.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td>alu/n196_s/CIN</td>
</tr>
<tr>
<td>39.992</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">alu/n196_s/SUM</td>
</tr>
<tr>
<td>40.797</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>n84_s10/I0</td>
</tr>
<tr>
<td>41.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">n84_s10/F</td>
</tr>
<tr>
<td>41.624</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>n84_s9/I1</td>
</tr>
<tr>
<td>42.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">n84_s9/F</td>
</tr>
<tr>
<td>42.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>n84_s8/I2</td>
</tr>
<tr>
<td>43.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td style=" background: #97FFFF;">n84_s8/F</td>
</tr>
<tr>
<td>43.974</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td>n84_s14/I3</td>
</tr>
<tr>
<td>44.796</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[0][B]</td>
<td style=" background: #97FFFF;">n84_s14/F</td>
</tr>
<tr>
<td>44.807</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>n84_s3/I1</td>
</tr>
<tr>
<td>45.868</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" background: #97FFFF;">n84_s3/F</td>
</tr>
<tr>
<td>46.287</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>n84_s1/I2</td>
</tr>
<tr>
<td>47.109</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">n84_s1/F</td>
</tr>
<tr>
<td>48.420</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>n84_s0/I0</td>
</tr>
<tr>
<td>49.452</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">n84_s0/F</td>
</tr>
<tr>
<td>49.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">reg_a_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>reg_a_9_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>reg_a_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.038, 45.826%; route: 25.594, 53.221%; tC2Q: 0.458, 0.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/SUM</td>
</tr>
<tr>
<td>40.756</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>41.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">n85_s12/F</td>
</tr>
<tr>
<td>42.187</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>42.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">n85_s11/F</td>
</tr>
<tr>
<td>42.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>43.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" background: #97FFFF;">n85_s10/F</td>
</tr>
<tr>
<td>43.856</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>44.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">n85_s15/F</td>
</tr>
<tr>
<td>44.960</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>45.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" background: #97FFFF;">n85_s5/F</td>
</tr>
<tr>
<td>46.076</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>46.702</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>46.708</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>47.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>48.345</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>n85_s0/I1</td>
</tr>
<tr>
<td>49.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>49.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">reg_a_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>reg_a_8_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>reg_a_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.057, 45.937%; route: 25.501, 53.109%; tC2Q: 0.458, 0.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>35.324</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>alu/b_internal_1_s2/I2</td>
</tr>
<tr>
<td>36.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_1_s2/F</td>
</tr>
<tr>
<td>38.054</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>alu/n204_s/I1</td>
</tr>
<tr>
<td>38.604</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">alu/n204_s/COUT</td>
</tr>
<tr>
<td>38.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>alu/n203_s/CIN</td>
</tr>
<tr>
<td>39.167</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">alu/n203_s/SUM</td>
</tr>
<tr>
<td>39.657</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>n91_s10/I0</td>
</tr>
<tr>
<td>40.689</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">n91_s10/F</td>
</tr>
<tr>
<td>40.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>n91_s9/I1</td>
</tr>
<tr>
<td>41.517</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" background: #97FFFF;">n91_s9/F</td>
</tr>
<tr>
<td>43.137</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>n91_s7/I0</td>
</tr>
<tr>
<td>44.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">n91_s7/F</td>
</tr>
<tr>
<td>45.040</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][B]</td>
<td>n91_s2/I2</td>
</tr>
<tr>
<td>45.666</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][B]</td>
<td style=" background: #97FFFF;">n91_s2/F</td>
</tr>
<tr>
<td>45.671</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>n91_s1/I0</td>
</tr>
<tr>
<td>46.703</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">n91_s1/F</td>
</tr>
<tr>
<td>47.998</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>n91_s0/I0</td>
</tr>
<tr>
<td>49.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">n91_s0/F</td>
</tr>
<tr>
<td>49.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">reg_a_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>reg_a_2_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>reg_a_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.701, 43.366%; route: 26.576, 55.674%; tC2Q: 0.458, 0.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>35.324</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>alu/b_internal_1_s2/I2</td>
</tr>
<tr>
<td>36.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_1_s2/F</td>
</tr>
<tr>
<td>38.054</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>alu/n204_s/I1</td>
</tr>
<tr>
<td>38.755</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">alu/n204_s/SUM</td>
</tr>
<tr>
<td>39.909</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>n92_s10/I0</td>
</tr>
<tr>
<td>41.008</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">n92_s10/F</td>
</tr>
<tr>
<td>41.498</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td>n92_s9/I1</td>
</tr>
<tr>
<td>42.530</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td style=" background: #97FFFF;">n92_s9/F</td>
</tr>
<tr>
<td>42.536</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td>n92_s8/I0</td>
</tr>
<tr>
<td>43.568</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td style=" background: #97FFFF;">n92_s8/F</td>
</tr>
<tr>
<td>44.389</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>n92_s6/I3</td>
</tr>
<tr>
<td>45.421</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">n92_s6/F</td>
</tr>
<tr>
<td>46.225</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>n92_s3/I3</td>
</tr>
<tr>
<td>46.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>46.857</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>n92_s1/I1</td>
</tr>
<tr>
<td>47.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>47.494</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n92_s0/I0</td>
</tr>
<tr>
<td>48.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n92_s0/F</td>
</tr>
<tr>
<td>48.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">reg_a_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>reg_a_1_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>reg_a_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.125, 44.727%; route: 25.648, 54.303%; tC2Q: 0.458, 0.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/SUM</td>
</tr>
<tr>
<td>41.048</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>n88_s11/I0</td>
</tr>
<tr>
<td>41.870</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">n88_s11/F</td>
</tr>
<tr>
<td>41.875</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>n88_s10/I1</td>
</tr>
<tr>
<td>42.974</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">n88_s10/F</td>
</tr>
<tr>
<td>43.464</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>44.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td style=" background: #97FFFF;">n88_s7/F</td>
</tr>
<tr>
<td>44.292</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>n88_s3/I3</td>
</tr>
<tr>
<td>45.114</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">n88_s3/F</td>
</tr>
<tr>
<td>45.119</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>n88_s1/I1</td>
</tr>
<tr>
<td>46.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">n88_s1/F</td>
</tr>
<tr>
<td>47.945</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>n88_s0/I0</td>
</tr>
<tr>
<td>48.571</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">n88_s0/F</td>
</tr>
<tr>
<td>48.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">reg_a_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>reg_a_5_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>reg_a_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.620, 43.678%; route: 26.131, 55.352%; tC2Q: 0.458, 0.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.134</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>data_bus_13_s22/I3</td>
</tr>
<tr>
<td>27.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s22/F</td>
</tr>
<tr>
<td>27.614</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>data_bus_13_s9/I0</td>
</tr>
<tr>
<td>28.436</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s9/F</td>
</tr>
<tr>
<td>30.215</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>data_bus_13_s2/I3</td>
</tr>
<tr>
<td>31.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s2/F</td>
</tr>
<tr>
<td>33.730</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>data_bus_13_s0/I1</td>
</tr>
<tr>
<td>34.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s0/F</td>
</tr>
<tr>
<td>37.845</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][A]</td>
<td>alu/mult0/mult18x18_inst/B[13]</td>
</tr>
<tr>
<td>38.351</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">alu/mult0/mult18x18_inst/DOUT[15]</td>
</tr>
<tr>
<td>42.725</td>
<td>4.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>n78_s18/I3</td>
</tr>
<tr>
<td>43.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">n78_s18/F</td>
</tr>
<tr>
<td>44.037</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>n78_s12/I3</td>
</tr>
<tr>
<td>44.839</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">n78_s12/F</td>
</tr>
<tr>
<td>45.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>n78_s8/I3</td>
</tr>
<tr>
<td>46.080</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">n78_s8/F</td>
</tr>
<tr>
<td>46.086</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n78_s2/I3</td>
</tr>
<tr>
<td>46.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>47.522</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>48.554</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>48.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">reg_a_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>reg_a_15_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>reg_a_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.614, 37.324%; route: 29.120, 61.705%; tC2Q: 0.458, 0.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.134</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>data_bus_13_s22/I3</td>
</tr>
<tr>
<td>27.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s22/F</td>
</tr>
<tr>
<td>27.614</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>data_bus_13_s9/I0</td>
</tr>
<tr>
<td>28.436</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s9/F</td>
</tr>
<tr>
<td>30.215</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>data_bus_13_s2/I3</td>
</tr>
<tr>
<td>31.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">data_bus_13_s2/F</td>
</tr>
<tr>
<td>33.730</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>data_bus_13_s0/I1</td>
</tr>
<tr>
<td>34.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">data_bus_13_s0/F</td>
</tr>
<tr>
<td>37.845</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][A]</td>
<td>alu/mult0/mult18x18_inst/B[13]</td>
</tr>
<tr>
<td>38.351</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">alu/mult0/mult18x18_inst/DOUT[0]</td>
</tr>
<tr>
<td>43.055</td>
<td>4.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td>n93_s4/I1</td>
</tr>
<tr>
<td>43.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td style=" background: #97FFFF;">n93_s4/F</td>
</tr>
<tr>
<td>45.982</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>n93_s1/I2</td>
</tr>
<tr>
<td>47.008</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">n93_s1/F</td>
</tr>
<tr>
<td>47.429</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>n93_s0/I0</td>
</tr>
<tr>
<td>48.528</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" background: #97FFFF;">n93_s0/F</td>
</tr>
<tr>
<td>48.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">reg_a_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>reg_a_0_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>reg_a_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.457, 34.891%; route: 30.251, 64.137%; tC2Q: 0.458, 0.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/COUT</td>
</tr>
<tr>
<td>39.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td>alu/n196_s/CIN</td>
</tr>
<tr>
<td>39.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">alu/n196_s/COUT</td>
</tr>
<tr>
<td>39.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][B]</td>
<td>alu/n195_s/CIN</td>
</tr>
<tr>
<td>39.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">alu/n195_s/COUT</td>
</tr>
<tr>
<td>39.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][A]</td>
<td>alu/n194_s/CIN</td>
</tr>
<tr>
<td>39.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">alu/n194_s/COUT</td>
</tr>
<tr>
<td>39.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][B]</td>
<td>alu/n193_s/CIN</td>
</tr>
<tr>
<td>39.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">alu/n193_s/COUT</td>
</tr>
<tr>
<td>39.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[1][A]</td>
<td>alu/n192_s/CIN</td>
</tr>
<tr>
<td>39.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">alu/n192_s/COUT</td>
</tr>
<tr>
<td>39.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[1][B]</td>
<td>alu/n191_s/CIN</td>
</tr>
<tr>
<td>40.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">alu/n191_s/SUM</td>
</tr>
<tr>
<td>40.283</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>n79_s11/I0</td>
</tr>
<tr>
<td>41.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">n79_s11/F</td>
</tr>
<tr>
<td>41.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[3][B]</td>
<td>n79_s10/I1</td>
</tr>
<tr>
<td>42.189</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C46[3][B]</td>
<td style=" background: #97FFFF;">n79_s10/F</td>
</tr>
<tr>
<td>42.608</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n79_s7/I0</td>
</tr>
<tr>
<td>43.707</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n79_s7/F</td>
</tr>
<tr>
<td>44.512</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>n79_s2/I2</td>
</tr>
<tr>
<td>45.334</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td style=" background: #97FFFF;">n79_s2/F</td>
</tr>
<tr>
<td>45.824</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>n79_s1/I0</td>
</tr>
<tr>
<td>46.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">n79_s1/F</td>
</tr>
<tr>
<td>47.259</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>n79_s0/I0</td>
</tr>
<tr>
<td>48.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" background: #97FFFF;">n79_s0/F</td>
</tr>
<tr>
<td>48.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">reg_a_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>reg_a_14_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>reg_a_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.457, 45.657%; route: 25.081, 53.368%; tC2Q: 0.458, 0.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>35.324</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>alu/b_internal_1_s2/I2</td>
</tr>
<tr>
<td>36.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_1_s2/F</td>
</tr>
<tr>
<td>38.054</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>alu/n204_s/I1</td>
</tr>
<tr>
<td>38.604</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">alu/n204_s/COUT</td>
</tr>
<tr>
<td>38.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>alu/n203_s/CIN</td>
</tr>
<tr>
<td>38.661</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">alu/n203_s/COUT</td>
</tr>
<tr>
<td>38.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/CIN</td>
</tr>
<tr>
<td>39.224</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/SUM</td>
</tr>
<tr>
<td>40.363</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n90_s8/I0</td>
</tr>
<tr>
<td>41.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n90_s8/F</td>
</tr>
<tr>
<td>41.401</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>n90_s7/I1</td>
</tr>
<tr>
<td>42.427</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">n90_s7/F</td>
</tr>
<tr>
<td>42.846</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>n90_s5/I0</td>
</tr>
<tr>
<td>43.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">n90_s5/F</td>
</tr>
<tr>
<td>43.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>44.103</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>45.238</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>n90_s1/I0</td>
</tr>
<tr>
<td>46.060</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>46.876</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>n90_s0/I0</td>
</tr>
<tr>
<td>47.975</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">n90_s0/F</td>
</tr>
<tr>
<td>47.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">reg_a_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>reg_a_3_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>reg_a_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.279, 43.504%; route: 25.877, 55.512%; tC2Q: 0.458, 0.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>micro_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">micro_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>opcode/ucode_4_s104/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>5.169</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>6.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>9.063</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>opcode/ucode_4_s89/I0</td>
</tr>
<tr>
<td>9.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s89/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>opcode/ucode_4_s84/I2</td>
</tr>
<tr>
<td>10.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">opcode/ucode_4_s84/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>opcode/current_microcode_3_s4/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s4/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>opcode/current_microcode_3_s1/I1</td>
</tr>
<tr>
<td>12.499</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s1/O</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>opcode/current_microcode_3_s0/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">opcode/current_microcode_3_s0/O</td>
</tr>
<tr>
<td>14.861</td>
<td>2.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>ram0/addr_b_3_s2/I3</td>
</tr>
<tr>
<td>15.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">ram0/addr_b_3_s2/F</td>
</tr>
<tr>
<td>17.358</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s9/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s9/F</td>
</tr>
<tr>
<td>19.938</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s6/I1</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s6/F</td>
</tr>
<tr>
<td>22.868</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>ram0/gpu_cpu_d_hi/valueOutput_6_s4/I2</td>
</tr>
<tr>
<td>23.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/gpu_cpu_d_hi/valueOutput_6_s4/F</td>
</tr>
<tr>
<td>26.130</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>data_bus_14_s7/I1</td>
</tr>
<tr>
<td>27.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s7/F</td>
</tr>
<tr>
<td>28.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>data_bus_14_s1/I3</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>data_bus_14_s0/I0</td>
</tr>
<tr>
<td>29.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">data_bus_14_s0/F</td>
</tr>
<tr>
<td>32.293</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>alu/b_internal_15_s5/I0</td>
</tr>
<tr>
<td>33.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s5/F</td>
</tr>
<tr>
<td>34.338</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>alu/b_internal_15_s1/I2</td>
</tr>
<tr>
<td>35.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>36.658</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.594</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.144</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>39.201</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">alu/n201_s/COUT</td>
</tr>
<tr>
<td>39.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>39.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">alu/n200_s/COUT</td>
</tr>
<tr>
<td>39.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>39.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">alu/n199_s/COUT</td>
</tr>
<tr>
<td>39.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">alu/n198_s/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][B]</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>39.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">alu/n197_s/COUT</td>
</tr>
<tr>
<td>39.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td>alu/n196_s/CIN</td>
</tr>
<tr>
<td>39.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">alu/n196_s/COUT</td>
</tr>
<tr>
<td>39.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[2][B]</td>
<td>alu/n195_s/CIN</td>
</tr>
<tr>
<td>39.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">alu/n195_s/COUT</td>
</tr>
<tr>
<td>39.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][A]</td>
<td>alu/n194_s/CIN</td>
</tr>
<tr>
<td>39.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">alu/n194_s/COUT</td>
</tr>
<tr>
<td>39.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[0][B]</td>
<td>alu/n193_s/CIN</td>
</tr>
<tr>
<td>39.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">alu/n193_s/COUT</td>
</tr>
<tr>
<td>39.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[1][A]</td>
<td>alu/n192_s/CIN</td>
</tr>
<tr>
<td>40.220</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">alu/n192_s/SUM</td>
</tr>
<tr>
<td>41.025</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>n80_s13/I0</td>
</tr>
<tr>
<td>42.057</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">n80_s13/F</td>
</tr>
<tr>
<td>42.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n80_s12/I1</td>
</tr>
<tr>
<td>42.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n80_s12/F</td>
</tr>
<tr>
<td>42.694</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n80_s10/I0</td>
</tr>
<tr>
<td>43.755</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n80_s10/F</td>
</tr>
<tr>
<td>44.174</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>n80_s6/I2</td>
</tr>
<tr>
<td>44.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">n80_s6/F</td>
</tr>
<tr>
<td>45.007</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>n80_s2/I2</td>
</tr>
<tr>
<td>46.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">n80_s2/F</td>
</tr>
<tr>
<td>46.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>n80_s0/I1</td>
</tr>
<tr>
<td>47.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">n80_s0/F</td>
</tr>
<tr>
<td>47.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">reg_a_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>reg_a_13_s1/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>reg_a_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.592, 47.094%; route: 23.798, 51.906%; tC2Q: 0.458, 1.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s56</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[15]</td>
</tr>
<tr>
<td>45.849</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s56/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>gpu0/gpu_fp2i_15_s56/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>gpu0/gpu_fp2i_15_s56</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 33.884%; route: 28.955, 65.086%; tC2Q: 0.458, 1.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s66</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[10]</td>
</tr>
<tr>
<td>45.190</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s66/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>gpu0/gpu_fp2i_15_s66/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>gpu0/gpu_fp2i_15_s66</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.393%; route: 28.297, 64.561%; tC2Q: 0.458, 1.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s50</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[18]</td>
</tr>
<tr>
<td>45.037</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s50/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>gpu0/gpu_fp2i_15_s50/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>gpu0/gpu_fp2i_15_s50</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.514%; route: 28.143, 64.436%; tC2Q: 0.458, 1.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s46</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[20]</td>
</tr>
<tr>
<td>45.020</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s46/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>gpu0/gpu_fp2i_15_s46/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>gpu0/gpu_fp2i_15_s46</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.527%; route: 28.126, 64.423%; tC2Q: 0.458, 1.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s38</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[24]</td>
</tr>
<tr>
<td>45.020</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s38/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>gpu0/gpu_fp2i_15_s38/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>gpu0/gpu_fp2i_15_s38</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.527%; route: 28.126, 64.423%; tC2Q: 0.458, 1.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s36</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[25]</td>
</tr>
<tr>
<td>45.019</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s36/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>gpu0/gpu_fp2i_15_s36/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>gpu0/gpu_fp2i_15_s36</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.528%; route: 28.125, 64.422%; tC2Q: 0.458, 1.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/micro_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/gpu_fp2i_15_s48</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>gpu0/micro_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/micro_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>gpu0/opcode0/ucode_4_s33/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s33/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>gpu0/opcode0/ucode_4_s34/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s34/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>gpu0/opcode0/ucode_4_s29/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s29/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>gpu0/opcode0/ucode_4_s21/I2</td>
</tr>
<tr>
<td>9.303</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s21/F</td>
</tr>
<tr>
<td>11.407</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>gpu0/opcode0/ucode_4_s17/I3</td>
</tr>
<tr>
<td>12.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_4_s17/F</td>
</tr>
<tr>
<td>14.034</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>gpu0/ucode0/vram_wra_Z_s/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/ucode0/vram_wra_Z_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>gpu0/data_bus_infr_15_s21/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">gpu0/data_bus_infr_15_s21/F</td>
</tr>
<tr>
<td>20.057</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_13_s5/I3</td>
</tr>
<tr>
<td>20.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_13_s5/F</td>
</tr>
<tr>
<td>22.856</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>gpu0/gpu_data_out_15_s102/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">gpu0/gpu_data_out_15_s102/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s11/I3</td>
</tr>
<tr>
<td>26.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s11/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s9/I3</td>
</tr>
<tr>
<td>28.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s9/F</td>
</tr>
<tr>
<td>28.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s8/I3</td>
</tr>
<tr>
<td>29.359</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s8/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>gpu0/gpc1/data_bus_infr_11_s4/I3</td>
</tr>
<tr>
<td>30.391</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s4/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>gpu0/gpc1/data_bus_infr_11_s0/I3</td>
</tr>
<tr>
<td>31.435</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc1/data_bus_infr_11_s0/F</td>
</tr>
<tr>
<td>33.076</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gpu0/fp2i1/address_3_s4/I3</td>
</tr>
<tr>
<td>34.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s4/F</td>
</tr>
<tr>
<td>34.192</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>gpu0/fp2i1/address_3_s2/I1</td>
</tr>
<tr>
<td>34.818</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/address_3_s2/F</td>
</tr>
<tr>
<td>35.982</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>gpu0/fp2i1/shift_lut0/rom16_inst_15/AD[3]</td>
</tr>
<tr>
<td>36.242</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_lut0/rom16_inst_15/DO</td>
</tr>
<tr>
<td>37.711</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gpu0/fp2i1/shift_adjusted_15_s0/I3</td>
</tr>
<tr>
<td>38.337</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_adjusted_15_s0/F</td>
</tr>
<tr>
<td>42.550</td>
<td>4.213</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>gpu0/fp2i1/shift_mult0/mult18x18_inst/A[15]</td>
</tr>
<tr>
<td>43.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/fp2i1/shift_mult0/mult18x18_inst/DOUT[19]</td>
</tr>
<tr>
<td>44.865</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">gpu0/gpu_fp2i_15_s48/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>38.398</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>gpu0/gpu_fp2i_15_s48/CLK</td>
</tr>
<tr>
<td>37.998</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>gpu0/gpu_fp2i_15_s48</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.074, 34.650%; route: 27.971, 64.296%; tC2Q: 0.458, 1.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>ftu0/send_frame_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ftu0/passed_zero_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>ftu0/send_frame_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">ftu0/send_frame_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>ftu0/n60_s3/I0</td>
</tr>
<tr>
<td>2.267</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">ftu0/n60_s3/F</td>
</tr>
<tr>
<td>2.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">ftu0/passed_zero_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>ftu0/passed_zero_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ftu0/passed_zero_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>ftu0/passed_zero_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.644%; route: 0.244, 18.737%; tC2Q: 0.333, 25.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>ftu0/send_frame_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ftu0/passed_zero_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>ftu0/send_frame_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">ftu0/send_frame_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>ftu0/passed_zero_s3/I3</td>
</tr>
<tr>
<td>2.269</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">ftu0/passed_zero_s3/F</td>
</tr>
<tr>
<td>2.506</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">ftu0/passed_zero_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>ftu0/passed_zero_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ftu0/passed_zero_s1</td>
</tr>
<tr>
<td>3.353</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>ftu0/passed_zero_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 47.145%; route: 0.481, 31.208%; tC2Q: 0.333, 21.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s45</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>reg_d_15_s45/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">reg_d_15_s45/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>reg_d_8_s6/I0</td>
</tr>
<tr>
<td>2.255</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">reg_d_8_s6/F</td>
</tr>
<tr>
<td>2.851</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>us_timer/n130_s0/I0</td>
</tr>
<tr>
<td>3.407</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" background: #97FFFF;">us_timer/n130_s0/F</td>
</tr>
<tr>
<td>3.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>us_timer/reps_internal_8_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_8_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>us_timer/reps_internal_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 52.442%; route: 0.827, 33.901%; tC2Q: 0.333, 13.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/fb0/state_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[0][A]</td>
<td>gpu0/fb0/state_0_s6/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C22[0][A]</td>
<td style=" font-weight:bold;">gpu0/fb0/state_0_s6/Q</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gpu0/fb0/bsram_fb/dpb_inst_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>3.358</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s45</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>reg_d_15_s45/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">reg_d_15_s45/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>reg_d_8_s6/I0</td>
</tr>
<tr>
<td>2.255</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">reg_d_8_s6/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>ms_timer/n130_s0/I0</td>
</tr>
<tr>
<td>3.671</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">ms_timer/n130_s0/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>ms_timer/reps_internal_8_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_8_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>ms_timer/reps_internal_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 47.328%; route: 1.091, 40.347%; tC2Q: 0.333, 12.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/mau4_0/mau0/buffer_m[0]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/fb0/colour_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>gpu0/mau4_0/mau0/buffer_m[0]_7_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">gpu0/mau4_0/mau0/buffer_m[0]_7_s1/Q</td>
</tr>
<tr>
<td>2.135</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>gpu0/gpc0/data_bus_supr_0_s0/I1</td>
</tr>
<tr>
<td>2.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">gpu0/gpc0/data_bus_supr_0_s0/F</td>
</tr>
<tr>
<td>3.704</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">gpu0/fb0/colour_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>gpu0/fb0/colour_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu0/fb0/colour_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>gpu0/fb0/colour_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 14.061%; route: 2.020, 73.764%; tC2Q: 0.333, 12.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s53</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>reg_d_15_s53/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s53/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>reg_d_0_s6/I0</td>
</tr>
<tr>
<td>2.092</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">reg_d_0_s6/F</td>
</tr>
<tr>
<td>3.215</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>us_timer/n138_s0/I1</td>
</tr>
<tr>
<td>3.771</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">us_timer/n138_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>us_timer/reps_internal_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>us_timer/reps_internal_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 39.648%; route: 1.359, 48.467%; tC2Q: 0.333, 11.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s53</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>reg_d_15_s53/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s53/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>reg_d_0_s6/I0</td>
</tr>
<tr>
<td>2.092</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">reg_d_0_s6/F</td>
</tr>
<tr>
<td>3.215</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>ms_timer/n138_s0/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">ms_timer/n138_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>ms_timer/reps_internal_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>ms_timer/reps_internal_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 39.648%; route: 1.359, 48.467%; tC2Q: 0.333, 11.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s39</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>reg_d_15_s39/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s39/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][A]</td>
<td>reg_d_14_s6/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C41[3][A]</td>
<td style=" background: #97FFFF;">reg_d_14_s6/F</td>
</tr>
<tr>
<td>3.228</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>us_timer/n124_s0/I0</td>
</tr>
<tr>
<td>3.784</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">us_timer/n124_s0/F</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>us_timer/reps_internal_14_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_14_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>us_timer/reps_internal_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 39.464%; route: 1.372, 48.707%; tC2Q: 0.333, 11.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s46</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>reg_d_15_s46/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s46/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>reg_d_7_s6/I0</td>
</tr>
<tr>
<td>2.262</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">reg_d_7_s6/F</td>
</tr>
<tr>
<td>3.424</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td>ms_timer/n131_s0/I0</td>
</tr>
<tr>
<td>3.796</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">ms_timer/n131_s0/F</td>
</tr>
<tr>
<td>3.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td>ms_timer/reps_internal_7_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_7_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[1][B]</td>
<td>ms_timer/reps_internal_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 38.805%; route: 1.398, 49.415%; tC2Q: 0.333, 11.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s37</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>reg_d_15_s37/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s37/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>reg_d_15_s55/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">reg_d_15_s55/F</td>
</tr>
<tr>
<td>3.252</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>us_timer/n123_s0/I1</td>
</tr>
<tr>
<td>3.808</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" background: #97FFFF;">us_timer/n123_s0/F</td>
</tr>
<tr>
<td>3.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>us_timer/reps_internal_15_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_15_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>us_timer/reps_internal_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 39.138%; route: 1.396, 49.130%; tC2Q: 0.333, 11.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s51</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>reg_d_15_s51/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">reg_d_15_s51/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>reg_d_2_s6/I0</td>
</tr>
<tr>
<td>2.092</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">reg_d_2_s6/F</td>
</tr>
<tr>
<td>3.449</td>
<td>1.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>ms_timer/n136_s0/I0</td>
</tr>
<tr>
<td>3.821</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td style=" background: #97FFFF;">ms_timer/n136_s0/F</td>
</tr>
<tr>
<td>3.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>ms_timer/reps_internal_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>ms_timer/reps_internal_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 32.512%; route: 1.593, 55.809%; tC2Q: 0.333, 11.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s43</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>reg_d_15_s43/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">reg_d_15_s43/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][B]</td>
<td>reg_d_10_s6/I0</td>
</tr>
<tr>
<td>2.257</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C42[1][B]</td>
<td style=" background: #97FFFF;">reg_d_10_s6/F</td>
</tr>
<tr>
<td>3.120</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>us_timer/n128_s0/I0</td>
</tr>
<tr>
<td>3.846</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td style=" background: #97FFFF;">us_timer/n128_s0/F</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>us_timer/reps_internal_10_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_10_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>us_timer/reps_internal_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 50.422%; route: 1.094, 38.003%; tC2Q: 0.333, 11.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s42</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>reg_d_15_s42/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">reg_d_15_s42/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>reg_d_11_s6/I0</td>
</tr>
<tr>
<td>2.262</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">reg_d_11_s6/F</td>
</tr>
<tr>
<td>3.365</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>us_timer/n127_s0/I0</td>
</tr>
<tr>
<td>3.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">us_timer/n127_s0/F</td>
</tr>
<tr>
<td>3.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>us_timer/reps_internal_11_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_11_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>us_timer/reps_internal_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 43.393%; route: 1.339, 45.324%; tC2Q: 0.333, 11.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s51</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>reg_d_15_s51/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">reg_d_15_s51/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>reg_d_2_s6/I0</td>
</tr>
<tr>
<td>2.092</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">reg_d_2_s6/F</td>
</tr>
<tr>
<td>3.213</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>us_timer/n136_s0/I0</td>
</tr>
<tr>
<td>3.939</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" background: #97FFFF;">us_timer/n136_s0/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>us_timer/reps_internal_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>us_timer/reps_internal_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 43.120%; route: 1.358, 45.668%; tC2Q: 0.333, 11.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s43</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>reg_d_15_s43/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">reg_d_15_s43/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][B]</td>
<td>reg_d_10_s6/I0</td>
</tr>
<tr>
<td>2.257</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C42[1][B]</td>
<td style=" background: #97FFFF;">reg_d_10_s6/F</td>
</tr>
<tr>
<td>3.384</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>ms_timer/n128_s0/I0</td>
</tr>
<tr>
<td>3.940</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">ms_timer/n128_s0/F</td>
</tr>
<tr>
<td>3.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>ms_timer/reps_internal_10_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_10_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>ms_timer/reps_internal_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 43.115%; route: 1.358, 45.675%; tC2Q: 0.333, 11.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s41</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>reg_d_15_s41/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">reg_d_15_s41/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td>reg_d_12_s6/I0</td>
</tr>
<tr>
<td>2.262</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">reg_d_12_s6/F</td>
</tr>
<tr>
<td>3.406</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>ms_timer/n126_s0/I0</td>
</tr>
<tr>
<td>3.962</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">ms_timer/n126_s0/F</td>
</tr>
<tr>
<td>3.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>ms_timer/reps_internal_12_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_12_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>ms_timer/reps_internal_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 42.789%; route: 1.381, 46.085%; tC2Q: 0.333, 11.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/cpu_clock_scale/valueOutput_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkpre/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>ram0/cpu_clock_scale/valueOutput_1_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">ram0/cpu_clock_scale/valueOutput_1_s1/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>clkpre/prescale_tops/rom16_inst_23/AD[1]</td>
</tr>
<tr>
<td>2.672</td>
<td>0.173</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">clkpre/prescale_tops/rom16_inst_23/DO</td>
</tr>
<tr>
<td>3.245</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>clkpre/n80_s3/I2</td>
</tr>
<tr>
<td>3.971</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">clkpre/n80_s3/F</td>
</tr>
<tr>
<td>3.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">clkpre/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>clkpre/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clkpre/counter_0_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>clkpre/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 29.936%; route: 1.772, 58.969%; tC2Q: 0.333, 11.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/instruction_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/dtcu0/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>gpu0/instruction_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">gpu0/instruction_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.138</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>gpu0/opcode0/ucode_0_s20/I0</td>
</tr>
<tr>
<td>2.510</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_0_s20/F</td>
</tr>
<tr>
<td>2.514</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>gpu0/opcode0/ucode_0_s17/I2</td>
</tr>
<tr>
<td>3.070</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>76</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_0_s17/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>gpu0/dtcu0/n223_s13/I0</td>
</tr>
<tr>
<td>3.996</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">gpu0/dtcu0/n223_s13/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" font-weight:bold;">gpu0/dtcu0/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>gpu0/dtcu0/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu0/dtcu0/state_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>gpu0/dtcu0/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.300, 42.908%; route: 1.396, 46.089%; tC2Q: 0.333, 11.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/instruction_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/dtcu0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>gpu0/instruction_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">gpu0/instruction_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.138</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>gpu0/opcode0/ucode_0_s20/I0</td>
</tr>
<tr>
<td>2.510</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_0_s20/F</td>
</tr>
<tr>
<td>2.514</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>gpu0/opcode0/ucode_0_s17/I2</td>
</tr>
<tr>
<td>3.070</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>76</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">gpu0/opcode0/ucode_0_s17/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gpu0/dtcu0/n532_s3/I1</td>
</tr>
<tr>
<td>3.996</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">gpu0/dtcu0/n532_s3/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">gpu0/dtcu0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gpu0/dtcu0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu0/dtcu0/state_1_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gpu0/dtcu0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.300, 42.908%; route: 1.396, 46.089%; tC2Q: 0.333, 11.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s48</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>reg_d_15_s48/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">reg_d_15_s48/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>reg_d_5_s6/I0</td>
</tr>
<tr>
<td>2.092</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">reg_d_5_s6/F</td>
</tr>
<tr>
<td>3.444</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>us_timer/n133_s0/I0</td>
</tr>
<tr>
<td>4.000</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">us_timer/n133_s0/F</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>us_timer/reps_internal_5_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_5_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>us_timer/reps_internal_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 36.653%; route: 1.589, 52.361%; tC2Q: 0.333, 10.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_b_15_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer/reps_internal_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>reg_b_15_s18/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">reg_b_15_s18/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>reg_d_9_s6/I1</td>
</tr>
<tr>
<td>2.267</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">reg_d_9_s6/F</td>
</tr>
<tr>
<td>3.651</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>ms_timer/n129_s0/I0</td>
</tr>
<tr>
<td>4.023</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">ms_timer/n129_s0/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" font-weight:bold;">ms_timer/reps_internal_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>ms_timer/reps_internal_9_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ms_timer/reps_internal_9_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>ms_timer/reps_internal_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 35.917%; route: 1.626, 53.179%; tC2Q: 0.333, 10.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_d_15_s49</td>
</tr>
<tr>
<td class="label">To</td>
<td>us_timer/reps_internal_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>reg_d_15_s49/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">reg_d_15_s49/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>reg_d_4_s6/I0</td>
</tr>
<tr>
<td>2.257</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">reg_d_4_s6/F</td>
</tr>
<tr>
<td>3.666</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>us_timer/n134_s0/I0</td>
</tr>
<tr>
<td>4.038</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">us_timer/n134_s0/F</td>
</tr>
<tr>
<td>4.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" font-weight:bold;">us_timer/reps_internal_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>us_timer/reps_internal_4_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>us_timer/reps_internal_4_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>us_timer/reps_internal_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 35.745%; route: 1.640, 53.404%; tC2Q: 0.333, 10.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/vram0/address_b_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/vram0/bsram16v0/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>gpu0/vram0/address_b_9_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">gpu0/vram0/address_b_9_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gpu0/vram0/bsram16v0/dpb_inst_4/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>R12C33[2][B]</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu0/vram0/bsram16v0/dpb_inst_4/CLKB</td>
</tr>
<tr>
<td>1.126</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu0/vram0/bsram16v0/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 61.542%; tC2Q: 0.333, 38.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu0/fb0/clear_old_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu0/fb0/clear_old_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>gpu0/fb0/clear_old_1_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C23[0][A]</td>
<td style=" font-weight:bold;">gpu0/fb0/clear_old_1_s3/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>gpu0/fb0/n39_s4/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td style=" background: #97FFFF;">gpu0/fb0/n39_s4/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td style=" font-weight:bold;">gpu0/fb0/clear_old_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>gpu0/fb0/clear_old_1_s3/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>gpu0/fb0/clear_old_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkpre/counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clkpre/counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkpre/counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkpre/counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clkpre/counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkpre/counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkpre/counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clkpre/counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkpre/counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkpre/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clkpre/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkpre/counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkpre/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clkpre/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkpre/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer/counter_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer/counter_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer/counter_8_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>us_timer/counter_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>us_timer/counter_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>us_timer/counter_8_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>gpu0/fb0/bsram_fb/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>us_timer/counter_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>us_timer/counter_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>us_timer/counter_9_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1514</td>
<td>clk</td>
<td>-14.615</td>
<td>1.727</td>
</tr>
<tr>
<td>246</td>
<td>clk_in_d</td>
<td>13.647</td>
<td>0.661</td>
</tr>
<tr>
<td>91</td>
<td>set_gpu_ctrl_regs</td>
<td>15.371</td>
<td>2.652</td>
</tr>
<tr>
<td>79</td>
<td>address[0]</td>
<td>-6.643</td>
<td>4.597</td>
</tr>
<tr>
<td>76</td>
<td>ucode[0]</td>
<td>-3.571</td>
<td>2.697</td>
</tr>
<tr>
<td>73</td>
<td>address[1]</td>
<td>-6.734</td>
<td>4.578</td>
</tr>
<tr>
<td>72</td>
<td>address[3]</td>
<td>-6.494</td>
<td>5.235</td>
</tr>
<tr>
<td>71</td>
<td>ucode[1]</td>
<td>-6.942</td>
<td>2.653</td>
</tr>
<tr>
<td>69</td>
<td>address[2]</td>
<td>-6.138</td>
<td>4.911</td>
</tr>
<tr>
<td>64</td>
<td>gpu_fp2i_15_5</td>
<td>6.426</td>
<td>2.959</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C17</td>
<td>94.44%</td>
</tr>
<tr>
<td>R8C35</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C35</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C37</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C40</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C37</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C5</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C16</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C36</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
