Created by          : Tang Dynasty v6.1.154205
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Mon Aug 11 16:26:31 2025

Top Model           : design_top_wrapper
Device              : PH1P35MDG324
Speed               : 3
STA coverage        : 98.82%
Constraint File     : 
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: 0.319ns, STNS: 0.000ns
	HWNS: -0.335ns, HTNS: -134.429ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:       25.000          467   I_clk
           clk1:      100.000          315   rx_clk_o_out0
           clk2:      100.000          305   rx_clk_e_out0
           clk3:       10.000          300   config_inst.cwc_tck_o
           clk4:      178.603           19   tx_clk_e_out0
           clk5:      178.603           18   tx_clk_o_out0
           clk6:      350.018            8   rx_clk_e_out1
           clk7:      350.018            8   rx_clk_o_out1
           clk8:      178.603            8   tx_clk_o_out1
           clk9:      133.333            0   config_inst.osc_clk_i
          clk10:       10.000            0   config_inst.tck_i
          clk11:      100.000            0   rx_reclk_e
          clk12:      100.000            0   rx_reclk_o
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0   Inferred GCLK            0.000     20.000                40.000          25.000                 4.268         234.302            7.419      0.000           -0.335    -45.503            0.000              467                5            yes       no
       clk1       User GCLK            0.000      5.000                10.000         100.000                 4.007         249.563            5.993      0.000           -0.112    -16.072            0.000              315                6             no      yes
       clk2       User GCLK            0.000      5.000                10.000         100.000                 4.284         233.427            5.716      0.000           -0.115    -16.579            0.000              305                5             no       no
       clk3       User GCLK            0.000     50.000               100.000          10.000                12.582          79.479           43.709      0.000           -0.156    -56.275            0.000              300                6             no       no
       clk4       User GCLK            0.000      2.799                 5.599         178.603                 1.531         653.168            4.068      0.000            0.218      0.000            0.000               19                0             no       no
       clk5       User GCLK            0.000      2.799                 5.599         178.603                 1.822         548.847            3.777      0.000            0.087      0.000            0.000               18                0             no       no
       clk6   Inferred GCLK            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk7   Inferred GCLK            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk8   Inferred GCLK            0.000      2.799                 5.599         178.603                 5.599         178.603            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk9           local            0.000      3.750                 7.500         133.333                 7.500         133.333            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk10           local            0.000     50.000               100.000          10.000                 8.262         121.036           45.869      0.000           50.907      0.000            0.000                0                2             no       no
      clk11           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk12           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     I_clk -> I_clk
Type           :     Self
From Clock     :     I_clk
To Clock       :     I_clk
Min Period     :     4.268ns
Fmax           :     234.302MHz

Statistics:
Max            : WNS      35.732ns, TNS       0.000ns,         0 Viol Endpoints,      1641 Total Endpoints,      3921 Paths Analyzed
Min            : WNS      -0.335ns, TNS     -45.503ns,       659 Viol Endpoints,      1641 Total Endpoints,      3921 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 35.732ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/bus_control_reg[71]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[0]_syn_3.ib (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.884ns (cell 1.770ns (45%), net 2.114ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT6=1  LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[71]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y039z3          0.114    f     0.114          pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[71]_syn_3.oqa
net (fo=4)                              0.525          0.639          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_ctrl[5],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[67]_syn_3.ia
LUT3                x029y037z2          0.335    f     0.974       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[67]_syn_3.ofb
net (fo=1)                              0.512          1.486          net: test_case/wrapper_cwc_top/U_cwc/trig_bus_en[7]_syn_2,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ia
LUT6                x026y039z0          0.334    f     1.820       2  pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ofb
net (fo=1)                              0.306          2.126          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/lt0_syn_43,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[67]_syn_3.ia
LUT4                x025y038z2          0.335    f     2.461       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[67]_syn_3.ofb
net (fo=1)                              0.450          2.911          net: test_case/wrapper_cwc_top/U_cwc/trig_bus_en[7]_syn_15,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[34]_syn_3.ic
LUT5                x022y034z7          0.332    r     3.243       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[34]_syn_3.ofa
net (fo=1)                              0.321          3.564          net: test_case/wrapper_cwc_top/U_cwc/trig_bus_en[7]_syn_24,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[0]_syn_3.ib
LUT4 (reg)          x020y034z2          0.320    f     3.884       5  net: test_case/wrapper_cwc_top/U_cwc/trig_bus_en_ff[7],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.884               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[0]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.320         39.616               
clock pessimism                         0.000         39.616               
--------------------------------------------------------------------  ---------------
Required                                              39.616               
--------------------------------------------------------------------  ---------------
Slack                                                 35.732               

Slack               : 35.853ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg[7]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.ia (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.813ns (cell 1.809ns (47%), net 2.004ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=2  LUT5=2  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y032z2          0.114    f     0.114          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg[7]_syn_3.oqa
net (fo=3)                              0.475          0.589          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/trig_position_reg[13]_syn_3.ic
LUT4                x015y032z6          0.233    r     0.822       1  pin: test_case/wrapper_cwc_top/U_cwc/trig_position_reg[13]_syn_3.ofb
net (fo=1)                              0.512          1.334          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/mux7_syn_131.ia
LUT5                x012y034z1          0.335    f     1.669       2  pin: test_case/wrapper_cwc_top/U_cwc/mux7_syn_131.ofb
net (fo=1)                              0.239          1.908          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_7,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[0]_syn_2.ia
LUT5                x012y033z4          0.400    r     2.308       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[0]_syn_2.ofa
net (fo=1)                              0.320          2.628          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_9,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_30.ia
LUT6                x013y032z4          0.334    f     2.962       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_30.ofb
net (fo=1)                              0.458          3.420          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_18,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.ia
LUT6 (reg)          x013y036z1          0.393    f     3.813       5  net: test_case/wrapper_cwc_top/cwc_status[17],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.813               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.853               

Slack               : 35.951ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.715ns (cell 1.221ns (32%), net 2.494ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.533          3.715          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.cea
reg                 x020y046z0          0.000    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.951               

Slack               : 35.951ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.715ns (cell 1.221ns (32%), net 2.494ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.533          3.715          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.ceb
reg                 x020y046z0          0.000    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.951               

Slack               : 35.983ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.683ns (cell 1.221ns (33%), net 2.462ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.501          3.683          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.cea
reg                 x019y046z1          0.000    f     3.683               
--------------------------------------------------------------------  ---------------
Arrival                                                3.683               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.983               

Slack               : 35.983ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.683ns (cell 1.221ns (33%), net 2.462ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.501          3.683          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.ceb
reg                 x019y046z1          0.000    f     3.683               
--------------------------------------------------------------------  ---------------
Arrival                                                3.683               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.983               

Slack               : 35.983ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.683ns (cell 1.221ns (33%), net 2.462ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.501          3.683          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.cea
reg                 x019y046z0          0.000    f     3.683               
--------------------------------------------------------------------  ---------------
Arrival                                                3.683               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.983               

Slack               : 35.983ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.683ns (cell 1.221ns (33%), net 2.462ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.501          3.683          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.ceb
reg                 x019y046z0          0.000    f     3.683               
--------------------------------------------------------------------  ---------------
Arrival                                                3.683               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.983               

Slack               : 35.984ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.682ns (cell 1.221ns (33%), net 2.461ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.500          3.682          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.cea
reg                 x019y045z7          0.000    f     3.682               
--------------------------------------------------------------------  ---------------
Arrival                                                3.682               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.984               

Slack               : 35.984ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 3.682ns (cell 1.221ns (33%), net 2.461ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z1          0.122    r     0.122          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[4]_syn_3.oqb
net (fo=18)                             0.769          0.891          net: test_case/wrapper_cwc_top/cwc_status[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.id
LUT6                x017y034z3          0.190    f     1.081       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.386          1.467          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.335    f     1.802       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.238          2.040          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.341    f     2.381       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.568          2.949          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.233    r     3.182       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             0.500          3.682          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.ceb
reg                 x019y045z7          0.000    f     3.682               
--------------------------------------------------------------------  ---------------
Arrival                                                3.682               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.270         39.666               
clock pessimism                         0.000         39.666               
--------------------------------------------------------------------  ---------------
Required                                              39.666               
--------------------------------------------------------------------  ---------------
Slack                                                 35.984               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.335ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[1] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.182ns (cell 0.103ns (56%), net 0.079ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z3          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.oqa
net (fo=2)                              0.079          0.182          net: test_case/wrapper_cwc_top/pipe_u5/data_in[11],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[1]
ERAM (reg)          x023y028            0.000    f     0.182       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.182               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.220          0.517               
clock pessimism                         0.000          0.517               
--------------------------------------------------------------------  ---------------
Required                                               0.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.335               

Slack               : -0.335ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[2] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.182ns (cell 0.103ns (56%), net 0.079ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z2          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.oqa
net (fo=2)                              0.079          0.182          net: test_case/wrapper_cwc_top/pipe_u5/data_in[12],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[2]
ERAM (reg)          x023y028            0.000    f     0.182       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.182               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.220          0.517               
clock pessimism                         0.000          0.517               
--------------------------------------------------------------------  ---------------
Required                                               0.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.335               

Slack               : -0.330ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[0] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.187ns (cell 0.108ns (57%), net 0.079ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z2          0.108    f     0.108          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[12]_syn_3.oqb
net (fo=2)                              0.079          0.187          net: test_case/wrapper_cwc_top/pipe_u5/data_in[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[0]
ERAM (reg)          x023y028            0.000    f     0.187       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.187               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.220          0.517               
clock pessimism                         0.000          0.517               
--------------------------------------------------------------------  ---------------
Required                                               0.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.330               

Slack               : -0.330ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[3] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.187ns (cell 0.108ns (57%), net 0.079ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z3          0.108    f     0.108          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[13]_syn_3.oqb
net (fo=2)                              0.079          0.187          net: test_case/wrapper_cwc_top/pipe_u5/data_in[13],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia[3]
ERAM (reg)          x023y028            0.000    f     0.187       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.187               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.220          0.517               
clock pessimism                         0.000          0.517               
--------------------------------------------------------------------  ---------------
Required                                               0.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.330               

Slack               : -0.327ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[2] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.240ns (cell 0.103ns (42%), net 0.137ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z5          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.oqa
net (fo=2)                              0.137          0.240          net: test_case/wrapper_cwc_top/pipe_u5/data_in[27],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[2]
ERAM (reg)          x023y032            0.000    f     0.240       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.240               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.327               

Slack               : -0.327ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[3] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.240ns (cell 0.103ns (42%), net 0.137ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z7          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.oqa
net (fo=2)                              0.137          0.240          net: test_case/wrapper_cwc_top/pipe_u5/data_in[28],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[3]
ERAM (reg)          x023y032            0.000    f     0.240       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.240               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.327               

Slack               : -0.327ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[2] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.240ns (cell 0.103ns (42%), net 0.137ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z5          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[27]_syn_3.oqa
net (fo=2)                              0.137          0.240          net: test_case/wrapper_cwc_top/pipe_u5/data_in[27],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[2]
ERAM (reg)          x023y032            0.000    f     0.240       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.240               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.327               

Slack               : -0.327ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[3] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.240ns (cell 0.103ns (42%), net 0.137ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z7          0.103    f     0.103          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[29]_syn_3.oqa
net (fo=2)                              0.137          0.240          net: test_case/wrapper_cwc_top/pipe_u5/data_in[28],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[3]
ERAM (reg)          x023y032            0.000    f     0.240       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.240               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.327               

Slack               : -0.322ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[1] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.245ns (cell 0.108ns (44%), net 0.137ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z6          0.108    f     0.108          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.oqb
net (fo=2)                              0.137          0.245          net: test_case/wrapper_cwc_top/pipe_u5/data_in[26],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.dia[1]
ERAM (reg)          x023y032            0.000    f     0.245       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.245               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.322               

Slack               : -0.322ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[1] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.245ns (cell 0.108ns (44%), net 0.137ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z6          0.108    f     0.108          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[0]_syn_3.oqb
net (fo=2)                              0.137          0.245          net: test_case/wrapper_cwc_top/pipe_u5/data_in[26],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.dia[1]
ERAM (reg)          x023y032            0.000    f     0.245       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.245               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.297          0.297               
clock uncertainty                       0.270          0.567               
clock pessimism                         0.000          0.567               
--------------------------------------------------------------------  ---------------
Required                                               0.567               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.322               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     5.642ns
Fmax           :     177.242MHz

Statistics:
Max            : WNS      47.179ns, TNS       0.000ns,         0 Viol Endpoints,      1265 Total Endpoints,      2758 Paths Analyzed
Min            : WNS      -0.156ns, TNS     -56.275ns,       721 Viol Endpoints,      1265 Total Endpoints,      2758 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 47.179ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.346ns (cell 0.670ns (28%), net 1.676ns (72%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.702         53.024          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.cea
reg                 x017y043z1          0.000    f    53.024               
--------------------------------------------------------------------  ---------------
Arrival                                               53.024               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.179               

Slack               : 47.179ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.346ns (cell 0.670ns (28%), net 1.676ns (72%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.702         53.024          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.ceb
reg                 x017y043z1          0.000    f    53.024               
--------------------------------------------------------------------  ---------------
Arrival                                               53.024               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[63]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.179               

Slack               : 47.179ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.346ns (cell 0.670ns (28%), net 1.676ns (72%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.702         53.024          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.cea
reg                 x017y043z0          0.000    f    53.024               
--------------------------------------------------------------------  ---------------
Arrival                                               53.024               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.179               

Slack               : 47.179ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.346ns (cell 0.670ns (28%), net 1.676ns (72%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.702         53.024          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.ceb
reg                 x017y043z0          0.000    f    53.024               
--------------------------------------------------------------------  ---------------
Arrival                                               53.024               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.179               

Slack               : 47.199ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.326ns (cell 0.612ns (26%), net 1.714ns (74%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 24
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.341    f    52.264       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofb
net (fo=24)                             0.740         53.004          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_8,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.cea
reg                 x013y041z3          0.000    f    53.004               
--------------------------------------------------------------------  ---------------
Arrival                                               53.004               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.199               

Slack               : 47.199ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.326ns (cell 0.612ns (26%), net 1.714ns (74%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 24
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.341    f    52.264       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofb
net (fo=24)                             0.740         53.004          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_8,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.ceb
reg                 x013y041z3          0.000    f    53.004               
--------------------------------------------------------------------  ---------------
Arrival                                               53.004               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[78]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.199               

Slack               : 47.230ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.295ns (cell 0.612ns (26%), net 1.683ns (74%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 24
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.341    f    52.264       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofb
net (fo=24)                             0.709         52.973          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_8,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.cea
reg                 x014y040z4          0.000    f    52.973               
--------------------------------------------------------------------  ---------------
Arrival                                               52.973               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.230               

Slack               : 47.230ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.295ns (cell 0.612ns (26%), net 1.683ns (74%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 24
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.341    f    52.264       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofb
net (fo=24)                             0.709         52.973          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_8,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.ceb
reg                 x014y040z4          0.000    f    52.973               
--------------------------------------------------------------------  ---------------
Arrival                                               52.973               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[26]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.230               

Slack               : 47.244ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.281ns (cell 0.670ns (29%), net 1.611ns (71%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.637         52.959          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.cea
reg                 x016y041z3          0.000    f    52.959               
--------------------------------------------------------------------  ---------------
Arrival                                               52.959               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.244               

Slack               : 47.244ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 2.281ns (cell 0.670ns (29%), net 1.611ns (71%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 33
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.678          0.678          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.678          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.678          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.678          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.678          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.678               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.114    f    50.792          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.512         51.304          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.157    r    51.461       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.462         51.923          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ib
LUT2                x022y035z5          0.399    r    52.322       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[83]_syn_3.ofa
net (fo=33)                             0.637         52.959          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.ceb
reg                 x016y041z3          0.000    f    52.959               
--------------------------------------------------------------------  ---------------
Arrival                                               52.959               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[6]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.320        100.203               
clock pessimism                         0.000        100.203               
--------------------------------------------------------------------  ---------------
Required                                             100.203               
--------------------------------------------------------------------  ---------------
Slack                                                 47.244               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.156ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_8.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.147ns (cell 0.066ns (44%), net 0.081ns (56%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_8.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x030y038z1          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_8.oqa
net (fo=15)                             0.081          0.482          net: debug_hub_top/U_0_register/rst_dup_7,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.asr
reg                 x030y040z7          0.000    f     0.482               
--------------------------------------------------------------------  ---------------
Arrival                                                0.482               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.270          0.638               
clock pessimism                         0.000          0.638               
--------------------------------------------------------------------  ---------------
Required                                               0.638               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.156               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_7.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[71]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x025y035z5          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.oqa
net (fo=34)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_6,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[71]_syn_3.asr
reg                 x025y035z3          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[71]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_7.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[114]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x025y035z5          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.oqa
net (fo=34)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_6,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[114]_syn_3.asr
reg                 x025y035z2          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[114]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_3.asr
reg                 x018y031z0          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_5.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 55
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x019y038z0          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.oqa
net (fo=55)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.asr
reg                 x019y038z5          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_5.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg[22]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 55
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x019y038z0          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.oqa
net (fo=55)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[22]_syn_3.asr
reg                 x019y038z7          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[22]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.155ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_5.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.098ns (cell 0.066ns (67%), net 0.032ns (33%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 55
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x019y038z0          0.066    f     0.401          pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.oqa
net (fo=55)                             0.032          0.433          net: debug_hub_top/U_0_register/rst_dup_4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.asr
reg                 x019y038z4          0.000    f     0.433               
--------------------------------------------------------------------  ---------------
Arrival                                                0.433               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
removal                                 0.000          0.368               
clock uncertainty                       0.220          0.588               
clock pessimism                         0.000          0.588               
--------------------------------------------------------------------  ---------------
Required                                               0.588               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               

Slack               : -0.152ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[85]_syn_3.imb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.165ns (cell 0.090ns (54%), net 0.075ns (46%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x020y039z7          0.066    f     0.401          pin: debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.oqa
net (fo=2)                              0.075          0.476          net: debug_hub_top/U_0_register/ctrl_shift[60],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[85]_syn_3.imb
reg                 x020y040z3          0.024    f     0.500          net: debug_hub_top/U_0_register/ip_ctrl[60],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.500               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[85]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.270          0.652               
clock pessimism                         0.000          0.652               
--------------------------------------------------------------------  ---------------
Required                                               0.652               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.152               

Slack               : -0.149ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[84]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.168ns (cell 0.093ns (55%), net 0.075ns (45%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[84]_syn_3.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x020y039z6          0.066    f     0.401          pin: debug_hub_top/U_0_register/ctrl_shift_reg[84]_syn_3.oqa
net (fo=2)                              0.075          0.476          net: debug_hub_top/U_0_register/ctrl_shift[84],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ima
reg                 x020y040z0          0.027    f     0.503          net: debug_hub_top/U_0_register/ip_ctrl[84],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.503               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.270          0.652               
clock pessimism                         0.000          0.652               
--------------------------------------------------------------------  ---------------
Required                                               0.652               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.149               

Slack               : -0.149ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[99]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[99]_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.168ns (cell 0.093ns (55%), net 0.075ns (45%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[99]_syn_3.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x015y039z3          0.066    f     0.401          pin: debug_hub_top/U_0_register/ctrl_shift_reg[99]_syn_3.oqa
net (fo=2)                              0.075          0.476          net: debug_hub_top/U_0_register/ctrl_shift[99],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[99]_syn_3.ima
reg                 x015y040z0          0.027    f     0.503          net: debug_hub_top/U_0_register/ip_ctrl[99],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.503               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[99]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.270          0.652               
clock pessimism                         0.000          0.652               
--------------------------------------------------------------------  ---------------
Required                                               0.652               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.149               


----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_o_out0 -> rx_clk_o_out0
Type           :     Self
From Clock     :     rx_clk_o_out0
To Clock       :     rx_clk_o_out0
Min Period     :     4.007ns
Fmax           :     249.563MHz

Statistics:
Max            : WNS       5.993ns, TNS       0.000ns,         0 Viol Endpoints,       565 Total Endpoints,      1577 Paths Analyzed
Min            : WNS      -0.112ns, TNS     -16.072ns,       278 Viol Endpoints,       565 Total Endpoints,      1577 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.993ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.627ns (cell 1.852ns (51%), net 1.775ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT6=1  LUT4=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y042z2          0.122    r     0.122          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqb
net (fo=13)                             0.321          0.443          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ib
LUT4                x033y042z6          0.399    r     0.842       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ofa
net (fo=1)                              0.238          1.080          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ic
LUT5                x033y042z2          0.233    r     1.313       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofb
net (fo=1)                              0.238          1.551          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ib
LUT6                x033y042z1          0.341    f     1.892       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ofb
net (fo=2)                              0.321          2.213          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.id
LUT2                x031y042z5          0.210    f     2.423       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ofa
net (fo=2)                              0.351          2.774          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ic
LUT2                x032y043z3          0.233    r     3.007       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ofb
net (fo=2)                              0.306          3.313          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ia
LUT5 (reg)          x031y042z5          0.314    f     3.627       6  net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.627               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  5.993               

Slack               : 6.008ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.612ns (cell 1.852ns (51%), net 1.760ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=2  LUT2=2  LUT6=1  LUT5=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y042z2          0.122    r     0.122          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqb
net (fo=13)                             0.321          0.443          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ib
LUT4                x033y042z6          0.399    r     0.842       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ofa
net (fo=1)                              0.238          1.080          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ic
LUT5                x033y042z2          0.233    r     1.313       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofb
net (fo=1)                              0.238          1.551          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ib
LUT6                x033y042z1          0.341    f     1.892       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ofb
net (fo=2)                              0.321          2.213          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.id
LUT2                x031y042z5          0.210    f     2.423       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ofa
net (fo=2)                              0.351          2.774          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ic
LUT2                x032y043z3          0.233    r     3.007       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ofb
net (fo=2)                              0.291          3.298          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia
LUT4 (reg)          x033y043z1          0.314    f     3.612       6  net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.612               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.008               

Slack               : 6.143ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.427ns (cell 1.599ns (46%), net 1.828ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z4          0.122    r     0.122          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.427          0.549          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ia
LUT4                x022y043z6          0.335    f     0.884       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ofb
net (fo=1)                              0.341          1.225          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ia
LUT4                x021y045z0          0.335    f     1.560       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ofb
net (fo=1)                              0.415          1.975          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.id
LUT5                x020y042z2          0.210    f     2.185       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofa
net (fo=3)                              0.407          2.592          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ic
LUT2                x016y042z7          0.233    r     2.825       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ofb
net (fo=1)                              0.238          3.063          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia
LUT4 (reg)          x016y042z0          0.364    r     3.427       5  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.427               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.143               

Slack               : 6.193ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.377ns (cell 1.549ns (45%), net 1.828ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z4          0.122    r     0.122          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.427          0.549          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ia
LUT4                x022y043z6          0.335    f     0.884       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ofb
net (fo=1)                              0.341          1.225          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ia
LUT4                x021y045z0          0.335    f     1.560       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ofb
net (fo=1)                              0.415          1.975          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.id
LUT5                x020y042z2          0.210    f     2.185       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofa
net (fo=3)                              0.407          2.592          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ic
LUT2                x016y042z7          0.233    r     2.825       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ofb
net (fo=1)                              0.238          3.063          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia
LUT2 (reg)          x016y042z0          0.314    f     3.377       5  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.377               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.193               

Slack               : 6.352ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.ib (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.268ns (cell 1.506ns (46%), net 1.762ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.oqa
net (fo=12)                             0.462          0.576          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_34.ib
LUT5                x031y045z4          0.341    f     0.917       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_34.ofb
net (fo=1)                              0.238          1.155          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.ib
LUT6                x031y045z1          0.341    f     1.496       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.ofb
net (fo=2)                              0.340          1.836          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ie
LUT2                x030y043z1          0.157    r     1.993       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ofb
net (fo=2)                              0.351          2.344          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ic
LUT2                x031y044z5          0.233    r     2.577       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=2)                              0.371          2.948          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.ib
LUT4 (reg)          x033y043z0          0.320    f     3.268       5  net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.268               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.352               

Slack               : 6.468ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.152ns (cell 1.500ns (47%), net 1.652ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT6=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.oqa
net (fo=12)                             0.462          0.576          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_34.ib
LUT5                x031y045z4          0.341    f     0.917       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_34.ofb
net (fo=1)                              0.238          1.155          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.ib
LUT6                x031y045z1          0.341    f     1.496       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.ofb
net (fo=2)                              0.340          1.836          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ie
LUT2                x030y043z1          0.157    r     1.993       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ofb
net (fo=2)                              0.351          2.344          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ic
LUT2                x031y044z5          0.233    r     2.577       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=2)                              0.261          2.838          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia
LUT5 (reg)          x030y044z5          0.314    f     3.152       5  net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.152               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.468               

Slack               : 6.648ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.972ns (cell 1.467ns (49%), net 1.505ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y026z2          0.122    r     0.122          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.oqb
net (fo=11)                             0.397          0.519          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5]_syn_3.imb
LUT4                x022y029z4          0.228    r     0.747       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5]_syn_3.ofb
net (fo=1)                              0.349          1.096          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_47.ib
LUT5                x022y026z4          0.341    f     1.437       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_47.ofb
net (fo=2)                              0.238          1.675          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.imb
LUT2                x022y026z1          0.228    r     1.903       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ofb
net (fo=1)                              0.239          2.142          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ib
LUT2                x022y025z1          0.341    f     2.483       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ofb
net (fo=2)                              0.282          2.765          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT4 (reg)          x022y026z7          0.207    r     2.972       5  net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                2.972               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.648               

Slack               : 6.697ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.923ns (cell 1.462ns (50%), net 1.461ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y026z2          0.122    r     0.122          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[5]_syn_3.oqb
net (fo=11)                             0.397          0.519          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5]_syn_3.imb
LUT4                x022y029z4          0.228    r     0.747       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5]_syn_3.ofb
net (fo=1)                              0.349          1.096          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_47.ib
LUT5                x022y026z4          0.341    f     1.437       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_47.ofb
net (fo=2)                              0.238          1.675          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.imb
LUT2                x022y026z1          0.228    r     1.903       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ofb
net (fo=1)                              0.239          2.142          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ib
LUT2                x022y025z1          0.341    f     2.483       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ofb
net (fo=2)                              0.238          2.721          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.imb
LUT2 (reg)          x022y025z0          0.202    r     2.923       5  net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                2.923               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.752ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ic (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.868ns (cell 1.512ns (52%), net 1.356ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=1  LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y042z2          0.122    r     0.122          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqb
net (fo=13)                             0.321          0.443          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ib
LUT4                x033y042z6          0.399    r     0.842       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ofa
net (fo=1)                              0.238          1.080          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ic
LUT5                x033y042z2          0.233    r     1.313       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofb
net (fo=1)                              0.238          1.551          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ib
LUT6                x033y042z1          0.341    f     1.892       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ofb
net (fo=2)                              0.321          2.213          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.id
LUT2                x031y042z5          0.210    f     2.423       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ofa
net (fo=2)                              0.238          2.661          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ic
LUT3 (reg)          x031y042z2          0.207    r     2.868       5  net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                2.868               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.752               

Slack               : 6.789ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.781ns (cell 1.316ns (47%), net 1.465ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z4          0.122    r     0.122          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.427          0.549          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ia
LUT4                x022y043z6          0.335    f     0.884       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[110]_syn_3.ofb
net (fo=1)                              0.341          1.225          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ia
LUT4                x021y045z0          0.335    f     1.560       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[109]_syn_3.ofb
net (fo=1)                              0.415          1.975          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.id
LUT5                x020y042z2          0.210    f     2.185       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofa
net (fo=3)                              0.282          2.467          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.ia
LUT5 (reg)          x020y043z4          0.314    f     2.781       4  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                2.781               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.789               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y025z6          0.066    f     0.066          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.oqa
net (fo=7)                              0.032          0.098          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.imb
reg                 x021y025z2          0.024    f     0.122          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.066    f     0.066          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.imb
reg                 x022y027z3          0.024    f     0.122          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[4]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[1]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x043y039z1          0.066    f     0.066          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[4]_syn_3.oqa
net (fo=7)                              0.032          0.098          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set[2],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[1]_syn_3.imb
reg                 x043y039z7          0.024    f     0.122               
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y042z2          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[13],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.imb
reg                 x031y042z0          0.024    f     0.122          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[13],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y043z2          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3]_syn_3.imb
reg                 x031y043z0          0.024    f     0.122          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y042z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9]_syn_3.imb
reg                 x031y042z4          0.024    f     0.122          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[1]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z6          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[1]_syn_3.imb
reg                 x036y043z4          0.024    f     0.122          net: u_lvds_rx_wrapper/u1_lvds_lane/u_error_dect/I_diff_ndata[3],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y043z2          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_positive_pdata[0],  ../../../user_source/hdl_source/p_n_data_comparison.v(15)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.imb
reg                 x035y043z1          0.024    f     0.122          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/I_deserial_data[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(6)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z6          0.066    f     0.066          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.imb
reg                 x020y043z7          0.024    f     0.122               
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y043z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2]_syn_3.imb
reg                 x018y043z3          0.024    f     0.122          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               


----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_e_out0 -> rx_clk_e_out0
Type           :     Self
From Clock     :     rx_clk_e_out0
To Clock       :     rx_clk_e_out0
Min Period     :     4.284ns
Fmax           :     233.427MHz

Statistics:
Max            : WNS       5.716ns, TNS       0.000ns,         0 Viol Endpoints,       559 Total Endpoints,      1548 Paths Analyzed
Min            : WNS      -0.115ns, TNS     -16.579ns,       283 Viol Endpoints,       559 Total Endpoints,      1548 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.716ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.854ns (cell 1.444ns (37%), net 2.410ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y045z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqa
net (fo=12)                             0.490          0.604          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ib
LUT4                x026y041z0          0.341    f     0.945       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ofb
net (fo=1)                              0.351          1.296          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[41]_syn_3.ia
LUT4                x026y043z0          0.335    f     1.631       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[41]_syn_3.ofb
net (fo=1)                              0.516          2.147          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.id
LUT5                x030y040z2          0.224    r     2.371       3  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ofb
net (fo=3)                              0.611          2.982          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.imb
LUT2                x020y040z0          0.228    r     3.210       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofb
net (fo=2)                              0.442          3.652          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.imb
LUT2 (reg)          x022y037z4          0.202    r     3.854       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.854               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  5.716               

Slack               : 5.783ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.787ns (cell 1.449ns (38%), net 2.338ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y045z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqa
net (fo=12)                             0.739          0.853          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.imb
LUT4                x022y039z1          0.228    r     1.081       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=1)                              0.306          1.387          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ic
LUT4                x021y038z6          0.233    r     1.620       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ofb
net (fo=1)                              0.341          1.961          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ic
LUT5                x020y040z0          0.332    r     2.293       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofa
net (fo=2)                              0.526          2.819          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ia
LUT4                x025y039z6          0.335    f     3.154       4  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ofb
net (fo=2)                              0.426          3.580          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT4 (reg)          x022y039z5          0.207    r     3.787       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.787               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  5.783               

Slack               : 5.783ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.787ns (cell 1.449ns (38%), net 2.338ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y045z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqa
net (fo=12)                             0.739          0.853          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.imb
LUT4                x022y039z1          0.228    r     1.081       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=1)                              0.306          1.387          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ic
LUT4                x021y038z6          0.233    r     1.620       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ofb
net (fo=1)                              0.341          1.961          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ic
LUT5                x020y040z0          0.332    r     2.293       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofa
net (fo=2)                              0.526          2.819          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ia
LUT4                x025y039z6          0.335    f     3.154       4  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ofb
net (fo=2)                              0.426          3.580          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ic
LUT3 (reg)          x022y039z4          0.207    r     3.787       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.787               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  5.783               

Slack               : 6.187ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.383ns (cell 1.619ns (47%), net 1.764ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.122    r     0.122          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.555          0.677          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ia
LUT4                x031y035z7          0.335    f     1.012       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ofb
net (fo=1)                              0.238          1.250          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.id
LUT4                x031y035z4          0.224    r     1.474       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.ofb
net (fo=1)                              0.238          1.712          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_49.ib
LUT5                x031y035z0          0.341    f     2.053       3  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_49.ofb
net (fo=3)                              0.451          2.504          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ic
LUT2                x030y031z4          0.233    r     2.737       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.282          3.019          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia
LUT4 (reg)          x030y032z5          0.364    r     3.383       5  net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.383               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.187               

Slack               : 6.219ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.401ns (cell 1.392ns (40%), net 2.009ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z5          0.122    r     0.122          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.oqb
net (fo=2)                              0.415          0.537          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ib
LUT4                x021y036z6          0.341    f     0.878       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ofb
net (fo=3)                              0.579          1.457          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ib
LUT2                x015y030z7          0.341    f     1.798       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ofb
net (fo=1)                              0.463          2.261          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(67)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.id
LUT5                x017y033z1          0.224    r     2.485       3  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.ofb
net (fo=3)                              0.552          3.037          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(19)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.ia
LUT3 (reg)          x021y037z2          0.364    r     3.401       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.219               

Slack               : 6.219ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.401ns (cell 1.392ns (40%), net 2.009ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z5          0.122    r     0.122          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.oqb
net (fo=2)                              0.415          0.537          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ib
LUT4                x021y036z6          0.341    f     0.878       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ofb
net (fo=3)                              0.579          1.457          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ib
LUT2                x015y030z7          0.341    f     1.798       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ofb
net (fo=1)                              0.463          2.261          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(67)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.id
LUT5                x017y033z1          0.224    r     2.485       3  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.ofb
net (fo=3)                              0.552          3.037          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(19)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.ia
LUT3 (reg)          x021y037z3          0.364    r     3.401       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.219               

Slack               : 6.237ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.333ns (cell 1.569ns (47%), net 1.764ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.122    r     0.122          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.555          0.677          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ia
LUT4                x031y035z7          0.335    f     1.012       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ofb
net (fo=1)                              0.238          1.250          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.id
LUT4                x031y035z4          0.224    r     1.474       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.ofb
net (fo=1)                              0.238          1.712          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_49.ib
LUT5                x031y035z0          0.341    f     2.053       3  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_49.ofb
net (fo=3)                              0.451          2.504          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ic
LUT2                x030y031z4          0.233    r     2.737       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.282          3.019          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia
LUT2 (reg)          x030y032z5          0.314    f     3.333       5  net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.333               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.237               

Slack               : 6.269ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.351ns (cell 1.342ns (40%), net 2.009ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z5          0.122    r     0.122          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.oqb
net (fo=2)                              0.415          0.537          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ib
LUT4                x021y036z6          0.341    f     0.878       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ofb
net (fo=3)                              0.579          1.457          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ib
LUT2                x015y030z7          0.341    f     1.798       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ofb
net (fo=1)                              0.463          2.261          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(67)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.id
LUT5                x017y033z1          0.224    r     2.485       3  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.ofb
net (fo=3)                              0.552          3.037          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(19)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.ia
LUT3 (reg)          x021y037z2          0.314    f     3.351       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.351               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[1]_syn_6.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.269               

Slack               : 6.269ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.351ns (cell 1.342ns (40%), net 2.009ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z5          0.122    r     0.122          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.oqb
net (fo=2)                              0.415          0.537          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ib
LUT4                x021y036z6          0.341    f     0.878       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ofb
net (fo=3)                              0.579          1.457          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ib
LUT2                x015y030z7          0.341    f     1.798       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_5.ofb
net (fo=1)                              0.463          2.261          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_sync_en_cnt_reg[0]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(67)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.id
LUT5                x017y033z1          0.224    r     2.485       3  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[82]_syn_3.ofb
net (fo=3)                              0.552          3.037          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(19)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.ia
LUT3 (reg)          x021y037z3          0.314    f     3.351       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.351               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_lock_reg[3]_syn_6.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.316          9.620               
clock pessimism                         0.000          9.620               
--------------------------------------------------------------------  ---------------
Required                                               9.620               
--------------------------------------------------------------------  ---------------
Slack                                                  6.269               

Slack               : 6.341ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ib (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.229ns (cell 1.377ns (42%), net 1.852ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 12
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y045z4          0.114    f     0.114          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqa
net (fo=12)                             0.490          0.604          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ib
LUT4                x026y041z0          0.341    f     0.945       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ofb
net (fo=1)                              0.351          1.296          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[41]_syn_3.ia
LUT4                x026y043z0          0.335    f     1.631       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[41]_syn_3.ofb
net (fo=1)                              0.516          2.147          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.id
LUT5                x030y040z2          0.224    r     2.371       3  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ofb
net (fo=3)                              0.495          2.866          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ib
LUT5 (reg)          x022y039z5          0.363    r     3.229       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                3.229               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                      -0.366          9.570               
clock pessimism                         0.000          9.570               
--------------------------------------------------------------------  ---------------
Required                                               9.570               
--------------------------------------------------------------------  ---------------
Slack                                                  6.341               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.115ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.169ns (cell 0.092ns (54%), net 0.077ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y040z2          0.068    r     0.068          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[11]_syn_3.oqb
net (fo=5)                              0.077          0.145          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.imb
reg                 x034y039z1          0.024    f     0.169          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                0.169               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.270          0.284               
clock pessimism                         0.000          0.284               
--------------------------------------------------------------------  ---------------
Required                                               0.284               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.115               

Slack               : -0.114ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[13]_syn_2.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ima (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.170ns (cell 0.093ns (54%), net 0.077ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.270ns (sdc uncertainty: 0.000ns, default uncertainty: 0.270ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[13]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y040z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[13]_syn_2.oqa
net (fo=3)                              0.077          0.143          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[13],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ima
reg                 x034y039z1          0.027    f     0.170          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                0.170               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.270          0.284               
clock pessimism                         0.000          0.284               
--------------------------------------------------------------------  ---------------
Required                                               0.284               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.114               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y036z5          0.066    f     0.066          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.imb
reg                 x032y036z0          0.024    f     0.122          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y035z5          0.066    f     0.066          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.imb
reg                 x031y035z4          0.024    f     0.122          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y046z4          0.066    f     0.066          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata[2],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.imb
reg                 x035y046z0          0.024    f     0.122          net: u_lvds_rx_wrapper/u4_lvds_lane/u_error_dect/I_diff_ndata[2],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y048z2          0.066    f     0.066          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata[1],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb
reg                 x035y048z1          0.024    f     0.122          net: u_lvds_rx_wrapper/u4_lvds_lane/u_error_dect/I_diff_ndata[1],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.imb
reg                 x025y036z6          0.024    f     0.122          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[5]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y049z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/S_rever_ndata[0],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[5]_syn_3.imb
reg                 x036y049z7          0.024    f     0.122          net: u_lvds_rx_wrapper/u5_lvds_lane/u_error_dect/I_diff_ndata[0],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z5          0.066    f     0.066          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[11]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[11],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.imb
reg                 x033y037z6          0.024    f     0.122               
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               

Slack               : -0.112ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.122ns (cell 0.090ns (73%), net 0.032ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z6          0.066    f     0.066          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.oqa
net (fo=1)                              0.032          0.098          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.imb
reg                 x033y037z4          0.024    f     0.122          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.122               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=305)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.220          0.234               
clock pessimism                         0.000          0.234               
--------------------------------------------------------------------  ---------------
Required                                               0.234               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.112               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_e_out0 -> tx_clk_e_out0
Type           :     Self
From Clock     :     tx_clk_e_out0
To Clock       :     tx_clk_e_out0
Min Period     :     1.531ns
Fmax           :     653.168MHz

Statistics:
Max            : WNS       4.068ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.218ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.068ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 1.233ns (cell 0.114ns (9%), net 1.119ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y058z0          0.114    f     0.114          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.oqa
net (fo=1)                              1.119          1.233          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)           x043y073            0.000    f     1.233               
--------------------------------------------------------------------  ---------------
Arrival                                                1.233               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.008          5.607               
clock uncertainty                      -0.306          5.301               
clock pessimism                         0.000          5.301               
--------------------------------------------------------------------  ---------------
Required                                               5.301               
--------------------------------------------------------------------  ---------------
Slack                                                  4.068               

Slack               : 4.090ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 1.214ns (cell 0.114ns (9%), net 1.100ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y055z0          0.114    f     0.114          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.oqa
net (fo=1)                              1.100          1.214          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)           x043y073            0.000    f     1.214               
--------------------------------------------------------------------  ---------------
Arrival                                                1.214               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                      -0.306          5.304               
clock pessimism                         0.000          5.304               
--------------------------------------------------------------------  ---------------
Required                                               5.304               
--------------------------------------------------------------------  ---------------
Slack                                                  4.090               

Slack               : 4.160ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 1.144ns (cell 0.114ns (9%), net 1.030ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x041y053z2          0.114    f     0.114          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              1.030          1.144          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)           x043y076            0.000    f     1.144               
--------------------------------------------------------------------  ---------------
Arrival                                                1.144               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                      -0.306          5.304               
clock pessimism                         0.000          5.304               
--------------------------------------------------------------------  ---------------
Required                                               5.304               
--------------------------------------------------------------------  ---------------
Slack                                                  4.160               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.218ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.468ns (cell 0.066ns (14%), net 0.402ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x041y053z2          0.066    f     0.066          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              0.402          0.468          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)           x043y076            0.000    f     0.468               
--------------------------------------------------------------------  ---------------
Arrival                                                0.468               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.030          0.030               
clock uncertainty                       0.220          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.218               

Slack               : 0.242ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.489ns (cell 0.066ns (13%), net 0.423ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y058z0          0.066    f     0.066          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.oqa
net (fo=1)                              0.423          0.489          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)           x043y073            0.000    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.027          0.027               
clock uncertainty                       0.220          0.247               
clock pessimism                         0.000          0.247               
--------------------------------------------------------------------  ---------------
Required                                               0.247               
--------------------------------------------------------------------  ---------------
Slack                                                  0.242               

Slack               : 0.243ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.492ns (cell 0.066ns (13%), net 0.426ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y055z0          0.066    f     0.066          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.oqa
net (fo=1)                              0.426          0.492          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)           x043y073            0.000    f     0.492               
--------------------------------------------------------------------  ---------------
Arrival                                                0.492               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=22)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.029          0.029               
clock uncertainty                       0.220          0.249               
clock pessimism                         0.000          0.249               
--------------------------------------------------------------------  ---------------
Required                                               0.249               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_o_out0 -> tx_clk_o_out0
Type           :     Self
From Clock     :     tx_clk_o_out0
To Clock       :     tx_clk_o_out0
Min Period     :     1.822ns
Fmax           :     548.847MHz

Statistics:
Max            : WNS       3.777ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.087ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.777ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 1.527ns (cell 0.114ns (7%), net 1.413ns (93%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y046z4          0.114    f     0.114          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              1.413          1.527          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)           x043y067            0.000    f     1.527               
--------------------------------------------------------------------  ---------------
Arrival                                                1.527               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                      -0.306          5.304               
clock pessimism                         0.000          5.304               
--------------------------------------------------------------------  ---------------
Required                                               5.304               
--------------------------------------------------------------------  ---------------
Slack                                                  3.777               

Slack               : 4.361ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.940ns (cell 0.122ns (12%), net 0.818ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.122    r     0.122          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqb
net (fo=1)                              0.818          0.940          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)           x043y047            0.000    f     0.940               
--------------------------------------------------------------------  ---------------
Arrival                                                0.940               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.008          5.607               
clock uncertainty                      -0.306          5.301               
clock pessimism                         0.000          5.301               
--------------------------------------------------------------------  ---------------
Required                                               5.301               
--------------------------------------------------------------------  ---------------
Slack                                                  4.361               

Slack               : 4.372ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.932ns (cell 0.114ns (12%), net 0.818ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.306ns (sdc uncertainty: 0.000ns, default uncertainty: 0.306ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.114    f     0.114          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqa
net (fo=1)                              0.818          0.932          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)           x043y047            0.000    f     0.932               
--------------------------------------------------------------------  ---------------
Arrival                                                0.932               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                      -0.306          5.304               
clock pessimism                         0.000          5.304               
--------------------------------------------------------------------  ---------------
Required                                               5.304               
--------------------------------------------------------------------  ---------------
Slack                                                  4.372               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.087ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.336ns (cell 0.066ns (19%), net 0.270ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.066    f     0.066          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqa
net (fo=1)                              0.270          0.336          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)           x043y047            0.000    f     0.336               
--------------------------------------------------------------------  ---------------
Arrival                                                0.336               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.029          0.029               
clock uncertainty                       0.220          0.249               
clock pessimism                         0.000          0.249               
--------------------------------------------------------------------  ---------------
Required                                               0.249               
--------------------------------------------------------------------  ---------------
Slack                                                  0.087               

Slack               : 0.091ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.338ns (cell 0.068ns (20%), net 0.270ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.068    r     0.068          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqb
net (fo=1)                              0.270          0.338          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)           x043y047            0.000    f     0.338               
--------------------------------------------------------------------  ---------------
Arrival                                                0.338               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.027          0.027               
clock uncertainty                       0.220          0.247               
clock pessimism                         0.000          0.247               
--------------------------------------------------------------------  ---------------
Required                                               0.247               
--------------------------------------------------------------------  ---------------
Slack                                                  0.091               

Slack               : 0.338ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.588ns (cell 0.066ns (11%), net 0.522ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.220ns (sdc uncertainty: 0.000ns, default uncertainty: 0.220ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y046z4          0.066    f     0.066          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              0.522          0.588          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)           x043y067            0.000    f     0.588               
--------------------------------------------------------------------  ---------------
Arrival                                                0.588               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=21)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.030          0.030               
clock uncertainty                       0.220          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.338               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_o_out0 -> I_clk
Type           :     Cross Domain
From Clock     :     rx_clk_o_out0
To Clock       :     I_clk

Statistics:
Max            : WNS       7.419ns, TNS       0.000ns,         0 Viol Endpoints,        66 Total Endpoints,        88 Paths Analyzed
Min            : WNS       0.156ns, TNS       0.000ns,         0 Viol Endpoints,        66 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.419ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.151ns (cell 0.711ns (33%), net 1.440ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT6=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z0          0.114    f    30.114          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.oqa
net (fo=2)                              0.475         30.589          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/I_deserial_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(6)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.id
LUT6                x029y032z3          0.190    f    30.779       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.ofb
net (fo=1)                              0.407         31.186          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag_n_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ib
LUT4                x025y032z6          0.341    f    31.527       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ofb
net (fo=2)                              0.558         32.085          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag,  ../../../user_source/hdl_source/test/error_dect.v(9)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb
reg                 x019y036z4          0.066    f    32.151          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[6]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               32.151               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  7.419               

Slack               : 7.514ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[18]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 2.106ns (cell 0.722ns (34%), net 1.384ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT6=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z0          0.114    f    30.114          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[6]_syn_3.oqa
net (fo=2)                              0.475         30.589          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/I_deserial_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(6)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.id
LUT6                x029y032z3          0.190    f    30.779       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.ofb
net (fo=1)                              0.407         31.186          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag_n_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ib
LUT4                x025y032z6          0.341    f    31.527       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ofb
net (fo=2)                              0.502         32.029          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag,  ../../../user_source/hdl_source/test/error_dect.v(9)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[18]_syn_3.ima
reg                 x026y036z5          0.077    f    32.106          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[18],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               32.106               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[18]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.316         39.620               
clock pessimism                         0.000         39.620               
--------------------------------------------------------------------  ---------------
Required                                              39.620               
--------------------------------------------------------------------  ---------------
Slack                                                  7.514               

Slack               : 7.920ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.650ns (cell 0.632ns (38%), net 1.018ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.566    f    30.566          pin: I_lvds_rxo_d0_p_syn_2.diq[0]
net (fo=3)                              1.018         31.584          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[0],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb
reg                 x026y036z3          0.066    f    31.650          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.650               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  7.920               

Slack               : 8.002ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.568ns (cell 0.564ns (35%), net 1.004ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.487    f    30.487          pin: I_lvds_rxo_d0_p_syn_2.diq[6]
net (fo=3)                              1.004         31.491          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[6],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.ima
reg                 x026y037z6          0.077    f    31.568          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.568               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.002               

Slack               : 8.012ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.558ns (cell 0.540ns (34%), net 1.018ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.463    f    30.463          pin: I_lvds_rxo_d0_p_syn_2.diq[4]
net (fo=3)                              1.018         31.481          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[4],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.ima
reg                 x026y036z2          0.077    f    31.558          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.558               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.012               

Slack               : 8.013ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.557ns (cell 0.539ns (34%), net 1.018ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.462    f    30.462          pin: I_lvds_rxo_d0_p_syn_2.diq[1]
net (fo=3)                              1.018         31.480          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[1],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.ima
reg                 x026y036z3          0.077    f    31.557          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[1],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.557               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.013               

Slack               : 8.023ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.547ns (cell 0.529ns (34%), net 1.018ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.463    f    30.463          pin: I_lvds_rxo_d0_p_syn_2.diq[2]
net (fo=3)                              1.018         31.481          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[2],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.imb
reg                 x026y036z2          0.066    f    31.547          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[2],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.547               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.023               

Slack               : 8.036ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.534ns (cell 0.530ns (34%), net 1.004ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.464    f    30.464          pin: I_lvds_rxo_d0_p_syn_2.diq[5]
net (fo=3)                              1.004         31.468          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[5],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.imb
reg                 x026y037z6          0.066    f    31.534          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[5],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.534               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.036               

Slack               : 8.078ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.492ns (cell 0.564ns (37%), net 0.928ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.487    f    30.487          pin: I_lvds_rxo_d0_n_syn_2.diq[6]
net (fo=3)                              0.928         31.415          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[6],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.ima
reg                 x026y039z1          0.077    f    31.492          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.492               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.078               

Slack               : 8.097ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 1.473ns (cell 0.541ns (36%), net 0.932ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.464    f    30.464          pin: I_lvds_rxo_d0_n_syn_2.diq[5]
net (fo=3)                              0.932         31.396          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[5],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.ima
reg                 x026y038z4          0.077    f    31.473          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg[5],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               31.473               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                      -0.366         39.570               
clock pessimism                         0.000         39.570               
--------------------------------------------------------------------  ---------------
Required                                              39.570               
--------------------------------------------------------------------  ---------------
Slack                                                  8.097               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.156ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.170ns (cell 0.095ns (55%), net 0.075ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z7          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.oqb
net (fo=3)                              0.075          0.143          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.ima
reg                 x022y030z6          0.027    f     0.170          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.170               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.156               

Slack               : 0.156ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.220ns (cell 0.090ns (40%), net 0.130ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y040z7          0.066    f     0.066          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.oqa
net (fo=3)                              0.130          0.196          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.imb
reg                 x029y036z0          0.024    f     0.220          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.220               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.050          0.064               
clock pessimism                         0.000          0.064               
--------------------------------------------------------------------  ---------------
Required                                               0.064               
--------------------------------------------------------------------  ---------------
Slack                                                  0.156               

Slack               : 0.162ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[1]$U_cwc_bus_det/din_r1_reg_syn_4.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.176ns (cell 0.095ns (53%), net 0.081ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y034z7          0.068    r     0.068          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.oqb
net (fo=3)                              0.081          0.149          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[1]$U_cwc_bus_det/din_r1_reg_syn_4.ima
reg                 x019y032z1          0.027    f     0.176          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[1]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.176               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[1]$U_cwc_bus_det/din_r1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.162               

Slack               : 0.164ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.228ns (cell 0.095ns (41%), net 0.133ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y040z7          0.068    r     0.068          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.oqb
net (fo=3)                              0.133          0.201          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ima
reg                 x026y039z0          0.027    f     0.228          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.228               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.050          0.064               
clock pessimism                         0.000          0.064               
--------------------------------------------------------------------  ---------------
Required                                               0.064               
--------------------------------------------------------------------  ---------------
Slack                                                  0.164               

Slack               : 0.200ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.214ns (cell 0.092ns (42%), net 0.122ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y029z1          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.oqb
net (fo=3)                              0.122          0.190          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[18],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.imb
reg                 x020y031z6          0.024    f     0.214          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[12],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.214               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.200               

Slack               : 0.207ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[1]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.221ns (cell 0.095ns (42%), net 0.126ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y034z7          0.068    r     0.068          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.oqb
net (fo=3)                              0.126          0.194          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[1]_syn_3.ima
reg                 x020y031z7          0.027    f     0.221          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[1],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.221               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.207               

Slack               : 0.207ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.221ns (cell 0.095ns (42%), net 0.126ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y029z0          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.oqb
net (fo=3)                              0.126          0.194          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[17],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.ima
reg                 x022y031z7          0.027    f     0.221          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[11],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.221               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.207               

Slack               : 0.209ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[9]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.223ns (cell 0.092ns (41%), net 0.131ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z7          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.oqb
net (fo=3)                              0.131          0.199          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[9]_syn_3.imb
reg                 x022y033z6          0.024    f     0.223          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[17],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.223               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[9]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.223ns (cell 0.095ns (42%), net 0.128ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y028z1          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.oqb
net (fo=3)                              0.128          0.196          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[19],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.ima
reg                 x020y031z6          0.027    f     0.223          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[13],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.223               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.223ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_1d_reg_syn_4.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.237ns (cell 0.092ns (38%), net 0.145ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=315)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z6          0.068    r     0.068          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_lock_en_1d_reg_syn_4.oqb
net (fo=3)                              0.145          0.213          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[8],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.imb
reg                 x021y035z5          0.024    f     0.237          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.237               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.000          0.000          pin: I_clk_syn_2.di
net (fo=3)                              0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.000          0.000          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=448)                            0.000          0.000          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[4]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               


IP timing
--------------------------------------------------

Timing details for PH1P_PHY_CONFIG_V2
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.tck_i
Type           :     Same Domain
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.tck_i
Min Period     :     8.262ns
Fmax           :     121.036MHz

Statistics:
Max            : WNS      45.869ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : WNS      50.907ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 45.869ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 3.390ns (cell 0.177ns (5%), net 3.213ns (95%))
Clock Skew          : 0.641ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.641          0.641          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.641          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.641          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.641          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.641          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.clk
launch edge                             0.000    r     0.641               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.122    r     0.763          pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.oqb
net (fo=2)                              0.351          1.114          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ib
LUT6                x025y046z2          0.341    f     1.455       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ofb
net (fo=9)                              0.929          2.384          net: debug_hub_top/U_0_register/ip_selected,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.id
LUT2                x030y031z3          0.210    f     2.594       2  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.ofa
net (fo=1)          x047y004            1.933          4.527          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                4.527               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.496         50.496               
clock uncertainty                      -0.100         50.396               
clock pessimism                         0.000         50.396               
--------------------------------------------------------------------  ---------------
Required                                              50.396               
--------------------------------------------------------------------  ---------------
Slack                                                 45.869               

Slack               : 45.925ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 3.334ns (cell 0.253ns (7%), net 3.081ns (93%))
Clock Skew          : 0.641ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.641          0.641          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.641          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.641          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.641          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.641          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.clk
launch edge                             0.000    r     0.641               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.122    r     0.763          pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_3.oqb
net (fo=2)                              0.351          1.114          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ib
LUT6                x025y046z2          0.341    f     1.455       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ofb
net (fo=9)                              0.603          2.058          net: debug_hub_top/U_0_register/ip_selected,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ia
LUT2                x026y033z5          0.335    f     2.393       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ofb
net (fo=1)          x047y004            2.127          4.520          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                4.520               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.545         50.545               
clock uncertainty                      -0.100         50.445               
clock pessimism                         0.000         50.445               
--------------------------------------------------------------------  ---------------
Required                                              50.445               
--------------------------------------------------------------------  ---------------
Slack                                                 45.925               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 50.907ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 0.672ns (cell -0.342ns (-50%), net 1.014ns (150%))
Clock Skew          : 0.335ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x025y037z5          0.068    r     0.403          pin: debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.oqb
net (fo=2)                              0.128          0.531          net: debug_hub_top/U_0_register/jtdo[0],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ie
LUT2                x026y033z5          0.051    f     0.582       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ofb
net (fo=1)          x047y004            0.886          1.468          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                1.468               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.461        -49.539               
clock uncertainty                       0.100        -49.439               
clock pessimism                         0.000        -49.439               
--------------------------------------------------------------------  ---------------
Required                                             -49.439               
--------------------------------------------------------------------  ---------------
Slack                                                 50.907               

Slack               : 50.952ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 0.767ns (cell -0.311ns (-40%), net 1.078ns (140%))
Clock Skew          : 0.335ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.150ns (sdc uncertainty: 0.100ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.335          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.335          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.335          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.clk
launch edge                             0.000    r     0.335               
--------------------------------------------------------------------  ---------------
clk2q               x021y037z4          0.066    f     0.401          pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.oqa
net (fo=1)                              0.280          0.681          net: debug_hub_top/U_0_register/jtdo[1],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.imf
LUT2                x030y031z3          0.077    f     0.758       1  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.ofa
net (fo=1)          x047y004            0.798          1.556          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                1.556               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.454        -49.546               
clock uncertainty                       0.150        -49.396               
clock pessimism                         0.000        -49.396               
--------------------------------------------------------------------  ---------------
Required                                             -49.396               
--------------------------------------------------------------------  ---------------
Slack                                                 50.952               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.tck_i -> config_inst.cwc_tck_o
Type           :     Same Domain
From Clock     :     config_inst.tck_i
To Clock       :     config_inst.cwc_tck_o
Min Period     :     12.582ns
Fmax           :     79.479MHz

Statistics:
Max            : WNS      43.709ns, TNS       0.000ns,         0 Viol Endpoints,       373 Total Endpoints,       399 Paths Analyzed
Min            : WNS      51.275ns, TNS       0.000ns,         0 Viol Endpoints,       373 Total Endpoints,       399 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 43.709ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_12.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.778ns (cell 2.488ns (36%), net 4.290ns (64%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.701         56.778          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_12.asr
reg                 x021y046z2          0.000    f    56.778               
--------------------------------------------------------------------  ---------------
Arrival                                               56.778               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_12.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.100        100.487               
clock pessimism                         0.000        100.487               
--------------------------------------------------------------------  ---------------
Required                                             100.487               
--------------------------------------------------------------------  ---------------
Slack                                                 43.709               

Slack               : 43.841ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_5.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.646ns (cell 2.488ns (37%), net 4.158ns (63%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.569         56.646          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.asr
reg                 x019y038z0          0.000    f    56.646               
--------------------------------------------------------------------  ---------------
Arrival                                               56.646               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_5.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.100        100.487               
clock pessimism                         0.000        100.487               
--------------------------------------------------------------------  ---------------
Required                                             100.487               
--------------------------------------------------------------------  ---------------
Slack                                                 43.841               

Slack               : 44.026ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_4.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.461ns (cell 2.488ns (38%), net 3.973ns (62%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.384         56.461          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_4.asr
reg                 x018y031z5          0.000    f    56.461               
--------------------------------------------------------------------  ---------------
Arrival                                               56.461               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_4.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.100        100.487               
clock pessimism                         0.000        100.487               
--------------------------------------------------------------------  ---------------
Required                                             100.487               
--------------------------------------------------------------------  ---------------
Slack                                                 44.026               

Slack               : 44.026ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_6.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.461ns (cell 2.488ns (38%), net 3.973ns (62%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.384         56.461          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.asr
reg                 x018y031z4          0.000    f    56.461               
--------------------------------------------------------------------  ---------------
Arrival                                               56.461               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.100        100.487               
clock pessimism                         0.000        100.487               
--------------------------------------------------------------------  ---------------
Required                                             100.487               
--------------------------------------------------------------------  ---------------
Slack                                                 44.026               

Slack               : 44.310ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_7.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.227ns (cell 2.488ns (39%), net 3.739ns (61%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.150         56.227          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.asr
reg                 x025y035z5          0.000    f    56.227               
--------------------------------------------------------------------  ---------------
Arrival                                               56.227               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_7.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.050        100.537               
clock pessimism                         0.000        100.537               
--------------------------------------------------------------------  ---------------
Required                                             100.537               
--------------------------------------------------------------------  ---------------
Slack                                                 44.310               

Slack               : 44.310ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_11.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.227ns (cell 2.488ns (39%), net 3.739ns (61%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.150         56.227          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_11.asr
reg                 x025y035z4          0.000    f    56.227               
--------------------------------------------------------------------  ---------------
Arrival                                               56.227               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_11.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.050        100.537               
clock pessimism                         0.000        100.537               
--------------------------------------------------------------------  ---------------
Required                                             100.537               
--------------------------------------------------------------------  ---------------
Slack                                                 44.310               

Slack               : 44.351ns
Begin Point         : config_inst.cwc_rst_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/rst_reg_syn_dup_8.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : recovery
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 6.186ns (cell 2.488ns (40%), net 3.698ns (60%))
Clock Skew          : 0.587ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 7
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.546         51.546          pin: config_inst.cwc_rst_o
net (fo=1)                              0.575         52.121          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_1.ie
LUT1                x041y005z0          0.157    r    52.278       1  pin: debug_hub_top/U_tap/u0_syn_1.ofb
net (fo=1)                              0.443         52.721          net: debug_hub_top/U_tap/jrst_buf0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x039y010z6          0.157    r    52.878       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.238         53.116          net: debug_hub_top/U_tap/jrst_buf1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x039y010z0          0.157    r    53.273       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.459         53.732          net: debug_hub_top/U_tap/jrst_buf2,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x039y015z4          0.157    r    53.889       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.477         54.366          net: debug_hub_top/U_tap/jrst_buf3,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x035y018z3          0.157    r    54.523       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.397         54.920          net: debug_hub_top/U_tap/jrst_buf4,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x035y021z2          0.157    r    55.077       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=7)                              1.109         56.186          net: debug_hub_top/U_tap/jrst_buf5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_8.asr
reg                 x030y038z1          0.000    f    56.186               
--------------------------------------------------------------------  ---------------
Arrival                                               56.186               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_8.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
recovery                                0.000        100.587               
clock uncertainty                      -0.050        100.537               
clock pessimism                         0.000        100.537               
--------------------------------------------------------------------  ---------------
Required                                             100.537               
--------------------------------------------------------------------  ---------------
Slack                                                 44.351               

Slack               : 44.546ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_2.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 5.877ns (cell 2.362ns (40%), net 3.515ns (60%))
Clock Skew          : 0.587ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.627         51.627          pin: config_inst.cwc_shift_o
net (fo=5)                              2.333         53.960          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.335    f    54.295       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              0.396         54.691          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ia
LUT4                x022y039z4          0.400    r    55.091       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ofa
net (fo=41)                             0.786         55.877          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_2.cea
reg                 x017y031z2          0.000    f    55.877               
--------------------------------------------------------------------  ---------------
Arrival                                               55.877               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_2.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.100        100.423               
clock pessimism                         0.000        100.423               
--------------------------------------------------------------------  ---------------
Required                                             100.423               
--------------------------------------------------------------------  ---------------
Slack                                                 44.546               

Slack               : 44.546ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 5.877ns (cell 2.362ns (40%), net 3.515ns (60%))
Clock Skew          : 0.587ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.627         51.627          pin: config_inst.cwc_shift_o
net (fo=5)                              2.333         53.960          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.335    f    54.295       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              0.396         54.691          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ia
LUT4                x022y039z4          0.400    r    55.091       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ofa
net (fo=41)                             0.786         55.877          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.cea
reg                 x017y031z0          0.000    f    55.877               
--------------------------------------------------------------------  ---------------
Arrival                                               55.877               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.100        100.423               
clock pessimism                         0.000        100.423               
--------------------------------------------------------------------  ---------------
Required                                             100.423               
--------------------------------------------------------------------  ---------------
Slack                                                 44.546               

Slack               : 44.546ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_125c
Budget              : 50.000ns
Data Path Delay     : 5.877ns (cell 2.362ns (40%), net 3.515ns (60%))
Clock Skew          : 0.587ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.627         51.627          pin: config_inst.cwc_shift_o
net (fo=5)                              2.333         53.960          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.335    f    54.295       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              0.396         54.691          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ia
LUT4                x022y039z4          0.400    r    55.091       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ofa
net (fo=41)                             0.786         55.877          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.ceb
reg                 x017y031z0          0.000    f    55.877               
--------------------------------------------------------------------  ---------------
Arrival                                               55.877               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.587          0.587          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.587          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.587          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.587          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.587          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.clk
capture edge                          100.000    r   100.587               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        100.523               
clock uncertainty                      -0.100        100.423               
clock pessimism                         0.000        100.423               
--------------------------------------------------------------------  ---------------
Required                                             100.423               
--------------------------------------------------------------------  ---------------
Slack                                                 44.546               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.cea
reg                 x029y036z7          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.ceb
reg                 x029y036z7          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.cea
reg                 x029y036z5          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.ceb
reg                 x029y036z5          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.cea
reg                 x029y036z6          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.ceb
reg                 x029y036z6          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.cea
reg                 x029y036z4          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.275ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.657ns (cell 0.749ns (45%), net 0.908ns (55%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            0.749         50.749          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             0.908         51.657          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.ceb
reg                 x029y036z4          0.000    f    51.657               
--------------------------------------------------------------------  ---------------
Arrival                                               51.657               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[7]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.275               

Slack               : 51.276ns
Begin Point         : config_inst.cwc_update_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/ctrl_flag_reg_syn_6.id (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.658ns (cell 0.811ns (48%), net 0.847ns (52%))
Clock Skew          : 0.368ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            0.755         50.755          pin: config_inst.cwc_update_o
net (fo=2)                              0.847         51.602          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_reg_syn_6.id
LUT3 (reg)          x030y033z0          0.056    r    51.658       1  net: debug_hub_top/U_tap/ctrl_flag,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               51.658               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_reg_syn_6.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.000          0.382               
clock pessimism                         0.000          0.382               
--------------------------------------------------------------------  ---------------
Required                                               0.382               
--------------------------------------------------------------------  ---------------
Slack                                                 51.276               

Slack               : 51.276ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 1.708ns (cell 0.756ns (44%), net 0.952ns (56%))
Clock Skew          : 0.368ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            0.756         50.756          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             0.952         51.708          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.cea
reg                 x031y041z3          0.000    f    51.708               
--------------------------------------------------------------------  ---------------
Arrival                                               51.708               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.368          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.000          0.368          pin: config_inst_syn_1.clkout
net (fo=300)                            0.000          0.368          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.368               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.382               
clock uncertainty                       0.050          0.432               
clock pessimism                         0.000          0.432               
--------------------------------------------------------------------  ---------------
Required                                               0.432               
--------------------------------------------------------------------  ---------------
Slack                                                 51.276               




