---
id: IEC621372004
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Environmental and endurance testing
  type: title-intro
- language: en
  script: Latn
  content: Test methods for surface-mount boards of area array type packages FBGA,
    BGA, FLGA, LGA, SON and QFN
  type: title-main
- language: en
  script: Latn
  content: Environmental and endurance testing - Test methods for surface-mount boards
    of area array type packages FBGA, BGA, FLGA, LGA, SON and QFN
  type: main
- language: fr
  script: Latn
  content: Essais d'environnement et d'endurance
  type: title-intro
- language: fr
  script: Latn
  content: Méthodes d'essai pour les cartes à montage en surface de boîtiers de type
    matriciel FBGA, BGA, FLGA, LGA, SON et QFN
  type: title-main
- language: fr
  script: Latn
  content: Essais d'environnement et d'endurance - Méthodes d'essai pour les cartes
    à montage en surface de boîtiers de type matriciel FBGA, BGA, FLGA, LGA, SON et
    QFN
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/20316
- type: obp
  content: https://webstore.iec.ch/preview/info_iec62137{ed1.0}b.pdf
- type: obp
  content: https://webstore.iec.ch/preview/info_iec62137{ed1.0}en.pdf
docidentifier:
- content: IEC 62137:2004
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:62137:2004-07:::'
  type: URN
date:
- type: published
  at: '2004-07-06'
- type: stable-until
  at: '2014-10-09'
- type: obsoleted
  at: '2014-10-09'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
- fr
script:
- Latn
abstract:
- language: en
  script: Latn
  content: "This International Standard specifies the test method and guidelines for
    evaluating the quality and reliability of boards, solder lands, solder process
    and solder joints of reflow solder mounted area array type packages and peripheral
    terminal type packages. \nThis standard tests for durability against mechanical
    and thermal stress received during or after the mounting process of discrete semiconductor
    devices and of integrated circuits (hereinafter both referred to as semiconductor
    devices) used mainly for industrial and consumer use equipment."
- language: fr
  script: Latn
  content: |-
    Cette norme internationale spécifie les méthodes d'essai et les principes pour évaluer la qualité et la fiabilité des cartes, des zones de report, du processus de brasage, et des joints de soudure du procédé de refusion des boîtiers de type matriciel et des boîtiers de type à bornes périphériques (QFN et SON).
    La présente norme fournit des essais d'endurance aux contraintes thermiques et mécaniques subies pendant ou après le processus d'assemblage des dispositifs à semi-conducteurs discrets et des circuits intégrés (tous deux appelés ci-après "dispositifs à semi-conducteurs") utilisés principalement pour l'équipement d'utilisation industrielle et grand public.
status:
  stage:
    content: REPLACED
copyright:
- from: '2004'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  ics:
  - code: '31.190'
    text: Electronic component assemblies
  structuredidentifier:
    type: IEC
    project_number:
      content: '9697'
  price_code: iec:G
