xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx16-csg324-3 R_CPU.ngc R_CPU.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R_CPU_map.ncd R_CPU.ngd R_CPU.pcf 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
xst -intstyle ise -ifn "D:/workplace/verilog/E8-R_CPU/R_CPU.xst" -ofn "D:/workplace/verilog/E8-R_CPU/R_CPU.syr" 
