// Seed: 2362375448
module module_0;
  always @(id_1) id_1 = id_1 || id_1 || "";
  assign module_1.id_19 = 0;
  always_comb @(posedge 1 or posedge 1) id_1 = 1;
  assign id_3 = (id_3);
  timeprecision 1ps;
endmodule
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    output wor id_14,
    inout tri0 id_15,
    output uwire id_16,
    input supply0 id_17,
    input wire id_18,
    output wire id_19,
    input uwire id_20,
    input supply0 id_21,
    output wand id_22,
    input tri0 id_23,
    output wor id_24,
    input wire id_25,
    output supply0 id_26,
    output tri1 id_27,
    output uwire id_28
    , id_54,
    input tri1 id_29,
    input wire id_30,
    input tri0 module_1,
    output uwire id_32,
    output tri id_33,
    input supply1 id_34,
    input supply1 id_35,
    output wand id_36,
    output tri id_37,
    input uwire id_38,
    output tri id_39,
    input tri id_40,
    input wor id_41,
    output tri0 id_42,
    input tri id_43,
    output tri1 id_44,
    output tri1 id_45,
    input wire id_46,
    output wor id_47,
    input wor id_48,
    input supply0 id_49,
    output wand id_50,
    input wor id_51,
    input tri1 id_52
);
  assign id_14 = 1 ? {1, 1} : (id_51);
  module_0 modCall_1 ();
  assign id_27 = 1;
  tri1 id_55 = 1 == id_54;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_15,
      id_17,
      id_18,
      id_20,
      id_21,
      id_23,
      id_25,
      id_29,
      id_30,
      id_34,
      id_35,
      id_38,
      id_4,
      id_40,
      id_41,
      id_43,
      id_46,
      id_48,
      id_49,
      id_5,
      id_51,
      id_52,
      id_54,
      id_6
  );
endmodule
