The objective of this work is to simulate a processor with a MIPS architecture.
