
Led-Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f8c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800404c  0800404c  0000504c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004128  08004128  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004128  08004128  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004128  08004128  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004128  08004128  00005128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800412c  0800412c  0000512c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004130  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000010  08004140  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08004140  00006228  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000121d3  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e9  00000000  00000000  0001820b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  0001a4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d46  00000000  00000000  0001b5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014817  00000000  00000000  0001c30e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000139f0  00000000  00000000  00030b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000869ba  00000000  00000000  00044515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000caecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e24  00000000  00000000  000caf14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ced38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004034 	.word	0x08004034

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004034 	.word	0x08004034

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f000 fcf5 	bl	8000de6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f84e 	bl	800049c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 fa6a 	bl	80008d8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000404:	f000 f898 	bl	8000538 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000408:	f000 f8fe 	bl	8000608 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800040c:	f000 fa16 	bl	800083c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000410:	f000 f938 	bl	8000684 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000414:	f000 f992 	bl	800073c <MX_TIM3_Init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN 2 */

  // Set ARR for 1 kHz PWM
  __HAL_TIM_SET_AUTORELOAD(&htim3, 47999);
 8000418:	4b11      	ldr	r3, [pc, #68]	@ (8000460 <main+0x6c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a11      	ldr	r2, [pc, #68]	@ (8000464 <main+0x70>)
 800041e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000420:	4b0f      	ldr	r3, [pc, #60]	@ (8000460 <main+0x6c>)
 8000422:	4a10      	ldr	r2, [pc, #64]	@ (8000464 <main+0x70>)
 8000424:	60da      	str	r2, [r3, #12]
//  // Set 50% duty cycle â†’ CCR1 = ARR/2
//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);
//

  // Start PWM output
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000426:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <main+0x6c>)
 8000428:	2100      	movs	r1, #0
 800042a:	0018      	movs	r0, r3
 800042c:	f002 f9d6 	bl	80027dc <HAL_TIM_PWM_Start>
//      }

  while (1)
  {
      // Set duty cycle
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 8000430:	4b0b      	ldr	r3, [pc, #44]	@ (8000460 <main+0x6c>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a0c      	ldr	r2, [pc, #48]	@ (8000468 <main+0x74>)
 8000436:	6812      	ldr	r2, [r2, #0]
 8000438:	635a      	str	r2, [r3, #52]	@ 0x34

      // Increase duty
      duty++;
 800043a:	4b0b      	ldr	r3, [pc, #44]	@ (8000468 <main+0x74>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	1c5a      	adds	r2, r3, #1
 8000440:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <main+0x74>)
 8000442:	601a      	str	r2, [r3, #0]

      // Reset when reaching 30%
      if (duty > duty_max)
 8000444:	4b08      	ldr	r3, [pc, #32]	@ (8000468 <main+0x74>)
 8000446:	681a      	ldr	r2, [r3, #0]
 8000448:	4b08      	ldr	r3, [pc, #32]	@ (800046c <main+0x78>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	429a      	cmp	r2, r3
 800044e:	d902      	bls.n	8000456 <main+0x62>
          duty = 0;
 8000450:	4b05      	ldr	r3, [pc, #20]	@ (8000468 <main+0x74>)
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
      delay(100);
 8000456:	2064      	movs	r0, #100	@ 0x64
 8000458:	f000 f80a 	bl	8000470 <delay>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 800045c:	e7e8      	b.n	8000430 <main+0x3c>
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	20000140 	.word	0x20000140
 8000464:	0000bb7f 	.word	0x0000bb7f
 8000468:	20000220 	.word	0x20000220
 800046c:	20000000 	.word	0x20000000

08000470 <delay>:

      /* USER CODE END 3 */
    }

 void delay (int x)
    {
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
      volatile int i,j;
      for (i=0 ; i < x ; i++)
 8000478:	2300      	movs	r3, #0
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	e005      	b.n	800048a <delay+0x1a>
      {
         j++;
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	3301      	adds	r3, #1
 8000482:	60bb      	str	r3, [r7, #8]
      for (i=0 ; i < x ; i++)
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	3301      	adds	r3, #1
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	429a      	cmp	r2, r3
 8000490:	dcf5      	bgt.n	800047e <delay+0xe>
      }
      return;
 8000492:	46c0      	nop			@ (mov r8, r8)
    }
 8000494:	46bd      	mov	sp, r7
 8000496:	b004      	add	sp, #16
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b08d      	sub	sp, #52	@ 0x34
 80004a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a2:	2414      	movs	r4, #20
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	0018      	movs	r0, r3
 80004a8:	231c      	movs	r3, #28
 80004aa:	001a      	movs	r2, r3
 80004ac:	2100      	movs	r1, #0
 80004ae:	f003 fd95 	bl	8003fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b2:	003b      	movs	r3, r7
 80004b4:	0018      	movs	r0, r3
 80004b6:	2314      	movs	r3, #20
 80004b8:	001a      	movs	r2, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	f003 fd8e 	bl	8003fdc <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80004c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000534 <SystemClock_Config+0x98>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2207      	movs	r2, #7
 80004c6:	4393      	bics	r3, r2
 80004c8:	001a      	movs	r2, r3
 80004ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000534 <SystemClock_Config+0x98>)
 80004cc:	2101      	movs	r1, #1
 80004ce:	430a      	orrs	r2, r1
 80004d0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	2202      	movs	r2, #2
 80004d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	0052      	lsls	r2, r2, #1
 80004de:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004e0:	193b      	adds	r3, r7, r4
 80004e2:	2200      	movs	r2, #0
 80004e4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	2240      	movs	r2, #64	@ 0x40
 80004ea:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	0018      	movs	r0, r3
 80004f0:	f001 fbbc 	bl	8001c6c <HAL_RCC_OscConfig>
 80004f4:	1e03      	subs	r3, r0, #0
 80004f6:	d001      	beq.n	80004fc <SystemClock_Config+0x60>
  {
    Error_Handler();
 80004f8:	f000 fa66 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004fc:	003b      	movs	r3, r7
 80004fe:	2207      	movs	r2, #7
 8000500:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000502:	003b      	movs	r3, r7
 8000504:	2200      	movs	r2, #0
 8000506:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000508:	003b      	movs	r3, r7
 800050a:	2200      	movs	r2, #0
 800050c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800050e:	003b      	movs	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000514:	003b      	movs	r3, r7
 8000516:	2200      	movs	r2, #0
 8000518:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800051a:	003b      	movs	r3, r7
 800051c:	2101      	movs	r1, #1
 800051e:	0018      	movs	r0, r3
 8000520:	f001 fd88 	bl	8002034 <HAL_RCC_ClockConfig>
 8000524:	1e03      	subs	r3, r0, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000528:	f000 fa4e 	bl	80009c8 <Error_Handler>
  }
}
 800052c:	46c0      	nop			@ (mov r8, r8)
 800052e:	46bd      	mov	sp, r7
 8000530:	b00d      	add	sp, #52	@ 0x34
 8000532:	bd90      	pop	{r4, r7, pc}
 8000534:	40022000 	.word	0x40022000

08000538 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	0018      	movs	r0, r3
 8000542:	230c      	movs	r3, #12
 8000544:	001a      	movs	r2, r3
 8000546:	2100      	movs	r1, #0
 8000548:	f003 fd48 	bl	8003fdc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800054c:	4b2b      	ldr	r3, [pc, #172]	@ (80005fc <MX_ADC1_Init+0xc4>)
 800054e:	4a2c      	ldr	r2, [pc, #176]	@ (8000600 <MX_ADC1_Init+0xc8>)
 8000550:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000552:	4b2a      	ldr	r3, [pc, #168]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000554:	2280      	movs	r2, #128	@ 0x80
 8000556:	05d2      	lsls	r2, r2, #23
 8000558:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800055a:	4b28      	ldr	r3, [pc, #160]	@ (80005fc <MX_ADC1_Init+0xc4>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000560:	4b26      	ldr	r3, [pc, #152]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000566:	4b25      	ldr	r3, [pc, #148]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000568:	2280      	movs	r2, #128	@ 0x80
 800056a:	0612      	lsls	r2, r2, #24
 800056c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800056e:	4b23      	ldr	r3, [pc, #140]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000570:	2204      	movs	r2, #4
 8000572:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000574:	4b21      	ldr	r3, [pc, #132]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000576:	2200      	movs	r2, #0
 8000578:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800057a:	4b20      	ldr	r3, [pc, #128]	@ (80005fc <MX_ADC1_Init+0xc4>)
 800057c:	2200      	movs	r2, #0
 800057e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000580:	4b1e      	ldr	r3, [pc, #120]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000582:	2200      	movs	r2, #0
 8000584:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000586:	4b1d      	ldr	r3, [pc, #116]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000588:	2201      	movs	r2, #1
 800058a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800058c:	4b1b      	ldr	r3, [pc, #108]	@ (80005fc <MX_ADC1_Init+0xc4>)
 800058e:	2220      	movs	r2, #32
 8000590:	2100      	movs	r1, #0
 8000592:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000594:	4b19      	ldr	r3, [pc, #100]	@ (80005fc <MX_ADC1_Init+0xc4>)
 8000596:	2200      	movs	r2, #0
 8000598:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800059a:	4b18      	ldr	r3, [pc, #96]	@ (80005fc <MX_ADC1_Init+0xc4>)
 800059c:	2200      	movs	r2, #0
 800059e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005a0:	4b16      	ldr	r3, [pc, #88]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005a2:	222c      	movs	r2, #44	@ 0x2c
 80005a4:	2100      	movs	r1, #0
 80005a6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005a8:	4b14      	ldr	r3, [pc, #80]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80005ae:	4b13      	ldr	r3, [pc, #76]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005b4:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005b6:	223c      	movs	r2, #60	@ 0x3c
 80005b8:	2100      	movs	r1, #0
 80005ba:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005be:	2200      	movs	r2, #0
 80005c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005c2:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f000 fd99 	bl	80010fc <HAL_ADC_Init>
 80005ca:	1e03      	subs	r3, r0, #0
 80005cc:	d001      	beq.n	80005d2 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80005ce:	f000 f9fb 	bl	80009c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000604 <MX_ADC1_Init+0xcc>)
 80005d6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2201      	movs	r2, #1
 80005dc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005de:	1d3a      	adds	r2, r7, #4
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <MX_ADC1_Init+0xc4>)
 80005e2:	0011      	movs	r1, r2
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 ff2f 	bl	8001448 <HAL_ADC_ConfigChannel>
 80005ea:	1e03      	subs	r3, r0, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80005ee:	f000 f9eb 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b004      	add	sp, #16
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	2000002c 	.word	0x2000002c
 8000600:	40012400 	.word	0x40012400
 8000604:	20000100 	.word	0x20000100

08000608 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <MX_SPI1_Init+0x74>)
 800060e:	4a1c      	ldr	r2, [pc, #112]	@ (8000680 <MX_SPI1_Init+0x78>)
 8000610:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_SPI1_Init+0x74>)
 8000614:	2282      	movs	r2, #130	@ 0x82
 8000616:	0052      	lsls	r2, r2, #1
 8000618:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800061a:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_SPI1_Init+0x74>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000620:	4b16      	ldr	r3, [pc, #88]	@ (800067c <MX_SPI1_Init+0x74>)
 8000622:	22e0      	movs	r2, #224	@ 0xe0
 8000624:	00d2      	lsls	r2, r2, #3
 8000626:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000628:	4b14      	ldr	r3, [pc, #80]	@ (800067c <MX_SPI1_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800062e:	4b13      	ldr	r3, [pc, #76]	@ (800067c <MX_SPI1_Init+0x74>)
 8000630:	2200      	movs	r2, #0
 8000632:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <MX_SPI1_Init+0x74>)
 8000636:	2280      	movs	r2, #128	@ 0x80
 8000638:	02d2      	lsls	r2, r2, #11
 800063a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800063c:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <MX_SPI1_Init+0x74>)
 800063e:	2210      	movs	r2, #16
 8000640:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000642:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <MX_SPI1_Init+0x74>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <MX_SPI1_Init+0x74>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800064e:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <MX_SPI1_Init+0x74>)
 8000650:	2200      	movs	r2, #0
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000654:	4b09      	ldr	r3, [pc, #36]	@ (800067c <MX_SPI1_Init+0x74>)
 8000656:	2207      	movs	r2, #7
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <MX_SPI1_Init+0x74>)
 800065c:	2200      	movs	r2, #0
 800065e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <MX_SPI1_Init+0x74>)
 8000662:	2208      	movs	r2, #8
 8000664:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000666:	4b05      	ldr	r3, [pc, #20]	@ (800067c <MX_SPI1_Init+0x74>)
 8000668:	0018      	movs	r0, r3
 800066a:	f001 ff47 	bl	80024fc <HAL_SPI_Init>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000672:	f000 f9a9 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000090 	.word	0x20000090
 8000680:	40013000 	.word	0x40013000

08000684 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800068a:	2310      	movs	r3, #16
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	0018      	movs	r0, r3
 8000690:	2310      	movs	r3, #16
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f003 fca1 	bl	8003fdc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	0018      	movs	r0, r3
 800069e:	230c      	movs	r3, #12
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f003 fc9a 	bl	8003fdc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006a8:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006aa:	4a22      	ldr	r2, [pc, #136]	@ (8000734 <MX_TIM1_Init+0xb0>)
 80006ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80006ae:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <MX_TIM1_Init+0xb4>)
 80006be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006cc:	4b18      	ldr	r3, [pc, #96]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006d2:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f001 ffc9 	bl	800266c <HAL_TIM_Base_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80006de:	f000 f973 	bl	80009c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006e2:	2110      	movs	r1, #16
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	2280      	movs	r2, #128	@ 0x80
 80006e8:	0152      	lsls	r2, r2, #5
 80006ea:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006ec:	187a      	adds	r2, r7, r1
 80006ee:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <MX_TIM1_Init+0xac>)
 80006f0:	0011      	movs	r1, r2
 80006f2:	0018      	movs	r0, r3
 80006f4:	f002 fa4a 	bl	8002b8c <HAL_TIM_ConfigClockSource>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80006fc:	f000 f964 	bl	80009c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000712:	1d3a      	adds	r2, r7, #4
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <MX_TIM1_Init+0xac>)
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f002 fedb 	bl	80034d4 <HAL_TIMEx_MasterConfigSynchronization>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8000722:	f000 f951 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b008      	add	sp, #32
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			@ (mov r8, r8)
 8000730:	200000f4 	.word	0x200000f4
 8000734:	40012c00 	.word	0x40012c00
 8000738:	0000ffff 	.word	0x0000ffff

0800073c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08e      	sub	sp, #56	@ 0x38
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000742:	2328      	movs	r3, #40	@ 0x28
 8000744:	18fb      	adds	r3, r7, r3
 8000746:	0018      	movs	r0, r3
 8000748:	2310      	movs	r3, #16
 800074a:	001a      	movs	r2, r3
 800074c:	2100      	movs	r1, #0
 800074e:	f003 fc45 	bl	8003fdc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000752:	231c      	movs	r3, #28
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	0018      	movs	r0, r3
 8000758:	230c      	movs	r3, #12
 800075a:	001a      	movs	r2, r3
 800075c:	2100      	movs	r1, #0
 800075e:	f003 fc3d 	bl	8003fdc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000762:	003b      	movs	r3, r7
 8000764:	0018      	movs	r0, r3
 8000766:	231c      	movs	r3, #28
 8000768:	001a      	movs	r2, r3
 800076a:	2100      	movs	r1, #0
 800076c:	f003 fc36 	bl	8003fdc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000770:	4b2f      	ldr	r3, [pc, #188]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000772:	4a30      	ldr	r2, [pc, #192]	@ (8000834 <MX_TIM3_Init+0xf8>)
 8000774:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000776:	4b2e      	ldr	r3, [pc, #184]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000778:	2200      	movs	r2, #0
 800077a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800077c:	4b2c      	ldr	r3, [pc, #176]	@ (8000830 <MX_TIM3_Init+0xf4>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 11999;
 8000782:	4b2b      	ldr	r3, [pc, #172]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000784:	4a2c      	ldr	r2, [pc, #176]	@ (8000838 <MX_TIM3_Init+0xfc>)
 8000786:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000788:	4b29      	ldr	r3, [pc, #164]	@ (8000830 <MX_TIM3_Init+0xf4>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800078e:	4b28      	ldr	r3, [pc, #160]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000794:	4b26      	ldr	r3, [pc, #152]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000796:	0018      	movs	r0, r3
 8000798:	f001 ff68 	bl	800266c <HAL_TIM_Base_Init>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80007a0:	f000 f912 	bl	80009c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007a4:	2128      	movs	r1, #40	@ 0x28
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2280      	movs	r2, #128	@ 0x80
 80007aa:	0152      	lsls	r2, r2, #5
 80007ac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007ae:	187a      	adds	r2, r7, r1
 80007b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000830 <MX_TIM3_Init+0xf4>)
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f002 f9e9 	bl	8002b8c <HAL_TIM_ConfigClockSource>
 80007ba:	1e03      	subs	r3, r0, #0
 80007bc:	d001      	beq.n	80007c2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80007be:	f000 f903 	bl	80009c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <MX_TIM3_Init+0xf4>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 ffa9 	bl	800271c <HAL_TIM_PWM_Init>
 80007ca:	1e03      	subs	r3, r0, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80007ce:	f000 f8fb 	bl	80009c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d2:	211c      	movs	r1, #28
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007e0:	187a      	adds	r2, r7, r1
 80007e2:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_TIM3_Init+0xf4>)
 80007e4:	0011      	movs	r1, r2
 80007e6:	0018      	movs	r0, r3
 80007e8:	f002 fe74 	bl	80034d4 <HAL_TIMEx_MasterConfigSynchronization>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80007f0:	f000 f8ea 	bl	80009c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007f4:	003b      	movs	r3, r7
 80007f6:	2260      	movs	r2, #96	@ 0x60
 80007f8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007fa:	003b      	movs	r3, r7
 80007fc:	2200      	movs	r2, #0
 80007fe:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000800:	003b      	movs	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000806:	003b      	movs	r3, r7
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800080c:	0039      	movs	r1, r7
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000810:	2200      	movs	r2, #0
 8000812:	0018      	movs	r0, r3
 8000814:	f002 f8ba 	bl	800298c <HAL_TIM_PWM_ConfigChannel>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800081c:	f000 f8d4 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000820:	4b03      	ldr	r3, [pc, #12]	@ (8000830 <MX_TIM3_Init+0xf4>)
 8000822:	0018      	movs	r0, r3
 8000824:	f000 f9f0 	bl	8000c08 <HAL_TIM_MspPostInit>

}
 8000828:	46c0      	nop			@ (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	b00e      	add	sp, #56	@ 0x38
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20000140 	.word	0x20000140
 8000834:	40000400 	.word	0x40000400
 8000838:	00002edf 	.word	0x00002edf

0800083c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000840:	4b23      	ldr	r3, [pc, #140]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000842:	4a24      	ldr	r2, [pc, #144]	@ (80008d4 <MX_USART1_UART_Init+0x98>)
 8000844:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000846:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000848:	22e1      	movs	r2, #225	@ 0xe1
 800084a:	0252      	lsls	r2, r2, #9
 800084c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b20      	ldr	r3, [pc, #128]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b1e      	ldr	r3, [pc, #120]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800085a:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b1a      	ldr	r3, [pc, #104]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000872:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087e:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000880:	2200      	movs	r2, #0
 8000882:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000886:	0018      	movs	r0, r3
 8000888:	f002 fe86 	bl	8003598 <HAL_UART_Init>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000890:	f000 f89a 	bl	80009c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000894:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 8000896:	2100      	movs	r1, #0
 8000898:	0018      	movs	r0, r3
 800089a:	f003 fabf 	bl	8003e1c <HAL_UARTEx_SetTxFifoThreshold>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008a2:	f000 f891 	bl	80009c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a6:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 80008a8:	2100      	movs	r1, #0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f003 faf6 	bl	8003e9c <HAL_UARTEx_SetRxFifoThreshold>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008b4:	f000 f888 	bl	80009c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008b8:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <MX_USART1_UART_Init+0x94>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f003 fa74 	bl	8003da8 <HAL_UARTEx_DisableFifoMode>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008c4:	f000 f880 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	2000018c 	.word	0x2000018c
 80008d4:	40013800 	.word	0x40013800

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b089      	sub	sp, #36	@ 0x24
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	240c      	movs	r4, #12
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	0018      	movs	r0, r3
 80008e4:	2314      	movs	r3, #20
 80008e6:	001a      	movs	r2, r3
 80008e8:	2100      	movs	r1, #0
 80008ea:	f003 fb77 	bl	8003fdc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ee:	4b34      	ldr	r3, [pc, #208]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 80008f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008f2:	4b33      	ldr	r3, [pc, #204]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 80008f4:	2120      	movs	r1, #32
 80008f6:	430a      	orrs	r2, r1
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008fa:	4b31      	ldr	r3, [pc, #196]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 80008fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008fe:	2220      	movs	r2, #32
 8000900:	4013      	ands	r3, r2
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	4b2e      	ldr	r3, [pc, #184]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 8000908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800090a:	4b2d      	ldr	r3, [pc, #180]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 800090c:	2101      	movs	r1, #1
 800090e:	430a      	orrs	r2, r1
 8000910:	635a      	str	r2, [r3, #52]	@ 0x34
 8000912:	4b2b      	ldr	r3, [pc, #172]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 8000914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000916:	2201      	movs	r2, #1
 8000918:	4013      	ands	r3, r2
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	4b28      	ldr	r3, [pc, #160]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 8000920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000922:	4b27      	ldr	r3, [pc, #156]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 8000924:	2102      	movs	r1, #2
 8000926:	430a      	orrs	r2, r1
 8000928:	635a      	str	r2, [r3, #52]	@ 0x34
 800092a:	4b25      	ldr	r3, [pc, #148]	@ (80009c0 <MX_GPIO_Init+0xe8>)
 800092c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800092e:	2202      	movs	r2, #2
 8000930:	4013      	ands	r3, r2
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8000936:	23a0      	movs	r3, #160	@ 0xa0
 8000938:	05db      	lsls	r3, r3, #23
 800093a:	2200      	movs	r2, #0
 800093c:	2104      	movs	r1, #4
 800093e:	0018      	movs	r0, r3
 8000940:	f001 f976 	bl	8001c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000944:	193b      	adds	r3, r7, r4
 8000946:	2204      	movs	r2, #4
 8000948:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	2200      	movs	r2, #0
 800094e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000956:	193b      	adds	r3, r7, r4
 8000958:	4a1a      	ldr	r2, [pc, #104]	@ (80009c4 <MX_GPIO_Init+0xec>)
 800095a:	0019      	movs	r1, r3
 800095c:	0010      	movs	r0, r2
 800095e:	f000 fffd 	bl	800195c <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000962:	193b      	adds	r3, r7, r4
 8000964:	2204      	movs	r2, #4
 8000966:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2201      	movs	r2, #1
 800096c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 800097a:	193a      	adds	r2, r7, r4
 800097c:	23a0      	movs	r3, #160	@ 0xa0
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	0011      	movs	r1, r2
 8000982:	0018      	movs	r0, r3
 8000984:	f000 ffea 	bl	800195c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000988:	0021      	movs	r1, r4
 800098a:	187b      	adds	r3, r7, r1
 800098c:	2208      	movs	r2, #8
 800098e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2202      	movs	r2, #2
 8000994:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2201      	movs	r2, #1
 80009a6:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a8:	187a      	adds	r2, r7, r1
 80009aa:	23a0      	movs	r3, #160	@ 0xa0
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 ffd3 	bl	800195c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b009      	add	sp, #36	@ 0x24
 80009bc:	bd90      	pop	{r4, r7, pc}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	40021000 	.word	0x40021000
 80009c4:	50001400 	.word	0x50001400

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	e7fd      	b.n	80009d0 <Error_Handler+0x8>

080009d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <HAL_MspInit+0x50>)
 80009dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <HAL_MspInit+0x50>)
 80009e0:	2101      	movs	r1, #1
 80009e2:	430a      	orrs	r2, r1
 80009e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <HAL_MspInit+0x50>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ea:	2201      	movs	r2, #1
 80009ec:	4013      	ands	r3, r2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <HAL_MspInit+0x50>)
 80009f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <HAL_MspInit+0x50>)
 80009f8:	2180      	movs	r1, #128	@ 0x80
 80009fa:	0549      	lsls	r1, r1, #21
 80009fc:	430a      	orrs	r2, r1
 80009fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a00:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <HAL_MspInit+0x50>)
 8000a02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a04:	2380      	movs	r3, #128	@ 0x80
 8000a06:	055b      	lsls	r3, r3, #21
 8000a08:	4013      	ands	r3, r2
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8000a0e:	2008      	movs	r0, #8
 8000a10:	f000 fa66 	bl	8000ee0 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8000a14:	2010      	movs	r0, #16
 8000a16:	f000 fa63 	bl	8000ee0 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b002      	add	sp, #8
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	40021000 	.word	0x40021000

08000a28 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b091      	sub	sp, #68	@ 0x44
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	232c      	movs	r3, #44	@ 0x2c
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	0018      	movs	r0, r3
 8000a36:	2314      	movs	r3, #20
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f003 face 	bl	8003fdc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a40:	2410      	movs	r4, #16
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	0018      	movs	r0, r3
 8000a46:	231c      	movs	r3, #28
 8000a48:	001a      	movs	r2, r3
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	f003 fac6 	bl	8003fdc <memset>
  if(hadc->Instance==ADC1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a20      	ldr	r2, [pc, #128]	@ (8000ad8 <HAL_ADC_MspInit+0xb0>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d139      	bne.n	8000ace <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	2220      	movs	r2, #32
 8000a5e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f001 fc5b 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d001      	beq.n	8000a76 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8000a72:	f7ff ffa9 	bl	80009c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000a78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a7a:	4b18      	ldr	r3, [pc, #96]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000a7c:	2180      	movs	r1, #128	@ 0x80
 8000a7e:	0349      	lsls	r1, r1, #13
 8000a80:	430a      	orrs	r2, r1
 8000a82:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a84:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000a86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a88:	2380      	movs	r3, #128	@ 0x80
 8000a8a:	035b      	lsls	r3, r3, #13
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000a94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a96:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000a98:	2101      	movs	r1, #1
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_ADC_MspInit+0xb4>)
 8000aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Pin;
 8000aaa:	212c      	movs	r1, #44	@ 0x2c
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2280      	movs	r2, #128	@ 0x80
 8000ab0:	0052      	lsls	r2, r2, #1
 8000ab2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Joystick_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	187a      	adds	r2, r7, r1
 8000ac2:	23a0      	movs	r3, #160	@ 0xa0
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	0011      	movs	r1, r2
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f000 ff47 	bl	800195c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b011      	add	sp, #68	@ 0x44
 8000ad4:	bd90      	pop	{r4, r7, pc}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	40012400 	.word	0x40012400
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b091      	sub	sp, #68	@ 0x44
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	232c      	movs	r3, #44	@ 0x2c
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	0018      	movs	r0, r3
 8000aee:	2314      	movs	r3, #20
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f003 fa72 	bl	8003fdc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af8:	2410      	movs	r4, #16
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	0018      	movs	r0, r3
 8000afe:	231c      	movs	r3, #28
 8000b00:	001a      	movs	r2, r3
 8000b02:	2100      	movs	r1, #0
 8000b04:	f003 fa6a 	bl	8003fdc <memset>
  if(hspi->Instance==SPI1)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a22      	ldr	r2, [pc, #136]	@ (8000b98 <HAL_SPI_MspInit+0xb8>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d13e      	bne.n	8000b90 <HAL_SPI_MspInit+0xb0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	2204      	movs	r2, #4
 8000b16:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	0018      	movs	r0, r3
 8000b22:	f001 fbff 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d001      	beq.n	8000b2e <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000b2a:	f7ff ff4d 	bl	80009c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b32:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b34:	2180      	movs	r1, #128	@ 0x80
 8000b36:	0149      	lsls	r1, r1, #5
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b3c:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b40:	2380      	movs	r3, #128	@ 0x80
 8000b42:	015b      	lsls	r3, r3, #5
 8000b44:	4013      	ands	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b4e:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b50:	2101      	movs	r1, #1
 8000b52:	430a      	orrs	r2, r1
 8000b54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b56:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <HAL_SPI_MspInit+0xbc>)
 8000b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60bb      	str	r3, [r7, #8]
 8000b60:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b62:	212c      	movs	r1, #44	@ 0x2c
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	22f0      	movs	r2, #240	@ 0xf0
 8000b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b82:	187a      	adds	r2, r7, r1
 8000b84:	23a0      	movs	r3, #160	@ 0xa0
 8000b86:	05db      	lsls	r3, r3, #23
 8000b88:	0011      	movs	r1, r2
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 fee6 	bl	800195c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b011      	add	sp, #68	@ 0x44
 8000b96:	bd90      	pop	{r4, r7, pc}
 8000b98:	40013000 	.word	0x40013000
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a13      	ldr	r2, [pc, #76]	@ (8000bfc <HAL_TIM_Base_MspInit+0x5c>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d10e      	bne.n	8000bd0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000bb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bb6:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000bb8:	2180      	movs	r1, #128	@ 0x80
 8000bba:	0109      	lsls	r1, r1, #4
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000bc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bc4:	2380      	movs	r3, #128	@ 0x80
 8000bc6:	011b      	lsls	r3, r3, #4
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bce:	e010      	b.n	8000bf2 <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM3)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0b      	ldr	r2, [pc, #44]	@ (8000c04 <HAL_TIM_Base_MspInit+0x64>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d10b      	bne.n	8000bf2 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000bdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bde:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000be0:	2102      	movs	r1, #2
 8000be2:	430a      	orrs	r2, r1
 8000be4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_TIM_Base_MspInit+0x60>)
 8000be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bea:	2202      	movs	r2, #2
 8000bec:	4013      	ands	r3, r2
 8000bee:	60bb      	str	r3, [r7, #8]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b004      	add	sp, #16
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	40012c00 	.word	0x40012c00
 8000c00:	40021000 	.word	0x40021000
 8000c04:	40000400 	.word	0x40000400

08000c08 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c08:	b590      	push	{r4, r7, lr}
 8000c0a:	b089      	sub	sp, #36	@ 0x24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c10:	240c      	movs	r4, #12
 8000c12:	193b      	adds	r3, r7, r4
 8000c14:	0018      	movs	r0, r3
 8000c16:	2314      	movs	r3, #20
 8000c18:	001a      	movs	r2, r3
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	f003 f9de 	bl	8003fdc <memset>
  if(htim->Instance==TIM3)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <HAL_TIM_MspPostInit+0x70>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d121      	bne.n	8000c6e <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2a:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <HAL_TIM_MspPostInit+0x74>)
 8000c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c2e:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <HAL_TIM_MspPostInit+0x74>)
 8000c30:	2102      	movs	r1, #2
 8000c32:	430a      	orrs	r2, r1
 8000c34:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c36:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <HAL_TIM_MspPostInit+0x74>)
 8000c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c42:	0021      	movs	r1, r4
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	2240      	movs	r2, #64	@ 0x40
 8000c48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM3;
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	220c      	movs	r2, #12
 8000c60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <HAL_TIM_MspPostInit+0x78>)
 8000c66:	0019      	movs	r1, r3
 8000c68:	0010      	movs	r0, r2
 8000c6a:	f000 fe77 	bl	800195c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b009      	add	sp, #36	@ 0x24
 8000c74:	bd90      	pop	{r4, r7, pc}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	40000400 	.word	0x40000400
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	50000400 	.word	0x50000400

08000c84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c84:	b590      	push	{r4, r7, lr}
 8000c86:	b091      	sub	sp, #68	@ 0x44
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	232c      	movs	r3, #44	@ 0x2c
 8000c8e:	18fb      	adds	r3, r7, r3
 8000c90:	0018      	movs	r0, r3
 8000c92:	2314      	movs	r3, #20
 8000c94:	001a      	movs	r2, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	f003 f9a0 	bl	8003fdc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c9c:	2410      	movs	r4, #16
 8000c9e:	193b      	adds	r3, r7, r4
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	231c      	movs	r3, #28
 8000ca4:	001a      	movs	r2, r3
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	f003 f998 	bl	8003fdc <memset>
  if(huart->Instance==USART1)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a23      	ldr	r2, [pc, #140]	@ (8000d40 <HAL_UART_MspInit+0xbc>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d13f      	bne.n	8000d36 <HAL_UART_MspInit+0xb2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	2201      	movs	r2, #1
 8000cba:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000cbc:	193b      	adds	r3, r7, r4
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f001 fb2d 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
 8000cca:	1e03      	subs	r3, r0, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000cce:	f7ff fe7b 	bl	80009c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000cd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	01c9      	lsls	r1, r1, #7
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ce0:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000ce2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ce4:	2380      	movs	r3, #128	@ 0x80
 8000ce6:	01db      	lsls	r3, r3, #7
 8000ce8:	4013      	ands	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000cf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cf2:	4b14      	ldr	r3, [pc, #80]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <HAL_UART_MspInit+0xc0>)
 8000cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4013      	ands	r3, r2
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9 [PA11]     ------> USART1_TX
    PA10 [PA12]     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d06:	212c      	movs	r1, #44	@ 0x2c
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	22c0      	movs	r2, #192	@ 0xc0
 8000d0c:	00d2      	lsls	r2, r2, #3
 8000d0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2202      	movs	r2, #2
 8000d14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2201      	movs	r2, #1
 8000d26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d28:	187a      	adds	r2, r7, r1
 8000d2a:	23a0      	movs	r3, #160	@ 0xa0
 8000d2c:	05db      	lsls	r3, r3, #23
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f000 fe13 	bl	800195c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b011      	add	sp, #68	@ 0x44
 8000d3c:	bd90      	pop	{r4, r7, pc}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	40013800 	.word	0x40013800
 8000d44:	40021000 	.word	0x40021000

08000d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	e7fd      	b.n	8000d4c <NMI_Handler+0x4>

08000d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d54:	46c0      	nop			@ (mov r8, r8)
 8000d56:	e7fd      	b.n	8000d54 <HardFault_Handler+0x4>

08000d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d5c:	46c0      	nop			@ (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d66:	46c0      	nop			@ (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d70:	f000 f89a 	bl	8000ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d74:	46c0      	nop			@ (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d80:	4b03      	ldr	r3, [pc, #12]	@ (8000d90 <SystemInit+0x14>)
 8000d82:	2280      	movs	r2, #128	@ 0x80
 8000d84:	0512      	lsls	r2, r2, #20
 8000d86:	609a      	str	r2, [r3, #8]
#endif
}
 8000d88:	46c0      	nop			@ (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d94:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d96:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d98:	f7ff fff0 	bl	8000d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d9c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d9e:	e003      	b.n	8000da8 <LoopCopyDataInit>

08000da0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000da2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000da4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000da6:	3104      	adds	r1, #4

08000da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000da8:	480a      	ldr	r0, [pc, #40]	@ (8000dd4 <LoopForever+0xa>)
  ldr r3, =_edata
 8000daa:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <LoopForever+0xe>)
  adds r2, r0, r1
 8000dac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000dae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000db0:	d3f6      	bcc.n	8000da0 <CopyDataInit>
  ldr r2, =_sbss
 8000db2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <LoopForever+0x12>)
  b LoopFillZerobss
 8000db4:	e002      	b.n	8000dbc <LoopFillZerobss>

08000db6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  str  r3, [r2]
 8000db8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dba:	3204      	adds	r2, #4

08000dbc <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <LoopForever+0x16>)
  cmp r2, r3
 8000dbe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000dc0:	d3f9      	bcc.n	8000db6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000dc2:	f003 f913 	bl	8003fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dc6:	f7ff fb15 	bl	80003f4 <main>

08000dca <LoopForever>:

LoopForever:
    b LoopForever
 8000dca:	e7fe      	b.n	8000dca <LoopForever>
  ldr   r0, =_estack
 8000dcc:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000dd0:	08004130 	.word	0x08004130
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000dd8:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000ddc:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000de0:	20000228 	.word	0x20000228

08000de4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC1_IRQHandler>

08000de6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dec:	1dfb      	adds	r3, r7, #7
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df2:	2003      	movs	r0, #3
 8000df4:	f000 f80e 	bl	8000e14 <HAL_InitTick>
 8000df8:	1e03      	subs	r3, r0, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	2201      	movs	r2, #1
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	e001      	b.n	8000e08 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e04:	f7ff fde6 	bl	80009d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e08:	1dfb      	adds	r3, r7, #7
 8000e0a:	781b      	ldrb	r3, [r3, #0]
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b002      	add	sp, #8
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	18fb      	adds	r3, r7, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000e24:	4b1d      	ldr	r3, [pc, #116]	@ (8000e9c <HAL_InitTick+0x88>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d02b      	beq.n	8000e84 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <HAL_InitTick+0x8c>)
 8000e2e:	681c      	ldr	r4, [r3, #0]
 8000e30:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <HAL_InitTick+0x88>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	0019      	movs	r1, r3
 8000e36:	23fa      	movs	r3, #250	@ 0xfa
 8000e38:	0098      	lsls	r0, r3, #2
 8000e3a:	f7ff f965 	bl	8000108 <__udivsi3>
 8000e3e:	0003      	movs	r3, r0
 8000e40:	0019      	movs	r1, r3
 8000e42:	0020      	movs	r0, r4
 8000e44:	f7ff f960 	bl	8000108 <__udivsi3>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 fd79 	bl	8001942 <HAL_SYSTICK_Config>
 8000e50:	1e03      	subs	r3, r0, #0
 8000e52:	d112      	bne.n	8000e7a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d80a      	bhi.n	8000e70 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	425b      	negs	r3, r3
 8000e60:	2200      	movs	r2, #0
 8000e62:	0018      	movs	r0, r3
 8000e64:	f000 fd58 	bl	8001918 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea4 <HAL_InitTick+0x90>)
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e00d      	b.n	8000e8c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e70:	230f      	movs	r3, #15
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2201      	movs	r2, #1
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e008      	b.n	8000e8c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	2201      	movs	r2, #1
 8000e80:	701a      	strb	r2, [r3, #0]
 8000e82:	e003      	b.n	8000e8c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e84:	230f      	movs	r3, #15
 8000e86:	18fb      	adds	r3, r7, r3
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e8c:	230f      	movs	r3, #15
 8000e8e:	18fb      	adds	r3, r7, r3
 8000e90:	781b      	ldrb	r3, [r3, #0]
}
 8000e92:	0018      	movs	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b005      	add	sp, #20
 8000e98:	bd90      	pop	{r4, r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	2000000c 	.word	0x2000000c
 8000ea0:	20000004 	.word	0x20000004
 8000ea4:	20000008 	.word	0x20000008

08000ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000eac:	4b05      	ldr	r3, [pc, #20]	@ (8000ec4 <HAL_IncTick+0x1c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_IncTick+0x20>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	18d2      	adds	r2, r2, r3
 8000eb8:	4b03      	ldr	r3, [pc, #12]	@ (8000ec8 <HAL_IncTick+0x20>)
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	2000000c 	.word	0x2000000c
 8000ec8:	20000224 	.word	0x20000224

08000ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed0:	4b02      	ldr	r3, [pc, #8]	@ (8000edc <HAL_GetTick+0x10>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			@ (mov r8, r8)
 8000edc:	20000224 	.word	0x20000224

08000ee0 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <HAL_SYSCFG_EnableRemap+0x1c>)
 8000eea:	6819      	ldr	r1, [r3, #0]
 8000eec:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <HAL_SYSCFG_EnableRemap+0x1c>)
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]
}
 8000ef4:	46c0      	nop			@ (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b002      	add	sp, #8
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40010000 	.word	0x40010000

08000f00 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a05      	ldr	r2, [pc, #20]	@ (8000f24 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000f10:	401a      	ands	r2, r3
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	431a      	orrs	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	601a      	str	r2, [r3, #0]
}
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	ff3fffff 	.word	0xff3fffff

08000f28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	23c0      	movs	r3, #192	@ 0xc0
 8000f36:	041b      	lsls	r3, r3, #16
 8000f38:	4013      	ands	r3, r2
}
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b002      	add	sp, #8
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b084      	sub	sp, #16
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	60f8      	str	r0, [r7, #12]
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	2104      	movs	r1, #4
 8000f56:	400a      	ands	r2, r1
 8000f58:	2107      	movs	r1, #7
 8000f5a:	4091      	lsls	r1, r2
 8000f5c:	000a      	movs	r2, r1
 8000f5e:	43d2      	mvns	r2, r2
 8000f60:	401a      	ands	r2, r3
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	2104      	movs	r1, #4
 8000f66:	400b      	ands	r3, r1
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	4099      	lsls	r1, r3
 8000f6c:	000b      	movs	r3, r1
 8000f6e:	431a      	orrs	r2, r3
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b004      	add	sp, #16
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	2104      	movs	r1, #4
 8000f8e:	400a      	ands	r2, r1
 8000f90:	2107      	movs	r1, #7
 8000f92:	4091      	lsls	r1, r2
 8000f94:	000a      	movs	r2, r1
 8000f96:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f9e:	40da      	lsrs	r2, r3
 8000fa0:	0013      	movs	r3, r2
}
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	b002      	add	sp, #8
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b084      	sub	sp, #16
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fba:	68ba      	ldr	r2, [r7, #8]
 8000fbc:	211f      	movs	r1, #31
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	210f      	movs	r1, #15
 8000fc2:	4091      	lsls	r1, r2
 8000fc4:	000a      	movs	r2, r1
 8000fc6:	43d2      	mvns	r2, r2
 8000fc8:	401a      	ands	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	0e9b      	lsrs	r3, r3, #26
 8000fce:	210f      	movs	r1, #15
 8000fd0:	4019      	ands	r1, r3
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	201f      	movs	r0, #31
 8000fd6:	4003      	ands	r3, r0
 8000fd8:	4099      	lsls	r1, r3
 8000fda:	000b      	movs	r3, r1
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b004      	add	sp, #16
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b082      	sub	sp, #8
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	025b      	lsls	r3, r3, #9
 8000ffc:	0a5b      	lsrs	r3, r3, #9
 8000ffe:	431a      	orrs	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001004:	46c0      	nop			@ (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b002      	add	sp, #8
 800100a:	bd80      	pop	{r7, pc}

0800100c <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800101a:	683a      	ldr	r2, [r7, #0]
 800101c:	0252      	lsls	r2, r2, #9
 800101e:	0a52      	lsrs	r2, r2, #9
 8001020:	43d2      	mvns	r2, r2
 8001022:	401a      	ands	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001028:	46c0      	nop			@ (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	b002      	add	sp, #8
 800102e:	bd80      	pop	{r7, pc}

08001030 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	0212      	lsls	r2, r2, #8
 8001044:	43d2      	mvns	r2, r2
 8001046:	401a      	ands	r2, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	6879      	ldr	r1, [r7, #4]
 800104e:	400b      	ands	r3, r1
 8001050:	4904      	ldr	r1, [pc, #16]	@ (8001064 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001052:	400b      	ands	r3, r1
 8001054:	431a      	orrs	r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b004      	add	sp, #16
 8001060:	bd80      	pop	{r7, pc}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	7fffff00 	.word	0x7fffff00

08001068 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	4a05      	ldr	r2, [pc, #20]	@ (800108c <LL_ADC_EnableInternalRegulator+0x24>)
 8001076:	4013      	ands	r3, r2
 8001078:	2280      	movs	r2, #128	@ 0x80
 800107a:	0552      	lsls	r2, r2, #21
 800107c:	431a      	orrs	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	46bd      	mov	sp, r7
 8001086:	b002      	add	sp, #8
 8001088:	bd80      	pop	{r7, pc}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	6fffffe8 	.word	0x6fffffe8

08001090 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	2380      	movs	r3, #128	@ 0x80
 800109e:	055b      	lsls	r3, r3, #21
 80010a0:	401a      	ands	r2, r3
 80010a2:	2380      	movs	r3, #128	@ 0x80
 80010a4:	055b      	lsls	r3, r3, #21
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d101      	bne.n	80010ae <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	0018      	movs	r0, r3
 80010b2:	46bd      	mov	sp, r7
 80010b4:	b002      	add	sp, #8
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	2201      	movs	r2, #1
 80010c6:	4013      	ands	r3, r2
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d101      	bne.n	80010d0 <LL_ADC_IsEnabled+0x18>
 80010cc:	2301      	movs	r3, #1
 80010ce:	e000      	b.n	80010d2 <LL_ADC_IsEnabled+0x1a>
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}

080010da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	2204      	movs	r2, #4
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d101      	bne.n	80010f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b002      	add	sp, #8
 80010fa:	bd80      	pop	{r7, pc}

080010fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001104:	231f      	movs	r3, #31
 8001106:	18fb      	adds	r3, r7, r3
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d101      	bne.n	8001122 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e17e      	b.n	8001420 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10a      	bne.n	8001140 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	0018      	movs	r0, r3
 800112e:	f7ff fc7b 	bl	8000a28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2254      	movs	r2, #84	@ 0x54
 800113c:	2100      	movs	r1, #0
 800113e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	0018      	movs	r0, r3
 8001146:	f7ff ffa3 	bl	8001090 <LL_ADC_IsInternalRegulatorEnabled>
 800114a:	1e03      	subs	r3, r0, #0
 800114c:	d114      	bne.n	8001178 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	0018      	movs	r0, r3
 8001154:	f7ff ff88 	bl	8001068 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001158:	4bb3      	ldr	r3, [pc, #716]	@ (8001428 <HAL_ADC_Init+0x32c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	49b3      	ldr	r1, [pc, #716]	@ (800142c <HAL_ADC_Init+0x330>)
 800115e:	0018      	movs	r0, r3
 8001160:	f7fe ffd2 	bl	8000108 <__udivsi3>
 8001164:	0003      	movs	r3, r0
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800116a:	e002      	b.n	8001172 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3b01      	subs	r3, #1
 8001170:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1f9      	bne.n	800116c <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	0018      	movs	r0, r3
 800117e:	f7ff ff87 	bl	8001090 <LL_ADC_IsInternalRegulatorEnabled>
 8001182:	1e03      	subs	r3, r0, #0
 8001184:	d10f      	bne.n	80011a6 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118a:	2210      	movs	r2, #16
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001196:	2201      	movs	r2, #1
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800119e:	231f      	movs	r3, #31
 80011a0:	18fb      	adds	r3, r7, r3
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff ff95 	bl	80010da <LL_ADC_REG_IsConversionOngoing>
 80011b0:	0003      	movs	r3, r0
 80011b2:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b8:	2210      	movs	r2, #16
 80011ba:	4013      	ands	r3, r2
 80011bc:	d000      	beq.n	80011c0 <HAL_ADC_Init+0xc4>
 80011be:	e122      	b.n	8001406 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d000      	beq.n	80011c8 <HAL_ADC_Init+0xcc>
 80011c6:	e11e      	b.n	8001406 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011cc:	4a98      	ldr	r2, [pc, #608]	@ (8001430 <HAL_ADC_Init+0x334>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	2202      	movs	r2, #2
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff ff6b 	bl	80010b8 <LL_ADC_IsEnabled>
 80011e2:	1e03      	subs	r3, r0, #0
 80011e4:	d000      	beq.n	80011e8 <HAL_ADC_Init+0xec>
 80011e6:	e0ad      	b.n	8001344 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7e1b      	ldrb	r3, [r3, #24]
 80011f0:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80011f2:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7e5b      	ldrb	r3, [r3, #25]
 80011f8:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011fa:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7e9b      	ldrb	r3, [r3, #26]
 8001200:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001202:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <HAL_ADC_Init+0x116>
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	015b      	lsls	r3, r3, #5
 8001210:	e000      	b.n	8001214 <HAL_ADC_Init+0x118>
 8001212:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001214:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800121a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	691b      	ldr	r3, [r3, #16]
 8001220:	2b00      	cmp	r3, #0
 8001222:	da04      	bge.n	800122e <HAL_ADC_Init+0x132>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	085b      	lsrs	r3, r3, #1
 800122c:	e001      	b.n	8001232 <HAL_ADC_Init+0x136>
 800122e:	2380      	movs	r3, #128	@ 0x80
 8001230:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001232:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	212c      	movs	r1, #44	@ 0x2c
 8001238:	5c5b      	ldrb	r3, [r3, r1]
 800123a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800123c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2220      	movs	r2, #32
 8001248:	5c9b      	ldrb	r3, [r3, r2]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d115      	bne.n	800127a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	7e9b      	ldrb	r3, [r3, #26]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d105      	bne.n	8001262 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	2280      	movs	r2, #128	@ 0x80
 800125a:	0252      	lsls	r2, r2, #9
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
 8001260:	e00b      	b.n	800127a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001266:	2220      	movs	r2, #32
 8001268:	431a      	orrs	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001272:	2201      	movs	r2, #1
 8001274:	431a      	orrs	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00a      	beq.n	8001298 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001286:	23e0      	movs	r3, #224	@ 0xe0
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001290:	4313      	orrs	r3, r2
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4313      	orrs	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	4a65      	ldr	r2, [pc, #404]	@ (8001434 <HAL_ADC_Init+0x338>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	0019      	movs	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	430a      	orrs	r2, r1
 80012ac:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	0f9b      	lsrs	r3, r3, #30
 80012b4:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ba:	4313      	orrs	r3, r2
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	4313      	orrs	r3, r2
 80012c0:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	223c      	movs	r2, #60	@ 0x3c
 80012c6:	5c9b      	ldrb	r3, [r3, r2]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d111      	bne.n	80012f0 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	0f9b      	lsrs	r3, r3, #30
 80012d2:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012d8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80012de:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80012e4:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	2201      	movs	r2, #1
 80012ec:	4313      	orrs	r3, r2
 80012ee:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	4a50      	ldr	r2, [pc, #320]	@ (8001438 <HAL_ADC_Init+0x33c>)
 80012f8:	4013      	ands	r3, r2
 80012fa:	0019      	movs	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	697a      	ldr	r2, [r7, #20]
 8001302:	430a      	orrs	r2, r1
 8001304:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	23c0      	movs	r3, #192	@ 0xc0
 800130c:	061b      	lsls	r3, r3, #24
 800130e:	429a      	cmp	r2, r3
 8001310:	d018      	beq.n	8001344 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001316:	2380      	movs	r3, #128	@ 0x80
 8001318:	05db      	lsls	r3, r3, #23
 800131a:	429a      	cmp	r2, r3
 800131c:	d012      	beq.n	8001344 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001322:	2380      	movs	r3, #128	@ 0x80
 8001324:	061b      	lsls	r3, r3, #24
 8001326:	429a      	cmp	r2, r3
 8001328:	d00c      	beq.n	8001344 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800132a:	4b44      	ldr	r3, [pc, #272]	@ (800143c <HAL_ADC_Init+0x340>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a44      	ldr	r2, [pc, #272]	@ (8001440 <HAL_ADC_Init+0x344>)
 8001330:	4013      	ands	r3, r2
 8001332:	0019      	movs	r1, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	23f0      	movs	r3, #240	@ 0xf0
 800133a:	039b      	lsls	r3, r3, #14
 800133c:	401a      	ands	r2, r3
 800133e:	4b3f      	ldr	r3, [pc, #252]	@ (800143c <HAL_ADC_Init+0x340>)
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6818      	ldr	r0, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800134c:	001a      	movs	r2, r3
 800134e:	2100      	movs	r1, #0
 8001350:	f7ff fdf7 	bl	8000f42 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800135c:	4939      	ldr	r1, [pc, #228]	@ (8001444 <HAL_ADC_Init+0x348>)
 800135e:	001a      	movs	r2, r3
 8001360:	f7ff fdef 	bl	8000f42 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	691b      	ldr	r3, [r3, #16]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d109      	bne.n	8001380 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2110      	movs	r1, #16
 8001378:	4249      	negs	r1, r1
 800137a:	430a      	orrs	r2, r1
 800137c:	629a      	str	r2, [r3, #40]	@ 0x28
 800137e:	e018      	b.n	80013b2 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691a      	ldr	r2, [r3, #16]
 8001384:	2380      	movs	r3, #128	@ 0x80
 8001386:	039b      	lsls	r3, r3, #14
 8001388:	429a      	cmp	r2, r3
 800138a:	d112      	bne.n	80013b2 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	3b01      	subs	r3, #1
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	221c      	movs	r2, #28
 800139c:	4013      	ands	r3, r2
 800139e:	2210      	movs	r2, #16
 80013a0:	4252      	negs	r2, r2
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0011      	movs	r1, r2
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2100      	movs	r1, #0
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff fddf 	bl	8000f7c <LL_ADC_GetSamplingTimeCommonChannels>
 80013be:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d10b      	bne.n	80013e0 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d2:	2203      	movs	r2, #3
 80013d4:	4393      	bics	r3, r2
 80013d6:	2201      	movs	r2, #1
 80013d8:	431a      	orrs	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013de:	e01c      	b.n	800141a <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e4:	2212      	movs	r2, #18
 80013e6:	4393      	bics	r3, r2
 80013e8:	2210      	movs	r2, #16
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013f4:	2201      	movs	r2, #1
 80013f6:	431a      	orrs	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80013fc:	231f      	movs	r3, #31
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	2201      	movs	r2, #1
 8001402:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001404:	e009      	b.n	800141a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800140a:	2210      	movs	r2, #16
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001412:	231f      	movs	r3, #31
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800141a:	231f      	movs	r3, #31
 800141c:	18fb      	adds	r3, r7, r3
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b008      	add	sp, #32
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000004 	.word	0x20000004
 800142c:	00030d40 	.word	0x00030d40
 8001430:	fffffefd 	.word	0xfffffefd
 8001434:	ffde0201 	.word	0xffde0201
 8001438:	1ffffc02 	.word	0x1ffffc02
 800143c:	40012708 	.word	0x40012708
 8001440:	ffc3ffff 	.word	0xffc3ffff
 8001444:	7fffff04 	.word	0x7fffff04

08001448 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001452:	2317      	movs	r3, #23
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2254      	movs	r2, #84	@ 0x54
 8001462:	5c9b      	ldrb	r3, [r3, r2]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d101      	bne.n	800146c <HAL_ADC_ConfigChannel+0x24>
 8001468:	2302      	movs	r3, #2
 800146a:	e1be      	b.n	80017ea <HAL_ADC_ConfigChannel+0x3a2>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2254      	movs	r2, #84	@ 0x54
 8001470:	2101      	movs	r1, #1
 8001472:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	0018      	movs	r0, r3
 800147a:	f7ff fe2e 	bl	80010da <LL_ADC_REG_IsConversionOngoing>
 800147e:	1e03      	subs	r3, r0, #0
 8001480:	d000      	beq.n	8001484 <HAL_ADC_ConfigChannel+0x3c>
 8001482:	e1a1      	b.n	80017c8 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d100      	bne.n	800148e <HAL_ADC_ConfigChannel+0x46>
 800148c:	e152      	b.n	8001734 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	2380      	movs	r3, #128	@ 0x80
 8001494:	061b      	lsls	r3, r3, #24
 8001496:	429a      	cmp	r2, r3
 8001498:	d004      	beq.n	80014a4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800149e:	4ac2      	ldr	r2, [pc, #776]	@ (80017a8 <HAL_ADC_ConfigChannel+0x360>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d108      	bne.n	80014b6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	0019      	movs	r1, r3
 80014ae:	0010      	movs	r0, r2
 80014b0:	f7ff fd9b 	bl	8000fea <LL_ADC_REG_SetSequencerChAdd>
 80014b4:	e0ed      	b.n	8001692 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	211f      	movs	r1, #31
 80014c0:	400b      	ands	r3, r1
 80014c2:	210f      	movs	r1, #15
 80014c4:	4099      	lsls	r1, r3
 80014c6:	000b      	movs	r3, r1
 80014c8:	43db      	mvns	r3, r3
 80014ca:	4013      	ands	r3, r2
 80014cc:	0019      	movs	r1, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	025b      	lsls	r3, r3, #9
 80014d4:	0a5b      	lsrs	r3, r3, #9
 80014d6:	d105      	bne.n	80014e4 <HAL_ADC_ConfigChannel+0x9c>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	0e9b      	lsrs	r3, r3, #26
 80014de:	221f      	movs	r2, #31
 80014e0:	4013      	ands	r3, r2
 80014e2:	e0bc      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2201      	movs	r2, #1
 80014ea:	4013      	ands	r3, r2
 80014ec:	d000      	beq.n	80014f0 <HAL_ADC_ConfigChannel+0xa8>
 80014ee:	e0b5      	b.n	800165c <HAL_ADC_ConfigChannel+0x214>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2202      	movs	r2, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d000      	beq.n	80014fc <HAL_ADC_ConfigChannel+0xb4>
 80014fa:	e0ad      	b.n	8001658 <HAL_ADC_ConfigChannel+0x210>
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2204      	movs	r2, #4
 8001502:	4013      	ands	r3, r2
 8001504:	d000      	beq.n	8001508 <HAL_ADC_ConfigChannel+0xc0>
 8001506:	e0a5      	b.n	8001654 <HAL_ADC_ConfigChannel+0x20c>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2208      	movs	r2, #8
 800150e:	4013      	ands	r3, r2
 8001510:	d000      	beq.n	8001514 <HAL_ADC_ConfigChannel+0xcc>
 8001512:	e09d      	b.n	8001650 <HAL_ADC_ConfigChannel+0x208>
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2210      	movs	r2, #16
 800151a:	4013      	ands	r3, r2
 800151c:	d000      	beq.n	8001520 <HAL_ADC_ConfigChannel+0xd8>
 800151e:	e095      	b.n	800164c <HAL_ADC_ConfigChannel+0x204>
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2220      	movs	r2, #32
 8001526:	4013      	ands	r3, r2
 8001528:	d000      	beq.n	800152c <HAL_ADC_ConfigChannel+0xe4>
 800152a:	e08d      	b.n	8001648 <HAL_ADC_ConfigChannel+0x200>
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2240      	movs	r2, #64	@ 0x40
 8001532:	4013      	ands	r3, r2
 8001534:	d000      	beq.n	8001538 <HAL_ADC_ConfigChannel+0xf0>
 8001536:	e085      	b.n	8001644 <HAL_ADC_ConfigChannel+0x1fc>
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2280      	movs	r2, #128	@ 0x80
 800153e:	4013      	ands	r3, r2
 8001540:	d000      	beq.n	8001544 <HAL_ADC_ConfigChannel+0xfc>
 8001542:	e07d      	b.n	8001640 <HAL_ADC_ConfigChannel+0x1f8>
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4013      	ands	r3, r2
 800154e:	d000      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x10a>
 8001550:	e074      	b.n	800163c <HAL_ADC_ConfigChannel+0x1f4>
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	2380      	movs	r3, #128	@ 0x80
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d000      	beq.n	8001560 <HAL_ADC_ConfigChannel+0x118>
 800155e:	e06b      	b.n	8001638 <HAL_ADC_ConfigChannel+0x1f0>
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	2380      	movs	r3, #128	@ 0x80
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	4013      	ands	r3, r2
 800156a:	d000      	beq.n	800156e <HAL_ADC_ConfigChannel+0x126>
 800156c:	e062      	b.n	8001634 <HAL_ADC_ConfigChannel+0x1ec>
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	4013      	ands	r3, r2
 8001578:	d000      	beq.n	800157c <HAL_ADC_ConfigChannel+0x134>
 800157a:	e059      	b.n	8001630 <HAL_ADC_ConfigChannel+0x1e8>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	2380      	movs	r3, #128	@ 0x80
 8001582:	015b      	lsls	r3, r3, #5
 8001584:	4013      	ands	r3, r2
 8001586:	d151      	bne.n	800162c <HAL_ADC_ConfigChannel+0x1e4>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2380      	movs	r3, #128	@ 0x80
 800158e:	019b      	lsls	r3, r3, #6
 8001590:	4013      	ands	r3, r2
 8001592:	d149      	bne.n	8001628 <HAL_ADC_ConfigChannel+0x1e0>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	01db      	lsls	r3, r3, #7
 800159c:	4013      	ands	r3, r2
 800159e:	d141      	bne.n	8001624 <HAL_ADC_ConfigChannel+0x1dc>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	2380      	movs	r3, #128	@ 0x80
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	4013      	ands	r3, r2
 80015aa:	d139      	bne.n	8001620 <HAL_ADC_ConfigChannel+0x1d8>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	025b      	lsls	r3, r3, #9
 80015b4:	4013      	ands	r3, r2
 80015b6:	d131      	bne.n	800161c <HAL_ADC_ConfigChannel+0x1d4>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2380      	movs	r3, #128	@ 0x80
 80015be:	029b      	lsls	r3, r3, #10
 80015c0:	4013      	ands	r3, r2
 80015c2:	d129      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x1d0>
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	2380      	movs	r3, #128	@ 0x80
 80015ca:	02db      	lsls	r3, r3, #11
 80015cc:	4013      	ands	r3, r2
 80015ce:	d121      	bne.n	8001614 <HAL_ADC_ConfigChannel+0x1cc>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	@ 0x80
 80015d6:	031b      	lsls	r3, r3, #12
 80015d8:	4013      	ands	r3, r2
 80015da:	d119      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x1c8>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	2380      	movs	r3, #128	@ 0x80
 80015e2:	035b      	lsls	r3, r3, #13
 80015e4:	4013      	ands	r3, r2
 80015e6:	d111      	bne.n	800160c <HAL_ADC_ConfigChannel+0x1c4>
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	039b      	lsls	r3, r3, #14
 80015f0:	4013      	ands	r3, r2
 80015f2:	d109      	bne.n	8001608 <HAL_ADC_ConfigChannel+0x1c0>
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	2380      	movs	r3, #128	@ 0x80
 80015fa:	03db      	lsls	r3, r3, #15
 80015fc:	4013      	ands	r3, r2
 80015fe:	d001      	beq.n	8001604 <HAL_ADC_ConfigChannel+0x1bc>
 8001600:	2316      	movs	r3, #22
 8001602:	e02c      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001604:	2300      	movs	r3, #0
 8001606:	e02a      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001608:	2315      	movs	r3, #21
 800160a:	e028      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800160c:	2314      	movs	r3, #20
 800160e:	e026      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001610:	2313      	movs	r3, #19
 8001612:	e024      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001614:	2312      	movs	r3, #18
 8001616:	e022      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001618:	2311      	movs	r3, #17
 800161a:	e020      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800161c:	2310      	movs	r3, #16
 800161e:	e01e      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001620:	230f      	movs	r3, #15
 8001622:	e01c      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001624:	230e      	movs	r3, #14
 8001626:	e01a      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001628:	230d      	movs	r3, #13
 800162a:	e018      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800162c:	230c      	movs	r3, #12
 800162e:	e016      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001630:	230b      	movs	r3, #11
 8001632:	e014      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001634:	230a      	movs	r3, #10
 8001636:	e012      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001638:	2309      	movs	r3, #9
 800163a:	e010      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800163c:	2308      	movs	r3, #8
 800163e:	e00e      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001640:	2307      	movs	r3, #7
 8001642:	e00c      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001644:	2306      	movs	r3, #6
 8001646:	e00a      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001648:	2305      	movs	r3, #5
 800164a:	e008      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800164c:	2304      	movs	r3, #4
 800164e:	e006      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001650:	2303      	movs	r3, #3
 8001652:	e004      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001654:	2302      	movs	r3, #2
 8001656:	e002      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <HAL_ADC_ConfigChannel+0x216>
 800165c:	2300      	movs	r3, #0
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	6852      	ldr	r2, [r2, #4]
 8001662:	201f      	movs	r0, #31
 8001664:	4002      	ands	r2, r0
 8001666:	4093      	lsls	r3, r2
 8001668:	000a      	movs	r2, r1
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	1c5a      	adds	r2, r3, #1
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	429a      	cmp	r2, r3
 800167e:	d808      	bhi.n	8001692 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	6859      	ldr	r1, [r3, #4]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	001a      	movs	r2, r3
 800168e:	f7ff fc8c 	bl	8000faa <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	6819      	ldr	r1, [r3, #0]
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	001a      	movs	r2, r3
 80016a0:	f7ff fcc6 	bl	8001030 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	db00      	blt.n	80016ae <HAL_ADC_ConfigChannel+0x266>
 80016ac:	e096      	b.n	80017dc <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016ae:	4b3f      	ldr	r3, [pc, #252]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 80016b0:	0018      	movs	r0, r3
 80016b2:	f7ff fc39 	bl	8000f28 <LL_ADC_GetCommonPathInternalCh>
 80016b6:	0003      	movs	r3, r0
 80016b8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a3c      	ldr	r2, [pc, #240]	@ (80017b0 <HAL_ADC_ConfigChannel+0x368>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d123      	bne.n	800170c <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	2380      	movs	r3, #128	@ 0x80
 80016c8:	041b      	lsls	r3, r3, #16
 80016ca:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016cc:	d11e      	bne.n	800170c <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	2280      	movs	r2, #128	@ 0x80
 80016d2:	0412      	lsls	r2, r2, #16
 80016d4:	4313      	orrs	r3, r2
 80016d6:	4a35      	ldr	r2, [pc, #212]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 80016d8:	0019      	movs	r1, r3
 80016da:	0010      	movs	r0, r2
 80016dc:	f7ff fc10 	bl	8000f00 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80016e0:	4b34      	ldr	r3, [pc, #208]	@ (80017b4 <HAL_ADC_ConfigChannel+0x36c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4934      	ldr	r1, [pc, #208]	@ (80017b8 <HAL_ADC_ConfigChannel+0x370>)
 80016e6:	0018      	movs	r0, r3
 80016e8:	f7fe fd0e 	bl	8000108 <__udivsi3>
 80016ec:	0003      	movs	r3, r0
 80016ee:	001a      	movs	r2, r3
 80016f0:	0013      	movs	r3, r2
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	189b      	adds	r3, r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	3301      	adds	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80016fc:	e002      	b.n	8001704 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	3b01      	subs	r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1f9      	bne.n	80016fe <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800170a:	e067      	b.n	80017dc <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a2a      	ldr	r2, [pc, #168]	@ (80017bc <HAL_ADC_ConfigChannel+0x374>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d162      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	2380      	movs	r3, #128	@ 0x80
 800171a:	03db      	lsls	r3, r3, #15
 800171c:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800171e:	d15d      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	2280      	movs	r2, #128	@ 0x80
 8001724:	03d2      	lsls	r2, r2, #15
 8001726:	4313      	orrs	r3, r2
 8001728:	4a20      	ldr	r2, [pc, #128]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 800172a:	0019      	movs	r1, r3
 800172c:	0010      	movs	r0, r2
 800172e:	f7ff fbe7 	bl	8000f00 <LL_ADC_SetCommonPathInternalCh>
 8001732:	e053      	b.n	80017dc <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	691a      	ldr	r2, [r3, #16]
 8001738:	2380      	movs	r3, #128	@ 0x80
 800173a:	061b      	lsls	r3, r3, #24
 800173c:	429a      	cmp	r2, r3
 800173e:	d004      	beq.n	800174a <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001744:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <HAL_ADC_ConfigChannel+0x360>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d107      	bne.n	800175a <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	0019      	movs	r1, r3
 8001754:	0010      	movs	r0, r2
 8001756:	f7ff fc59 	bl	800100c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	da3c      	bge.n	80017dc <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001762:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff fbdf 	bl	8000f28 <LL_ADC_GetCommonPathInternalCh>
 800176a:	0003      	movs	r3, r0
 800176c:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a0f      	ldr	r2, [pc, #60]	@ (80017b0 <HAL_ADC_ConfigChannel+0x368>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d108      	bne.n	800178a <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4a11      	ldr	r2, [pc, #68]	@ (80017c0 <HAL_ADC_ConfigChannel+0x378>)
 800177c:	4013      	ands	r3, r2
 800177e:	4a0b      	ldr	r2, [pc, #44]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 8001780:	0019      	movs	r1, r3
 8001782:	0010      	movs	r0, r2
 8001784:	f7ff fbbc 	bl	8000f00 <LL_ADC_SetCommonPathInternalCh>
 8001788:	e028      	b.n	80017dc <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <HAL_ADC_ConfigChannel+0x374>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d123      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	4a0b      	ldr	r2, [pc, #44]	@ (80017c4 <HAL_ADC_ConfigChannel+0x37c>)
 8001798:	4013      	ands	r3, r2
 800179a:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <HAL_ADC_ConfigChannel+0x364>)
 800179c:	0019      	movs	r1, r3
 800179e:	0010      	movs	r0, r2
 80017a0:	f7ff fbae 	bl	8000f00 <LL_ADC_SetCommonPathInternalCh>
 80017a4:	e01a      	b.n	80017dc <HAL_ADC_ConfigChannel+0x394>
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	80000004 	.word	0x80000004
 80017ac:	40012708 	.word	0x40012708
 80017b0:	a4000200 	.word	0xa4000200
 80017b4:	20000004 	.word	0x20000004
 80017b8:	00030d40 	.word	0x00030d40
 80017bc:	a8000400 	.word	0xa8000400
 80017c0:	ff7fffff 	.word	0xff7fffff
 80017c4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017cc:	2220      	movs	r2, #32
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80017d4:	2317      	movs	r3, #23
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2254      	movs	r2, #84	@ 0x54
 80017e0:	2100      	movs	r1, #0
 80017e2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80017e4:	2317      	movs	r3, #23
 80017e6:	18fb      	adds	r3, r7, r3
 80017e8:	781b      	ldrb	r3, [r3, #0]
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b006      	add	sp, #24
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	46c0      	nop			@ (mov r8, r8)

080017f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	0002      	movs	r2, r0
 80017fc:	6039      	str	r1, [r7, #0]
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b7f      	cmp	r3, #127	@ 0x7f
 8001808:	d828      	bhi.n	800185c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800180a:	4a2f      	ldr	r2, [pc, #188]	@ (80018c8 <__NVIC_SetPriority+0xd4>)
 800180c:	1dfb      	adds	r3, r7, #7
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	b25b      	sxtb	r3, r3
 8001812:	089b      	lsrs	r3, r3, #2
 8001814:	33c0      	adds	r3, #192	@ 0xc0
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	589b      	ldr	r3, [r3, r2]
 800181a:	1dfa      	adds	r2, r7, #7
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	0011      	movs	r1, r2
 8001820:	2203      	movs	r2, #3
 8001822:	400a      	ands	r2, r1
 8001824:	00d2      	lsls	r2, r2, #3
 8001826:	21ff      	movs	r1, #255	@ 0xff
 8001828:	4091      	lsls	r1, r2
 800182a:	000a      	movs	r2, r1
 800182c:	43d2      	mvns	r2, r2
 800182e:	401a      	ands	r2, r3
 8001830:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	019b      	lsls	r3, r3, #6
 8001836:	22ff      	movs	r2, #255	@ 0xff
 8001838:	401a      	ands	r2, r3
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	0018      	movs	r0, r3
 8001840:	2303      	movs	r3, #3
 8001842:	4003      	ands	r3, r0
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001848:	481f      	ldr	r0, [pc, #124]	@ (80018c8 <__NVIC_SetPriority+0xd4>)
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	b25b      	sxtb	r3, r3
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	430a      	orrs	r2, r1
 8001854:	33c0      	adds	r3, #192	@ 0xc0
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800185a:	e031      	b.n	80018c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800185c:	4a1b      	ldr	r2, [pc, #108]	@ (80018cc <__NVIC_SetPriority+0xd8>)
 800185e:	1dfb      	adds	r3, r7, #7
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	0019      	movs	r1, r3
 8001864:	230f      	movs	r3, #15
 8001866:	400b      	ands	r3, r1
 8001868:	3b08      	subs	r3, #8
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	3306      	adds	r3, #6
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	18d3      	adds	r3, r2, r3
 8001872:	3304      	adds	r3, #4
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	1dfa      	adds	r2, r7, #7
 8001878:	7812      	ldrb	r2, [r2, #0]
 800187a:	0011      	movs	r1, r2
 800187c:	2203      	movs	r2, #3
 800187e:	400a      	ands	r2, r1
 8001880:	00d2      	lsls	r2, r2, #3
 8001882:	21ff      	movs	r1, #255	@ 0xff
 8001884:	4091      	lsls	r1, r2
 8001886:	000a      	movs	r2, r1
 8001888:	43d2      	mvns	r2, r2
 800188a:	401a      	ands	r2, r3
 800188c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	019b      	lsls	r3, r3, #6
 8001892:	22ff      	movs	r2, #255	@ 0xff
 8001894:	401a      	ands	r2, r3
 8001896:	1dfb      	adds	r3, r7, #7
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	0018      	movs	r0, r3
 800189c:	2303      	movs	r3, #3
 800189e:	4003      	ands	r3, r0
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018a4:	4809      	ldr	r0, [pc, #36]	@ (80018cc <__NVIC_SetPriority+0xd8>)
 80018a6:	1dfb      	adds	r3, r7, #7
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	001c      	movs	r4, r3
 80018ac:	230f      	movs	r3, #15
 80018ae:	4023      	ands	r3, r4
 80018b0:	3b08      	subs	r3, #8
 80018b2:	089b      	lsrs	r3, r3, #2
 80018b4:	430a      	orrs	r2, r1
 80018b6:	3306      	adds	r3, #6
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	18c3      	adds	r3, r0, r3
 80018bc:	3304      	adds	r3, #4
 80018be:	601a      	str	r2, [r3, #0]
}
 80018c0:	46c0      	nop			@ (mov r8, r8)
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b003      	add	sp, #12
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	1e5a      	subs	r2, r3, #1
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	045b      	lsls	r3, r3, #17
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d301      	bcc.n	80018e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e4:	2301      	movs	r3, #1
 80018e6:	e010      	b.n	800190a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001914 <SysTick_Config+0x44>)
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	3a01      	subs	r2, #1
 80018ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018f0:	2301      	movs	r3, #1
 80018f2:	425b      	negs	r3, r3
 80018f4:	2103      	movs	r1, #3
 80018f6:	0018      	movs	r0, r3
 80018f8:	f7ff ff7c 	bl	80017f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018fc:	4b05      	ldr	r3, [pc, #20]	@ (8001914 <SysTick_Config+0x44>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	4b04      	ldr	r3, [pc, #16]	@ (8001914 <SysTick_Config+0x44>)
 8001904:	2207      	movs	r2, #7
 8001906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001908:	2300      	movs	r3, #0
}
 800190a:	0018      	movs	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	b002      	add	sp, #8
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	e000e010 	.word	0xe000e010

08001918 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	210f      	movs	r1, #15
 8001924:	187b      	adds	r3, r7, r1
 8001926:	1c02      	adds	r2, r0, #0
 8001928:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	187b      	adds	r3, r7, r1
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	b25b      	sxtb	r3, r3
 8001932:	0011      	movs	r1, r2
 8001934:	0018      	movs	r0, r3
 8001936:	f7ff ff5d 	bl	80017f4 <__NVIC_SetPriority>
}
 800193a:	46c0      	nop			@ (mov r8, r8)
 800193c:	46bd      	mov	sp, r7
 800193e:	b004      	add	sp, #16
 8001940:	bd80      	pop	{r7, pc}

08001942 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	0018      	movs	r0, r3
 800194e:	f7ff ffbf 	bl	80018d0 <SysTick_Config>
 8001952:	0003      	movs	r3, r0
}
 8001954:	0018      	movs	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	b002      	add	sp, #8
 800195a:	bd80      	pop	{r7, pc}

0800195c <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800196a:	e14d      	b.n	8001c08 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4091      	lsls	r1, r2
 8001976:	000a      	movs	r2, r1
 8001978:	4013      	ands	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d100      	bne.n	8001984 <HAL_GPIO_Init+0x28>
 8001982:	e13e      	b.n	8001c02 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x38>
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b12      	cmp	r3, #18
 8001992:	d125      	bne.n	80019e0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	08da      	lsrs	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3208      	adds	r2, #8
 800199c:	0092      	lsls	r2, r2, #2
 800199e:	58d3      	ldr	r3, [r2, r3]
 80019a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2207      	movs	r2, #7
 80019a6:	4013      	ands	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	220f      	movs	r2, #15
 80019ac:	409a      	lsls	r2, r3
 80019ae:	0013      	movs	r3, r2
 80019b0:	43da      	mvns	r2, r3
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	4013      	ands	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	220f      	movs	r2, #15
 80019be:	401a      	ands	r2, r3
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	2107      	movs	r1, #7
 80019c4:	400b      	ands	r3, r1
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	409a      	lsls	r2, r3
 80019ca:	0013      	movs	r3, r2
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	6979      	ldr	r1, [r7, #20]
 80019de:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	409a      	lsls	r2, r3
 80019ee:	0013      	movs	r3, r2
 80019f0:	43da      	mvns	r2, r3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	4013      	ands	r3, r2
 80019f6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2203      	movs	r2, #3
 80019fe:	401a      	ands	r2, r3
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	409a      	lsls	r2, r3
 8001a06:	0013      	movs	r3, r2
 8001a08:	697a      	ldr	r2, [r7, #20]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d00b      	beq.n	8001a34 <HAL_GPIO_Init+0xd8>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d007      	beq.n	8001a34 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a28:	2b11      	cmp	r3, #17
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b12      	cmp	r3, #18
 8001a32:	d130      	bne.n	8001a96 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	409a      	lsls	r2, r3
 8001a42:	0013      	movs	r3, r2
 8001a44:	43da      	mvns	r2, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	409a      	lsls	r2, r3
 8001a56:	0013      	movs	r3, r2
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	0013      	movs	r3, r2
 8001a72:	43da      	mvns	r2, r3
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4013      	ands	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	091b      	lsrs	r3, r3, #4
 8001a80:	2201      	movs	r2, #1
 8001a82:	401a      	ands	r2, r3
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	409a      	lsls	r2, r3
 8001a88:	0013      	movs	r3, r2
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b03      	cmp	r3, #3
 8001a9c:	d017      	beq.n	8001ace <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	409a      	lsls	r2, r3
 8001aac:	0013      	movs	r3, r2
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	0013      	movs	r3, r2
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	2380      	movs	r3, #128	@ 0x80
 8001ad4:	055b      	lsls	r3, r3, #21
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d100      	bne.n	8001adc <HAL_GPIO_Init+0x180>
 8001ada:	e092      	b.n	8001c02 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001adc:	4a50      	ldr	r2, [pc, #320]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	089b      	lsrs	r3, r3, #2
 8001ae2:	3318      	adds	r3, #24
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	589b      	ldr	r3, [r3, r2]
 8001ae8:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	2203      	movs	r2, #3
 8001aee:	4013      	ands	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	220f      	movs	r2, #15
 8001af4:	409a      	lsls	r2, r3
 8001af6:	0013      	movs	r3, r2
 8001af8:	43da      	mvns	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	4013      	ands	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	23a0      	movs	r3, #160	@ 0xa0
 8001b04:	05db      	lsls	r3, r3, #23
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d013      	beq.n	8001b32 <HAL_GPIO_Init+0x1d6>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a45      	ldr	r2, [pc, #276]	@ (8001c24 <HAL_GPIO_Init+0x2c8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d00d      	beq.n	8001b2e <HAL_GPIO_Init+0x1d2>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a44      	ldr	r2, [pc, #272]	@ (8001c28 <HAL_GPIO_Init+0x2cc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d007      	beq.n	8001b2a <HAL_GPIO_Init+0x1ce>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a43      	ldr	r2, [pc, #268]	@ (8001c2c <HAL_GPIO_Init+0x2d0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d101      	bne.n	8001b26 <HAL_GPIO_Init+0x1ca>
 8001b22:	2305      	movs	r3, #5
 8001b24:	e006      	b.n	8001b34 <HAL_GPIO_Init+0x1d8>
 8001b26:	2306      	movs	r3, #6
 8001b28:	e004      	b.n	8001b34 <HAL_GPIO_Init+0x1d8>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e002      	b.n	8001b34 <HAL_GPIO_Init+0x1d8>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <HAL_GPIO_Init+0x1d8>
 8001b32:	2300      	movs	r3, #0
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	2103      	movs	r1, #3
 8001b38:	400a      	ands	r2, r1
 8001b3a:	00d2      	lsls	r2, r2, #3
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001b44:	4936      	ldr	r1, [pc, #216]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	3318      	adds	r3, #24
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001b52:	4a33      	ldr	r2, [pc, #204]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001b54:	2380      	movs	r3, #128	@ 0x80
 8001b56:	58d3      	ldr	r3, [r2, r3]
 8001b58:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	43da      	mvns	r2, r3
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	4013      	ands	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	2380      	movs	r3, #128	@ 0x80
 8001b6a:	025b      	lsls	r3, r3, #9
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d003      	beq.n	8001b78 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001b78:	4929      	ldr	r1, [pc, #164]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001b7a:	2280      	movs	r2, #128	@ 0x80
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001b80:	4a27      	ldr	r2, [pc, #156]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001b82:	2384      	movs	r3, #132	@ 0x84
 8001b84:	58d3      	ldr	r3, [r2, r3]
 8001b86:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	2380      	movs	r3, #128	@ 0x80
 8001b98:	029b      	lsls	r3, r3, #10
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d003      	beq.n	8001ba6 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001ba6:	491e      	ldr	r1, [pc, #120]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001ba8:	2284      	movs	r2, #132	@ 0x84
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001bae:	4b1c      	ldr	r3, [pc, #112]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	43da      	mvns	r2, r3
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	2380      	movs	r3, #128	@ 0x80
 8001bc4:	035b      	lsls	r3, r3, #13
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	43da      	mvns	r2, r3
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	4013      	ands	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	2380      	movs	r3, #128	@ 0x80
 8001bee:	039b      	lsls	r3, r3, #14
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d003      	beq.n	8001bfc <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <HAL_GPIO_Init+0x2c4>)
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	3301      	adds	r3, #1
 8001c06:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	40da      	lsrs	r2, r3
 8001c10:	1e13      	subs	r3, r2, #0
 8001c12:	d000      	beq.n	8001c16 <HAL_GPIO_Init+0x2ba>
 8001c14:	e6aa      	b.n	800196c <HAL_GPIO_Init+0x10>
  }
}
 8001c16:	46c0      	nop			@ (mov r8, r8)
 8001c18:	46c0      	nop			@ (mov r8, r8)
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	b006      	add	sp, #24
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021800 	.word	0x40021800
 8001c24:	50000400 	.word	0x50000400
 8001c28:	50000800 	.word	0x50000800
 8001c2c:	50001400 	.word	0x50001400

08001c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	0008      	movs	r0, r1
 8001c3a:	0011      	movs	r1, r2
 8001c3c:	1cbb      	adds	r3, r7, #2
 8001c3e:	1c02      	adds	r2, r0, #0
 8001c40:	801a      	strh	r2, [r3, #0]
 8001c42:	1c7b      	adds	r3, r7, #1
 8001c44:	1c0a      	adds	r2, r1, #0
 8001c46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c48:	1c7b      	adds	r3, r7, #1
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d004      	beq.n	8001c5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c50:	1cbb      	adds	r3, r7, #2
 8001c52:	881a      	ldrh	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c58:	e003      	b.n	8001c62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c5a:	1cbb      	adds	r3, r7, #2
 8001c5c:	881a      	ldrh	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c62:	46c0      	nop			@ (mov r8, r8)
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b002      	add	sp, #8
 8001c68:	bd80      	pop	{r7, pc}
	...

08001c6c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e1d0      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2201      	movs	r2, #1
 8001c84:	4013      	ands	r3, r2
 8001c86:	d100      	bne.n	8001c8a <HAL_RCC_OscConfig+0x1e>
 8001c88:	e069      	b.n	8001d5e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c8a:	4bc8      	ldr	r3, [pc, #800]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2238      	movs	r2, #56	@ 0x38
 8001c90:	4013      	ands	r3, r2
 8001c92:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d105      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d15d      	bne.n	8001d5e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e1bc      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	2380      	movs	r3, #128	@ 0x80
 8001cac:	025b      	lsls	r3, r3, #9
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d107      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x56>
 8001cb2:	4bbe      	ldr	r3, [pc, #760]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	4bbd      	ldr	r3, [pc, #756]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cb8:	2180      	movs	r1, #128	@ 0x80
 8001cba:	0249      	lsls	r1, r1, #9
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	e020      	b.n	8001d04 <HAL_RCC_OscConfig+0x98>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	23a0      	movs	r3, #160	@ 0xa0
 8001cc8:	02db      	lsls	r3, r3, #11
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d10e      	bne.n	8001cec <HAL_RCC_OscConfig+0x80>
 8001cce:	4bb7      	ldr	r3, [pc, #732]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4bb6      	ldr	r3, [pc, #728]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cd4:	2180      	movs	r1, #128	@ 0x80
 8001cd6:	02c9      	lsls	r1, r1, #11
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	4bb3      	ldr	r3, [pc, #716]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4bb2      	ldr	r3, [pc, #712]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001ce2:	2180      	movs	r1, #128	@ 0x80
 8001ce4:	0249      	lsls	r1, r1, #9
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	e00b      	b.n	8001d04 <HAL_RCC_OscConfig+0x98>
 8001cec:	4baf      	ldr	r3, [pc, #700]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4bae      	ldr	r3, [pc, #696]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cf2:	49af      	ldr	r1, [pc, #700]	@ (8001fb0 <HAL_RCC_OscConfig+0x344>)
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	4bac      	ldr	r3, [pc, #688]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4bab      	ldr	r3, [pc, #684]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001cfe:	49ad      	ldr	r1, [pc, #692]	@ (8001fb4 <HAL_RCC_OscConfig+0x348>)
 8001d00:	400a      	ands	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d014      	beq.n	8001d36 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f8de 	bl	8000ecc <HAL_GetTick>
 8001d10:	0003      	movs	r3, r0
 8001d12:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d16:	f7ff f8d9 	bl	8000ecc <HAL_GetTick>
 8001d1a:	0002      	movs	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b64      	cmp	r3, #100	@ 0x64
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e17b      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d28:	4ba0      	ldr	r3, [pc, #640]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	029b      	lsls	r3, r3, #10
 8001d30:	4013      	ands	r3, r2
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0xaa>
 8001d34:	e013      	b.n	8001d5e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d36:	f7ff f8c9 	bl	8000ecc <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d40:	f7ff f8c4 	bl	8000ecc <HAL_GetTick>
 8001d44:	0002      	movs	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b64      	cmp	r3, #100	@ 0x64
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e166      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d52:	4b96      	ldr	r3, [pc, #600]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	2380      	movs	r3, #128	@ 0x80
 8001d58:	029b      	lsls	r3, r3, #10
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2202      	movs	r2, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	d100      	bne.n	8001d6a <HAL_RCC_OscConfig+0xfe>
 8001d68:	e086      	b.n	8001e78 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d6a:	4b90      	ldr	r3, [pc, #576]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2238      	movs	r2, #56	@ 0x38
 8001d70:	4013      	ands	r3, r2
 8001d72:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d12f      	bne.n	8001dda <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e14c      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d86:	4b89      	ldr	r3, [pc, #548]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4a8b      	ldr	r2, [pc, #556]	@ (8001fb8 <HAL_RCC_OscConfig+0x34c>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	0019      	movs	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	695b      	ldr	r3, [r3, #20]
 8001d94:	021a      	lsls	r2, r3, #8
 8001d96:	4b85      	ldr	r3, [pc, #532]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d112      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001da2:	4b82      	ldr	r3, [pc, #520]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a85      	ldr	r2, [pc, #532]	@ (8001fbc <HAL_RCC_OscConfig+0x350>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	0019      	movs	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	4b7e      	ldr	r3, [pc, #504]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001db2:	430a      	orrs	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001db6:	4b7d      	ldr	r3, [pc, #500]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	0adb      	lsrs	r3, r3, #11
 8001dbc:	2207      	movs	r2, #7
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	4a7f      	ldr	r2, [pc, #508]	@ (8001fc0 <HAL_RCC_OscConfig+0x354>)
 8001dc2:	40da      	lsrs	r2, r3
 8001dc4:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc4 <HAL_RCC_OscConfig+0x358>)
 8001dc6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dc8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc8 <HAL_RCC_OscConfig+0x35c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff f821 	bl	8000e14 <HAL_InitTick>
 8001dd2:	1e03      	subs	r3, r0, #0
 8001dd4:	d050      	beq.n	8001e78 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e122      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d030      	beq.n	8001e44 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001de2:	4b72      	ldr	r3, [pc, #456]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a75      	ldr	r2, [pc, #468]	@ (8001fbc <HAL_RCC_OscConfig+0x350>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	0019      	movs	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691a      	ldr	r2, [r3, #16]
 8001df0:	4b6e      	ldr	r3, [pc, #440]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001df2:	430a      	orrs	r2, r1
 8001df4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001df6:	4b6d      	ldr	r3, [pc, #436]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4b6c      	ldr	r3, [pc, #432]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	0049      	lsls	r1, r1, #1
 8001e00:	430a      	orrs	r2, r1
 8001e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e04:	f7ff f862 	bl	8000ecc <HAL_GetTick>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e0e:	f7ff f85d 	bl	8000ecc <HAL_GetTick>
 8001e12:	0002      	movs	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e0ff      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e20:	4b62      	ldr	r3, [pc, #392]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	2380      	movs	r3, #128	@ 0x80
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2c:	4b5f      	ldr	r3, [pc, #380]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a61      	ldr	r2, [pc, #388]	@ (8001fb8 <HAL_RCC_OscConfig+0x34c>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	021a      	lsls	r2, r3, #8
 8001e3c:	4b5b      	ldr	r3, [pc, #364]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	e019      	b.n	8001e78 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001e44:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b58      	ldr	r3, [pc, #352]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e4a:	4960      	ldr	r1, [pc, #384]	@ (8001fcc <HAL_RCC_OscConfig+0x360>)
 8001e4c:	400a      	ands	r2, r1
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7ff f83c 	bl	8000ecc <HAL_GetTick>
 8001e54:	0003      	movs	r3, r0
 8001e56:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e5a:	f7ff f837 	bl	8000ecc <HAL_GetTick>
 8001e5e:	0002      	movs	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e0d9      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	4013      	ands	r3, r2
 8001e76:	d1f0      	bne.n	8001e5a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2208      	movs	r2, #8
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d042      	beq.n	8001f08 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001e82:	4b4a      	ldr	r3, [pc, #296]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	2238      	movs	r2, #56	@ 0x38
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b18      	cmp	r3, #24
 8001e8c:	d105      	bne.n	8001e9a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d138      	bne.n	8001f08 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0c2      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	699b      	ldr	r3, [r3, #24]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d019      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001ea2:	4b42      	ldr	r3, [pc, #264]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001ea4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ea6:	4b41      	ldr	r3, [pc, #260]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eae:	f7ff f80d 	bl	8000ecc <HAL_GetTick>
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001eb8:	f7ff f808 	bl	8000ecc <HAL_GetTick>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0aa      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eca:	4b38      	ldr	r3, [pc, #224]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d0f1      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x24c>
 8001ed4:	e018      	b.n	8001f08 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001ed6:	4b35      	ldr	r3, [pc, #212]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001ed8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001eda:	4b34      	ldr	r3, [pc, #208]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001edc:	2101      	movs	r1, #1
 8001ede:	438a      	bics	r2, r1
 8001ee0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee2:	f7fe fff3 	bl	8000ecc <HAL_GetTick>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001eec:	f7fe ffee 	bl	8000ecc <HAL_GetTick>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e090      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001efe:	4b2b      	ldr	r3, [pc, #172]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f02:	2202      	movs	r2, #2
 8001f04:	4013      	ands	r3, r2
 8001f06:	d1f1      	bne.n	8001eec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d100      	bne.n	8001f14 <HAL_RCC_OscConfig+0x2a8>
 8001f12:	e084      	b.n	800201e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f14:	230f      	movs	r3, #15
 8001f16:	18fb      	adds	r3, r7, r3
 8001f18:	2200      	movs	r2, #0
 8001f1a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001f1c:	4b23      	ldr	r3, [pc, #140]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	2238      	movs	r2, #56	@ 0x38
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b20      	cmp	r3, #32
 8001f26:	d106      	bne.n	8001f36 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d000      	beq.n	8001f32 <HAL_RCC_OscConfig+0x2c6>
 8001f30:	e075      	b.n	800201e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e074      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d106      	bne.n	8001f4c <HAL_RCC_OscConfig+0x2e0>
 8001f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f42:	4b1a      	ldr	r3, [pc, #104]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f44:	2101      	movs	r1, #1
 8001f46:	430a      	orrs	r2, r1
 8001f48:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f4a:	e01c      	b.n	8001f86 <HAL_RCC_OscConfig+0x31a>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	2b05      	cmp	r3, #5
 8001f52:	d10c      	bne.n	8001f6e <HAL_RCC_OscConfig+0x302>
 8001f54:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f58:	4b14      	ldr	r3, [pc, #80]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f5a:	2104      	movs	r1, #4
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f60:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f64:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f66:	2101      	movs	r1, #1
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f6c:	e00b      	b.n	8001f86 <HAL_RCC_OscConfig+0x31a>
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f70:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f72:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f74:	2101      	movs	r1, #1
 8001f76:	438a      	bics	r2, r1
 8001f78:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <HAL_RCC_OscConfig+0x340>)
 8001f80:	2104      	movs	r1, #4
 8001f82:	438a      	bics	r2, r1
 8001f84:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d028      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8e:	f7fe ff9d 	bl	8000ecc <HAL_GetTick>
 8001f92:	0003      	movs	r3, r0
 8001f94:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001f96:	e01d      	b.n	8001fd4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f98:	f7fe ff98 	bl	8000ecc <HAL_GetTick>
 8001f9c:	0002      	movs	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd0 <HAL_RCC_OscConfig+0x364>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d915      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e039      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	fffeffff 	.word	0xfffeffff
 8001fb4:	fffbffff 	.word	0xfffbffff
 8001fb8:	ffff80ff 	.word	0xffff80ff
 8001fbc:	ffffc7ff 	.word	0xffffc7ff
 8001fc0:	02dc6c00 	.word	0x02dc6c00
 8001fc4:	20000004 	.word	0x20000004
 8001fc8:	20000008 	.word	0x20000008
 8001fcc:	fffffeff 	.word	0xfffffeff
 8001fd0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001fd4:	4b14      	ldr	r3, [pc, #80]	@ (8002028 <HAL_RCC_OscConfig+0x3bc>)
 8001fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd8:	2202      	movs	r2, #2
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d0dc      	beq.n	8001f98 <HAL_RCC_OscConfig+0x32c>
 8001fde:	e013      	b.n	8002008 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe0:	f7fe ff74 	bl	8000ecc <HAL_GetTick>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001fe8:	e009      	b.n	8001ffe <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fea:	f7fe ff6f 	bl	8000ecc <HAL_GetTick>
 8001fee:	0002      	movs	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <HAL_RCC_OscConfig+0x3c0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e010      	b.n	8002020 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <HAL_RCC_OscConfig+0x3bc>)
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	2202      	movs	r2, #2
 8002004:	4013      	ands	r3, r2
 8002006:	d1f0      	bne.n	8001fea <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002008:	230f      	movs	r3, #15
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d105      	bne.n	800201e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002012:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <HAL_RCC_OscConfig+0x3bc>)
 8002014:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002016:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <HAL_RCC_OscConfig+0x3bc>)
 8002018:	4905      	ldr	r1, [pc, #20]	@ (8002030 <HAL_RCC_OscConfig+0x3c4>)
 800201a:	400a      	ands	r2, r1
 800201c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b006      	add	sp, #24
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000
 800202c:	00001388 	.word	0x00001388
 8002030:	efffffff 	.word	0xefffffff

08002034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0df      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002048:	4b71      	ldr	r3, [pc, #452]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2207      	movs	r2, #7
 800204e:	4013      	ands	r3, r2
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d91e      	bls.n	8002094 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	4b6e      	ldr	r3, [pc, #440]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2207      	movs	r2, #7
 800205c:	4393      	bics	r3, r2
 800205e:	0019      	movs	r1, r3
 8002060:	4b6b      	ldr	r3, [pc, #428]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002068:	f7fe ff30 	bl	8000ecc <HAL_GetTick>
 800206c:	0003      	movs	r3, r0
 800206e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002070:	e009      	b.n	8002086 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002072:	f7fe ff2b 	bl	8000ecc <HAL_GetTick>
 8002076:	0002      	movs	r2, r0
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	4a65      	ldr	r2, [pc, #404]	@ (8002214 <HAL_RCC_ClockConfig+0x1e0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e0c0      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002086:	4b62      	ldr	r3, [pc, #392]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2207      	movs	r2, #7
 800208c:	4013      	ands	r3, r2
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d1ee      	bne.n	8002072 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2202      	movs	r2, #2
 800209a:	4013      	ands	r3, r2
 800209c:	d017      	beq.n	80020ce <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2204      	movs	r2, #4
 80020a4:	4013      	ands	r3, r2
 80020a6:	d008      	beq.n	80020ba <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4a5b      	ldr	r2, [pc, #364]	@ (800221c <HAL_RCC_ClockConfig+0x1e8>)
 80020ae:	401a      	ands	r2, r3
 80020b0:	4b59      	ldr	r3, [pc, #356]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020b2:	21b0      	movs	r1, #176	@ 0xb0
 80020b4:	0109      	lsls	r1, r1, #4
 80020b6:	430a      	orrs	r2, r1
 80020b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020ba:	4b57      	ldr	r3, [pc, #348]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	4a58      	ldr	r2, [pc, #352]	@ (8002220 <HAL_RCC_ClockConfig+0x1ec>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	4b53      	ldr	r3, [pc, #332]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2201      	movs	r2, #1
 80020d4:	4013      	ands	r3, r2
 80020d6:	d04b      	beq.n	8002170 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d107      	bne.n	80020f0 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	029b      	lsls	r3, r3, #10
 80020e8:	4013      	ands	r3, r2
 80020ea:	d11f      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e08b      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d107      	bne.n	8002108 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020f8:	4b47      	ldr	r3, [pc, #284]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	2380      	movs	r3, #128	@ 0x80
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	4013      	ands	r3, r2
 8002102:	d113      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e07f      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b03      	cmp	r3, #3
 800210e:	d106      	bne.n	800211e <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002110:	4b41      	ldr	r3, [pc, #260]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 8002112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002114:	2202      	movs	r2, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d108      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e074      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800211e:	4b3e      	ldr	r3, [pc, #248]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 8002120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002122:	2202      	movs	r2, #2
 8002124:	4013      	ands	r3, r2
 8002126:	d101      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e06d      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800212c:	4b3a      	ldr	r3, [pc, #232]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	2207      	movs	r2, #7
 8002132:	4393      	bics	r3, r2
 8002134:	0019      	movs	r1, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	4b37      	ldr	r3, [pc, #220]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 800213c:	430a      	orrs	r2, r1
 800213e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002140:	f7fe fec4 	bl	8000ecc <HAL_GetTick>
 8002144:	0003      	movs	r3, r0
 8002146:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002148:	e009      	b.n	800215e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800214a:	f7fe febf 	bl	8000ecc <HAL_GetTick>
 800214e:	0002      	movs	r2, r0
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	4a2f      	ldr	r2, [pc, #188]	@ (8002214 <HAL_RCC_ClockConfig+0x1e0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d901      	bls.n	800215e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e054      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215e:	4b2e      	ldr	r3, [pc, #184]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2238      	movs	r2, #56	@ 0x38
 8002164:	401a      	ands	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	429a      	cmp	r2, r3
 800216e:	d1ec      	bne.n	800214a <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002170:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2207      	movs	r2, #7
 8002176:	4013      	ands	r3, r2
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	429a      	cmp	r2, r3
 800217c:	d21e      	bcs.n	80021bc <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217e:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2207      	movs	r2, #7
 8002184:	4393      	bics	r3, r2
 8002186:	0019      	movs	r1, r3
 8002188:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	430a      	orrs	r2, r1
 800218e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002190:	f7fe fe9c 	bl	8000ecc <HAL_GetTick>
 8002194:	0003      	movs	r3, r0
 8002196:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002198:	e009      	b.n	80021ae <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800219a:	f7fe fe97 	bl	8000ecc <HAL_GetTick>
 800219e:	0002      	movs	r2, r0
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002214 <HAL_RCC_ClockConfig+0x1e0>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e02c      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021ae:	4b18      	ldr	r3, [pc, #96]	@ (8002210 <HAL_RCC_ClockConfig+0x1dc>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2207      	movs	r2, #7
 80021b4:	4013      	ands	r3, r2
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d1ee      	bne.n	800219a <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2204      	movs	r2, #4
 80021c2:	4013      	ands	r3, r2
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021c6:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	4a16      	ldr	r2, [pc, #88]	@ (8002224 <HAL_RCC_ClockConfig+0x1f0>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	0019      	movs	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80021d6:	430a      	orrs	r2, r1
 80021d8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80021da:	f000 f82b 	bl	8002234 <HAL_RCC_GetSysClockFreq>
 80021de:	0001      	movs	r1, r0
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <HAL_RCC_ClockConfig+0x1e4>)
 80021e2:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	220f      	movs	r2, #15
 80021e8:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80021ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002228 <HAL_RCC_ClockConfig+0x1f4>)
 80021ec:	0092      	lsls	r2, r2, #2
 80021ee:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80021f0:	221f      	movs	r2, #31
 80021f2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80021f4:	000a      	movs	r2, r1
 80021f6:	40da      	lsrs	r2, r3
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <HAL_RCC_ClockConfig+0x1f8>)
 80021fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <HAL_RCC_ClockConfig+0x1fc>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	0018      	movs	r0, r3
 8002202:	f7fe fe07 	bl	8000e14 <HAL_InitTick>
 8002206:	0003      	movs	r3, r0
}
 8002208:	0018      	movs	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	b004      	add	sp, #16
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40022000 	.word	0x40022000
 8002214:	00001388 	.word	0x00001388
 8002218:	40021000 	.word	0x40021000
 800221c:	ffff84ff 	.word	0xffff84ff
 8002220:	fffff0ff 	.word	0xfffff0ff
 8002224:	ffff8fff 	.word	0xffff8fff
 8002228:	0800404c 	.word	0x0800404c
 800222c:	20000004 	.word	0x20000004
 8002230:	20000008 	.word	0x20000008

08002234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800223a:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x78>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	2238      	movs	r2, #56	@ 0x38
 8002240:	4013      	ands	r3, r2
 8002242:	d10f      	bne.n	8002264 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002244:	4b19      	ldr	r3, [pc, #100]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	0adb      	lsrs	r3, r3, #11
 800224a:	2207      	movs	r2, #7
 800224c:	4013      	ands	r3, r2
 800224e:	2201      	movs	r2, #1
 8002250:	409a      	lsls	r2, r3
 8002252:	0013      	movs	r3, r2
 8002254:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002256:	6839      	ldr	r1, [r7, #0]
 8002258:	4815      	ldr	r0, [pc, #84]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800225a:	f7fd ff55 	bl	8000108 <__udivsi3>
 800225e:	0003      	movs	r3, r0
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	e01e      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002264:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	2238      	movs	r2, #56	@ 0x38
 800226a:	4013      	ands	r3, r2
 800226c:	2b08      	cmp	r3, #8
 800226e:	d102      	bne.n	8002276 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002270:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x80>)
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	e015      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002276:	4b0d      	ldr	r3, [pc, #52]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	2238      	movs	r2, #56	@ 0x38
 800227c:	4013      	ands	r3, r2
 800227e:	2b20      	cmp	r3, #32
 8002280:	d103      	bne.n	800228a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002282:	2380      	movs	r3, #128	@ 0x80
 8002284:	021b      	lsls	r3, r3, #8
 8002286:	607b      	str	r3, [r7, #4]
 8002288:	e00b      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800228a:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x78>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	2238      	movs	r2, #56	@ 0x38
 8002290:	4013      	ands	r3, r2
 8002292:	2b18      	cmp	r3, #24
 8002294:	d103      	bne.n	800229e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002296:	23fa      	movs	r3, #250	@ 0xfa
 8002298:	01db      	lsls	r3, r3, #7
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	e001      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80022a2:	687b      	ldr	r3, [r7, #4]
}
 80022a4:	0018      	movs	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b002      	add	sp, #8
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40021000 	.word	0x40021000
 80022b0:	02dc6c00 	.word	0x02dc6c00
 80022b4:	007a1200 	.word	0x007a1200

080022b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022bc:	f7ff ffba 	bl	8002234 <HAL_RCC_GetSysClockFreq>
 80022c0:	0001      	movs	r1, r0
 80022c2:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80022c4:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	220f      	movs	r2, #15
 80022ca:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022cc:	4b07      	ldr	r3, [pc, #28]	@ (80022ec <HAL_RCC_GetHCLKFreq+0x34>)
 80022ce:	0092      	lsls	r2, r2, #2
 80022d0:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80022d2:	221f      	movs	r2, #31
 80022d4:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022d6:	000a      	movs	r2, r1
 80022d8:	40da      	lsrs	r2, r3
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <HAL_RCC_GetHCLKFreq+0x38>)
 80022dc:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 80022de:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <HAL_RCC_GetHCLKFreq+0x38>)
 80022e0:	681b      	ldr	r3, [r3, #0]
}
 80022e2:	0018      	movs	r0, r3
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40021000 	.word	0x40021000
 80022ec:	0800404c 	.word	0x0800404c
 80022f0:	20000004 	.word	0x20000004

080022f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80022f8:	f7ff ffde 	bl	80022b8 <HAL_RCC_GetHCLKFreq>
 80022fc:	0001      	movs	r1, r0
 80022fe:	4b07      	ldr	r3, [pc, #28]	@ (800231c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	0b1b      	lsrs	r3, r3, #12
 8002304:	2207      	movs	r2, #7
 8002306:	401a      	ands	r2, r3
 8002308:	4b05      	ldr	r3, [pc, #20]	@ (8002320 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800230a:	0092      	lsls	r2, r2, #2
 800230c:	58d3      	ldr	r3, [r2, r3]
 800230e:	221f      	movs	r2, #31
 8002310:	4013      	ands	r3, r2
 8002312:	40d9      	lsrs	r1, r3
 8002314:	000b      	movs	r3, r1
}
 8002316:	0018      	movs	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40021000 	.word	0x40021000
 8002320:	0800408c 	.word	0x0800408c

08002324 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800232c:	2313      	movs	r3, #19
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002334:	2312      	movs	r3, #18
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2240      	movs	r2, #64	@ 0x40
 8002342:	4013      	ands	r3, r2
 8002344:	d100      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002346:	e079      	b.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002348:	2011      	movs	r0, #17
 800234a:	183b      	adds	r3, r7, r0
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002350:	4b63      	ldr	r3, [pc, #396]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002352:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002354:	2380      	movs	r3, #128	@ 0x80
 8002356:	055b      	lsls	r3, r3, #21
 8002358:	4013      	ands	r3, r2
 800235a:	d110      	bne.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800235c:	4b60      	ldr	r3, [pc, #384]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800235e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002360:	4b5f      	ldr	r3, [pc, #380]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002362:	2180      	movs	r1, #128	@ 0x80
 8002364:	0549      	lsls	r1, r1, #21
 8002366:	430a      	orrs	r2, r1
 8002368:	63da      	str	r2, [r3, #60]	@ 0x3c
 800236a:	4b5d      	ldr	r3, [pc, #372]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800236c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800236e:	2380      	movs	r3, #128	@ 0x80
 8002370:	055b      	lsls	r3, r3, #21
 8002372:	4013      	ands	r3, r2
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002378:	183b      	adds	r3, r7, r0
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800237e:	4b58      	ldr	r3, [pc, #352]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002380:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002382:	23c0      	movs	r3, #192	@ 0xc0
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4013      	ands	r3, r2
 8002388:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d019      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	429a      	cmp	r2, r3
 8002398:	d014      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800239a:	4b51      	ldr	r3, [pc, #324]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800239c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239e:	4a51      	ldr	r2, [pc, #324]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023a4:	4b4e      	ldr	r3, [pc, #312]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023a8:	4b4d      	ldr	r3, [pc, #308]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023aa:	2180      	movs	r1, #128	@ 0x80
 80023ac:	0249      	lsls	r1, r1, #9
 80023ae:	430a      	orrs	r2, r1
 80023b0:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023b2:	4b4b      	ldr	r3, [pc, #300]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023b6:	4b4a      	ldr	r3, [pc, #296]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023b8:	494b      	ldr	r1, [pc, #300]	@ (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80023ba:	400a      	ands	r2, r1
 80023bc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80023be:	4b48      	ldr	r3, [pc, #288]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	2201      	movs	r2, #1
 80023c8:	4013      	ands	r3, r2
 80023ca:	d016      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023cc:	f7fe fd7e 	bl	8000ecc <HAL_GetTick>
 80023d0:	0003      	movs	r3, r0
 80023d2:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80023d4:	e00c      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fd79 	bl	8000ecc <HAL_GetTick>
 80023da:	0002      	movs	r2, r0
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	4a42      	ldr	r2, [pc, #264]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d904      	bls.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80023e6:	2313      	movs	r3, #19
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2203      	movs	r2, #3
 80023ec:	701a      	strb	r2, [r3, #0]
          break;
 80023ee:	e004      	b.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80023f0:	4b3b      	ldr	r3, [pc, #236]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f4:	2202      	movs	r2, #2
 80023f6:	4013      	ands	r3, r2
 80023f8:	d0ed      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80023fa:	2313      	movs	r3, #19
 80023fc:	18fb      	adds	r3, r7, r3
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10a      	bne.n	800241a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002404:	4b36      	ldr	r3, [pc, #216]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002408:	4a36      	ldr	r2, [pc, #216]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800240a:	4013      	ands	r3, r2
 800240c:	0019      	movs	r1, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	699a      	ldr	r2, [r3, #24]
 8002412:	4b33      	ldr	r3, [pc, #204]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002414:	430a      	orrs	r2, r1
 8002416:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002418:	e005      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800241a:	2312      	movs	r3, #18
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	2213      	movs	r2, #19
 8002420:	18ba      	adds	r2, r7, r2
 8002422:	7812      	ldrb	r2, [r2, #0]
 8002424:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002426:	2311      	movs	r3, #17
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d105      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002430:	4b2b      	ldr	r3, [pc, #172]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002432:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002434:	4b2a      	ldr	r3, [pc, #168]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002436:	492e      	ldr	r1, [pc, #184]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002438:	400a      	ands	r2, r1
 800243a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2201      	movs	r2, #1
 8002442:	4013      	ands	r3, r2
 8002444:	d009      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002446:	4b26      	ldr	r3, [pc, #152]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244a:	2203      	movs	r2, #3
 800244c:	4393      	bics	r3, r2
 800244e:	0019      	movs	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	4b22      	ldr	r3, [pc, #136]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002456:	430a      	orrs	r2, r1
 8002458:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2202      	movs	r2, #2
 8002460:	4013      	ands	r3, r2
 8002462:	d009      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002464:	4b1e      	ldr	r3, [pc, #120]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002468:	4a22      	ldr	r2, [pc, #136]	@ (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800246a:	4013      	ands	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	4b1b      	ldr	r3, [pc, #108]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002474:	430a      	orrs	r2, r1
 8002476:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2220      	movs	r2, #32
 800247e:	4013      	ands	r3, r2
 8002480:	d008      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002482:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	0899      	lsrs	r1, r3, #2
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695a      	ldr	r2, [r3, #20]
 800248e:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002490:	430a      	orrs	r2, r1
 8002492:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2204      	movs	r2, #4
 800249a:	4013      	ands	r3, r2
 800249c:	d009      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800249e:	4b10      	ldr	r3, [pc, #64]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a2:	4a15      	ldr	r2, [pc, #84]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	0019      	movs	r1, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024ae:	430a      	orrs	r2, r1
 80024b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2280      	movs	r2, #128	@ 0x80
 80024b8:	4013      	ands	r3, r2
 80024ba:	d009      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80024bc:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	22e0      	movs	r2, #224	@ 0xe0
 80024c2:	4393      	bics	r3, r2
 80024c4:	0019      	movs	r1, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	4b05      	ldr	r3, [pc, #20]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024cc:	430a      	orrs	r2, r1
 80024ce:	601a      	str	r2, [r3, #0]
  }
  return status;
 80024d0:	2312      	movs	r3, #18
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	781b      	ldrb	r3, [r3, #0]
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b006      	add	sp, #24
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	40021000 	.word	0x40021000
 80024e4:	fffffcff 	.word	0xfffffcff
 80024e8:	fffeffff 	.word	0xfffeffff
 80024ec:	00001388 	.word	0x00001388
 80024f0:	efffffff 	.word	0xefffffff
 80024f4:	ffffcfff 	.word	0xffffcfff
 80024f8:	ffff3fff 	.word	0xffff3fff

080024fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e0a8      	b.n	8002660 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002512:	2b00      	cmp	r3, #0
 8002514:	d109      	bne.n	800252a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	2382      	movs	r3, #130	@ 0x82
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	429a      	cmp	r2, r3
 8002520:	d009      	beq.n	8002536 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	61da      	str	r2, [r3, #28]
 8002528:	e005      	b.n	8002536 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	225d      	movs	r2, #93	@ 0x5d
 8002540:	5c9b      	ldrb	r3, [r3, r2]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d107      	bne.n	8002558 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	225c      	movs	r2, #92	@ 0x5c
 800254c:	2100      	movs	r1, #0
 800254e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	0018      	movs	r0, r3
 8002554:	f7fe fac4 	bl	8000ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	225d      	movs	r2, #93	@ 0x5d
 800255c:	2102      	movs	r1, #2
 800255e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2140      	movs	r1, #64	@ 0x40
 800256c:	438a      	bics	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	23e0      	movs	r3, #224	@ 0xe0
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	429a      	cmp	r2, r3
 800257a:	d902      	bls.n	8002582 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800257c:	2300      	movs	r3, #0
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	e002      	b.n	8002588 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002582:	2380      	movs	r3, #128	@ 0x80
 8002584:	015b      	lsls	r3, r3, #5
 8002586:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	23f0      	movs	r3, #240	@ 0xf0
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	429a      	cmp	r2, r3
 8002592:	d008      	beq.n	80025a6 <HAL_SPI_Init+0xaa>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68da      	ldr	r2, [r3, #12]
 8002598:	23e0      	movs	r3, #224	@ 0xe0
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	429a      	cmp	r2, r3
 800259e:	d002      	beq.n	80025a6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	2382      	movs	r3, #130	@ 0x82
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	401a      	ands	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6899      	ldr	r1, [r3, #8]
 80025b4:	2384      	movs	r3, #132	@ 0x84
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	400b      	ands	r3, r1
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	2102      	movs	r1, #2
 80025c2:	400b      	ands	r3, r1
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	2101      	movs	r1, #1
 80025cc:	400b      	ands	r3, r1
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6999      	ldr	r1, [r3, #24]
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	400b      	ands	r3, r1
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	2138      	movs	r1, #56	@ 0x38
 80025e2:	400b      	ands	r3, r1
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	2180      	movs	r1, #128	@ 0x80
 80025ec:	400b      	ands	r3, r1
 80025ee:	431a      	orrs	r2, r3
 80025f0:	0011      	movs	r1, r2
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	019b      	lsls	r3, r3, #6
 80025fa:	401a      	ands	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	0c1b      	lsrs	r3, r3, #16
 800260a:	2204      	movs	r2, #4
 800260c:	401a      	ands	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	2110      	movs	r1, #16
 8002614:	400b      	ands	r3, r1
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800261c:	2108      	movs	r1, #8
 800261e:	400b      	ands	r3, r1
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68d9      	ldr	r1, [r3, #12]
 8002626:	23f0      	movs	r3, #240	@ 0xf0
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	400b      	ands	r3, r1
 800262c:	431a      	orrs	r2, r3
 800262e:	0011      	movs	r1, r2
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	015b      	lsls	r3, r3, #5
 8002636:	401a      	ands	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	69da      	ldr	r2, [r3, #28]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4907      	ldr	r1, [pc, #28]	@ (8002668 <HAL_SPI_Init+0x16c>)
 800264c:	400a      	ands	r2, r1
 800264e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	225d      	movs	r2, #93	@ 0x5d
 800265a:	2101      	movs	r1, #1
 800265c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	0018      	movs	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	b004      	add	sp, #16
 8002666:	bd80      	pop	{r7, pc}
 8002668:	fffff7ff 	.word	0xfffff7ff

0800266c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e04a      	b.n	8002714 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	223d      	movs	r2, #61	@ 0x3d
 8002682:	5c9b      	ldrb	r3, [r3, r2]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d107      	bne.n	800269a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	223c      	movs	r2, #60	@ 0x3c
 800268e:	2100      	movs	r1, #0
 8002690:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	0018      	movs	r0, r3
 8002696:	f7fe fa83 	bl	8000ba0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	223d      	movs	r2, #61	@ 0x3d
 800269e:	2102      	movs	r1, #2
 80026a0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3304      	adds	r3, #4
 80026aa:	0019      	movs	r1, r3
 80026ac:	0010      	movs	r0, r2
 80026ae:	f000 fb43 	bl	8002d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2248      	movs	r2, #72	@ 0x48
 80026b6:	2101      	movs	r1, #1
 80026b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	223e      	movs	r2, #62	@ 0x3e
 80026be:	2101      	movs	r1, #1
 80026c0:	5499      	strb	r1, [r3, r2]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	223f      	movs	r2, #63	@ 0x3f
 80026c6:	2101      	movs	r1, #1
 80026c8:	5499      	strb	r1, [r3, r2]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2240      	movs	r2, #64	@ 0x40
 80026ce:	2101      	movs	r1, #1
 80026d0:	5499      	strb	r1, [r3, r2]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2241      	movs	r2, #65	@ 0x41
 80026d6:	2101      	movs	r1, #1
 80026d8:	5499      	strb	r1, [r3, r2]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2242      	movs	r2, #66	@ 0x42
 80026de:	2101      	movs	r1, #1
 80026e0:	5499      	strb	r1, [r3, r2]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2243      	movs	r2, #67	@ 0x43
 80026e6:	2101      	movs	r1, #1
 80026e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2244      	movs	r2, #68	@ 0x44
 80026ee:	2101      	movs	r1, #1
 80026f0:	5499      	strb	r1, [r3, r2]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2245      	movs	r2, #69	@ 0x45
 80026f6:	2101      	movs	r1, #1
 80026f8:	5499      	strb	r1, [r3, r2]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2246      	movs	r2, #70	@ 0x46
 80026fe:	2101      	movs	r1, #1
 8002700:	5499      	strb	r1, [r3, r2]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2247      	movs	r2, #71	@ 0x47
 8002706:	2101      	movs	r1, #1
 8002708:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	223d      	movs	r2, #61	@ 0x3d
 800270e:	2101      	movs	r1, #1
 8002710:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	0018      	movs	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	b002      	add	sp, #8
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e04a      	b.n	80027c4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	223d      	movs	r2, #61	@ 0x3d
 8002732:	5c9b      	ldrb	r3, [r3, r2]
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d107      	bne.n	800274a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	223c      	movs	r2, #60	@ 0x3c
 800273e:	2100      	movs	r1, #0
 8002740:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	0018      	movs	r0, r3
 8002746:	f000 f841 	bl	80027cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	223d      	movs	r2, #61	@ 0x3d
 800274e:	2102      	movs	r1, #2
 8002750:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3304      	adds	r3, #4
 800275a:	0019      	movs	r1, r3
 800275c:	0010      	movs	r0, r2
 800275e:	f000 faeb 	bl	8002d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2248      	movs	r2, #72	@ 0x48
 8002766:	2101      	movs	r1, #1
 8002768:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	223e      	movs	r2, #62	@ 0x3e
 800276e:	2101      	movs	r1, #1
 8002770:	5499      	strb	r1, [r3, r2]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	223f      	movs	r2, #63	@ 0x3f
 8002776:	2101      	movs	r1, #1
 8002778:	5499      	strb	r1, [r3, r2]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2240      	movs	r2, #64	@ 0x40
 800277e:	2101      	movs	r1, #1
 8002780:	5499      	strb	r1, [r3, r2]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2241      	movs	r2, #65	@ 0x41
 8002786:	2101      	movs	r1, #1
 8002788:	5499      	strb	r1, [r3, r2]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2242      	movs	r2, #66	@ 0x42
 800278e:	2101      	movs	r1, #1
 8002790:	5499      	strb	r1, [r3, r2]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2243      	movs	r2, #67	@ 0x43
 8002796:	2101      	movs	r1, #1
 8002798:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2244      	movs	r2, #68	@ 0x44
 800279e:	2101      	movs	r1, #1
 80027a0:	5499      	strb	r1, [r3, r2]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2245      	movs	r2, #69	@ 0x45
 80027a6:	2101      	movs	r1, #1
 80027a8:	5499      	strb	r1, [r3, r2]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2246      	movs	r2, #70	@ 0x46
 80027ae:	2101      	movs	r1, #1
 80027b0:	5499      	strb	r1, [r3, r2]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2247      	movs	r2, #71	@ 0x47
 80027b6:	2101      	movs	r1, #1
 80027b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	223d      	movs	r2, #61	@ 0x3d
 80027be:	2101      	movs	r1, #1
 80027c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b002      	add	sp, #8
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80027d4:	46c0      	nop			@ (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b002      	add	sp, #8
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d108      	bne.n	80027fe <HAL_TIM_PWM_Start+0x22>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	223e      	movs	r2, #62	@ 0x3e
 80027f0:	5c9b      	ldrb	r3, [r3, r2]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3b01      	subs	r3, #1
 80027f6:	1e5a      	subs	r2, r3, #1
 80027f8:	4193      	sbcs	r3, r2
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	e037      	b.n	800286e <HAL_TIM_PWM_Start+0x92>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	2b04      	cmp	r3, #4
 8002802:	d108      	bne.n	8002816 <HAL_TIM_PWM_Start+0x3a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	223f      	movs	r2, #63	@ 0x3f
 8002808:	5c9b      	ldrb	r3, [r3, r2]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	1e5a      	subs	r2, r3, #1
 8002810:	4193      	sbcs	r3, r2
 8002812:	b2db      	uxtb	r3, r3
 8002814:	e02b      	b.n	800286e <HAL_TIM_PWM_Start+0x92>
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2b08      	cmp	r3, #8
 800281a:	d108      	bne.n	800282e <HAL_TIM_PWM_Start+0x52>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2240      	movs	r2, #64	@ 0x40
 8002820:	5c9b      	ldrb	r3, [r3, r2]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	1e5a      	subs	r2, r3, #1
 8002828:	4193      	sbcs	r3, r2
 800282a:	b2db      	uxtb	r3, r3
 800282c:	e01f      	b.n	800286e <HAL_TIM_PWM_Start+0x92>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2b0c      	cmp	r3, #12
 8002832:	d108      	bne.n	8002846 <HAL_TIM_PWM_Start+0x6a>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2241      	movs	r2, #65	@ 0x41
 8002838:	5c9b      	ldrb	r3, [r3, r2]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	1e5a      	subs	r2, r3, #1
 8002840:	4193      	sbcs	r3, r2
 8002842:	b2db      	uxtb	r3, r3
 8002844:	e013      	b.n	800286e <HAL_TIM_PWM_Start+0x92>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b10      	cmp	r3, #16
 800284a:	d108      	bne.n	800285e <HAL_TIM_PWM_Start+0x82>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2242      	movs	r2, #66	@ 0x42
 8002850:	5c9b      	ldrb	r3, [r3, r2]
 8002852:	b2db      	uxtb	r3, r3
 8002854:	3b01      	subs	r3, #1
 8002856:	1e5a      	subs	r2, r3, #1
 8002858:	4193      	sbcs	r3, r2
 800285a:	b2db      	uxtb	r3, r3
 800285c:	e007      	b.n	800286e <HAL_TIM_PWM_Start+0x92>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2243      	movs	r2, #67	@ 0x43
 8002862:	5c9b      	ldrb	r3, [r3, r2]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	3b01      	subs	r3, #1
 8002868:	1e5a      	subs	r2, r3, #1
 800286a:	4193      	sbcs	r3, r2
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e07b      	b.n	800296e <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d104      	bne.n	8002886 <HAL_TIM_PWM_Start+0xaa>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	223e      	movs	r2, #62	@ 0x3e
 8002880:	2102      	movs	r1, #2
 8002882:	5499      	strb	r1, [r3, r2]
 8002884:	e023      	b.n	80028ce <HAL_TIM_PWM_Start+0xf2>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b04      	cmp	r3, #4
 800288a:	d104      	bne.n	8002896 <HAL_TIM_PWM_Start+0xba>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	223f      	movs	r2, #63	@ 0x3f
 8002890:	2102      	movs	r1, #2
 8002892:	5499      	strb	r1, [r3, r2]
 8002894:	e01b      	b.n	80028ce <HAL_TIM_PWM_Start+0xf2>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	2b08      	cmp	r3, #8
 800289a:	d104      	bne.n	80028a6 <HAL_TIM_PWM_Start+0xca>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2240      	movs	r2, #64	@ 0x40
 80028a0:	2102      	movs	r1, #2
 80028a2:	5499      	strb	r1, [r3, r2]
 80028a4:	e013      	b.n	80028ce <HAL_TIM_PWM_Start+0xf2>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2b0c      	cmp	r3, #12
 80028aa:	d104      	bne.n	80028b6 <HAL_TIM_PWM_Start+0xda>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2241      	movs	r2, #65	@ 0x41
 80028b0:	2102      	movs	r1, #2
 80028b2:	5499      	strb	r1, [r3, r2]
 80028b4:	e00b      	b.n	80028ce <HAL_TIM_PWM_Start+0xf2>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b10      	cmp	r3, #16
 80028ba:	d104      	bne.n	80028c6 <HAL_TIM_PWM_Start+0xea>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2242      	movs	r2, #66	@ 0x42
 80028c0:	2102      	movs	r1, #2
 80028c2:	5499      	strb	r1, [r3, r2]
 80028c4:	e003      	b.n	80028ce <HAL_TIM_PWM_Start+0xf2>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2243      	movs	r2, #67	@ 0x43
 80028ca:	2102      	movs	r1, #2
 80028cc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6839      	ldr	r1, [r7, #0]
 80028d4:	2201      	movs	r2, #1
 80028d6:	0018      	movs	r0, r3
 80028d8:	f000 fdd8 	bl	800348c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a25      	ldr	r2, [pc, #148]	@ (8002978 <HAL_TIM_PWM_Start+0x19c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d009      	beq.n	80028fa <HAL_TIM_PWM_Start+0x11e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a24      	ldr	r2, [pc, #144]	@ (800297c <HAL_TIM_PWM_Start+0x1a0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d004      	beq.n	80028fa <HAL_TIM_PWM_Start+0x11e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a22      	ldr	r2, [pc, #136]	@ (8002980 <HAL_TIM_PWM_Start+0x1a4>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_TIM_PWM_Start+0x122>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <HAL_TIM_PWM_Start+0x124>
 80028fe:	2300      	movs	r3, #0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d008      	beq.n	8002916 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2180      	movs	r1, #128	@ 0x80
 8002910:	0209      	lsls	r1, r1, #8
 8002912:	430a      	orrs	r2, r1
 8002914:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a17      	ldr	r2, [pc, #92]	@ (8002978 <HAL_TIM_PWM_Start+0x19c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d004      	beq.n	800292a <HAL_TIM_PWM_Start+0x14e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <HAL_TIM_PWM_Start+0x1a8>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d116      	bne.n	8002958 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	4a15      	ldr	r2, [pc, #84]	@ (8002988 <HAL_TIM_PWM_Start+0x1ac>)
 8002932:	4013      	ands	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2b06      	cmp	r3, #6
 800293a:	d016      	beq.n	800296a <HAL_TIM_PWM_Start+0x18e>
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	2380      	movs	r3, #128	@ 0x80
 8002940:	025b      	lsls	r3, r3, #9
 8002942:	429a      	cmp	r2, r3
 8002944:	d011      	beq.n	800296a <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2101      	movs	r1, #1
 8002952:	430a      	orrs	r2, r1
 8002954:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002956:	e008      	b.n	800296a <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2101      	movs	r1, #1
 8002964:	430a      	orrs	r2, r1
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	e000      	b.n	800296c <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800296a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	0018      	movs	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	b004      	add	sp, #16
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			@ (mov r8, r8)
 8002978:	40012c00 	.word	0x40012c00
 800297c:	40014400 	.word	0x40014400
 8002980:	40014800 	.word	0x40014800
 8002984:	40000400 	.word	0x40000400
 8002988:	00010007 	.word	0x00010007

0800298c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002998:	2317      	movs	r3, #23
 800299a:	18fb      	adds	r3, r7, r3
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	223c      	movs	r2, #60	@ 0x3c
 80029a4:	5c9b      	ldrb	r3, [r3, r2]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d101      	bne.n	80029ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80029aa:	2302      	movs	r3, #2
 80029ac:	e0e5      	b.n	8002b7a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	223c      	movs	r2, #60	@ 0x3c
 80029b2:	2101      	movs	r1, #1
 80029b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b14      	cmp	r3, #20
 80029ba:	d900      	bls.n	80029be <HAL_TIM_PWM_ConfigChannel+0x32>
 80029bc:	e0d1      	b.n	8002b62 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	009a      	lsls	r2, r3, #2
 80029c2:	4b70      	ldr	r3, [pc, #448]	@ (8002b84 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80029c4:	18d3      	adds	r3, r2, r3
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	0011      	movs	r1, r2
 80029d2:	0018      	movs	r0, r3
 80029d4:	f000 fa22 	bl	8002e1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699a      	ldr	r2, [r3, #24]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2108      	movs	r1, #8
 80029e4:	430a      	orrs	r2, r1
 80029e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2104      	movs	r1, #4
 80029f4:	438a      	bics	r2, r1
 80029f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6999      	ldr	r1, [r3, #24]
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	619a      	str	r2, [r3, #24]
      break;
 8002a0a:	e0af      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	0011      	movs	r1, r2
 8002a14:	0018      	movs	r0, r3
 8002a16:	f000 fa81 	bl	8002f1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699a      	ldr	r2, [r3, #24]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2180      	movs	r1, #128	@ 0x80
 8002a26:	0109      	lsls	r1, r1, #4
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	699a      	ldr	r2, [r3, #24]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4954      	ldr	r1, [pc, #336]	@ (8002b88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002a38:	400a      	ands	r2, r1
 8002a3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6999      	ldr	r1, [r3, #24]
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	021a      	lsls	r2, r3, #8
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	619a      	str	r2, [r3, #24]
      break;
 8002a50:	e08c      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	0011      	movs	r1, r2
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f000 fadc 	bl	8003018 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	69da      	ldr	r2, [r3, #28]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2108      	movs	r1, #8
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	69da      	ldr	r2, [r3, #28]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2104      	movs	r1, #4
 8002a7c:	438a      	bics	r2, r1
 8002a7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	69d9      	ldr	r1, [r3, #28]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	61da      	str	r2, [r3, #28]
      break;
 8002a92:	e06b      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	0011      	movs	r1, r2
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f000 fb3d 	bl	800311c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69da      	ldr	r2, [r3, #28]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2180      	movs	r1, #128	@ 0x80
 8002aae:	0109      	lsls	r1, r1, #4
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69da      	ldr	r2, [r3, #28]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4932      	ldr	r1, [pc, #200]	@ (8002b88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002ac0:	400a      	ands	r2, r1
 8002ac2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	69d9      	ldr	r1, [r3, #28]
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	021a      	lsls	r2, r3, #8
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	61da      	str	r2, [r3, #28]
      break;
 8002ad8:	e048      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	0011      	movs	r1, r2
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f000 fb7e 	bl	80031e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2108      	movs	r1, #8
 8002af4:	430a      	orrs	r2, r1
 8002af6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2104      	movs	r1, #4
 8002b04:	438a      	bics	r2, r1
 8002b06:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002b1a:	e027      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	0011      	movs	r1, r2
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 fbb7 	bl	8003298 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2180      	movs	r1, #128	@ 0x80
 8002b36:	0109      	lsls	r1, r1, #4
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4910      	ldr	r1, [pc, #64]	@ (8002b88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002b48:	400a      	ands	r2, r1
 8002b4a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	021a      	lsls	r2, r3, #8
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002b60:	e004      	b.n	8002b6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002b62:	2317      	movs	r3, #23
 8002b64:	18fb      	adds	r3, r7, r3
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]
      break;
 8002b6a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	223c      	movs	r2, #60	@ 0x3c
 8002b70:	2100      	movs	r1, #0
 8002b72:	5499      	strb	r1, [r3, r2]

  return status;
 8002b74:	2317      	movs	r3, #23
 8002b76:	18fb      	adds	r3, r7, r3
 8002b78:	781b      	ldrb	r3, [r3, #0]
}
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b006      	add	sp, #24
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			@ (mov r8, r8)
 8002b84:	080040ac 	.word	0x080040ac
 8002b88:	fffffbff 	.word	0xfffffbff

08002b8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b96:	230f      	movs	r3, #15
 8002b98:	18fb      	adds	r3, r7, r3
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	223c      	movs	r2, #60	@ 0x3c
 8002ba2:	5c9b      	ldrb	r3, [r3, r2]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_TIM_ConfigClockSource+0x20>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e0bc      	b.n	8002d26 <HAL_TIM_ConfigClockSource+0x19a>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	223c      	movs	r2, #60	@ 0x3c
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	223d      	movs	r2, #61	@ 0x3d
 8002bb8:	2102      	movs	r1, #2
 8002bba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4a5a      	ldr	r2, [pc, #360]	@ (8002d30 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4a59      	ldr	r2, [pc, #356]	@ (8002d34 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2280      	movs	r2, #128	@ 0x80
 8002be2:	0192      	lsls	r2, r2, #6
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d040      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0xde>
 8002be8:	2280      	movs	r2, #128	@ 0x80
 8002bea:	0192      	lsls	r2, r2, #6
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d900      	bls.n	8002bf2 <HAL_TIM_ConfigClockSource+0x66>
 8002bf0:	e088      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002bf2:	2280      	movs	r2, #128	@ 0x80
 8002bf4:	0152      	lsls	r2, r2, #5
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d100      	bne.n	8002bfc <HAL_TIM_ConfigClockSource+0x70>
 8002bfa:	e088      	b.n	8002d0e <HAL_TIM_ConfigClockSource+0x182>
 8002bfc:	2280      	movs	r2, #128	@ 0x80
 8002bfe:	0152      	lsls	r2, r2, #5
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d900      	bls.n	8002c06 <HAL_TIM_ConfigClockSource+0x7a>
 8002c04:	e07e      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c06:	2b70      	cmp	r3, #112	@ 0x70
 8002c08:	d018      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0xb0>
 8002c0a:	d900      	bls.n	8002c0e <HAL_TIM_ConfigClockSource+0x82>
 8002c0c:	e07a      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c0e:	2b60      	cmp	r3, #96	@ 0x60
 8002c10:	d04f      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x126>
 8002c12:	d900      	bls.n	8002c16 <HAL_TIM_ConfigClockSource+0x8a>
 8002c14:	e076      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c16:	2b50      	cmp	r3, #80	@ 0x50
 8002c18:	d03b      	beq.n	8002c92 <HAL_TIM_ConfigClockSource+0x106>
 8002c1a:	d900      	bls.n	8002c1e <HAL_TIM_ConfigClockSource+0x92>
 8002c1c:	e072      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c1e:	2b40      	cmp	r3, #64	@ 0x40
 8002c20:	d057      	beq.n	8002cd2 <HAL_TIM_ConfigClockSource+0x146>
 8002c22:	d900      	bls.n	8002c26 <HAL_TIM_ConfigClockSource+0x9a>
 8002c24:	e06e      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c26:	2b30      	cmp	r3, #48	@ 0x30
 8002c28:	d063      	beq.n	8002cf2 <HAL_TIM_ConfigClockSource+0x166>
 8002c2a:	d86b      	bhi.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c2c:	2b20      	cmp	r3, #32
 8002c2e:	d060      	beq.n	8002cf2 <HAL_TIM_ConfigClockSource+0x166>
 8002c30:	d868      	bhi.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d05d      	beq.n	8002cf2 <HAL_TIM_ConfigClockSource+0x166>
 8002c36:	2b10      	cmp	r3, #16
 8002c38:	d05b      	beq.n	8002cf2 <HAL_TIM_ConfigClockSource+0x166>
 8002c3a:	e063      	b.n	8002d04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c4c:	f000 fbfe 	bl	800344c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2277      	movs	r2, #119	@ 0x77
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	609a      	str	r2, [r3, #8]
      break;
 8002c68:	e052      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c7a:	f000 fbe7 	bl	800344c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2180      	movs	r1, #128	@ 0x80
 8002c8a:	01c9      	lsls	r1, r1, #7
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	609a      	str	r2, [r3, #8]
      break;
 8002c90:	e03e      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c9e:	001a      	movs	r2, r3
 8002ca0:	f000 fb58 	bl	8003354 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2150      	movs	r1, #80	@ 0x50
 8002caa:	0018      	movs	r0, r3
 8002cac:	f000 fbb2 	bl	8003414 <TIM_ITRx_SetConfig>
      break;
 8002cb0:	e02e      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cbe:	001a      	movs	r2, r3
 8002cc0:	f000 fb76 	bl	80033b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2160      	movs	r1, #96	@ 0x60
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f000 fba2 	bl	8003414 <TIM_ITRx_SetConfig>
      break;
 8002cd0:	e01e      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cde:	001a      	movs	r2, r3
 8002ce0:	f000 fb38 	bl	8003354 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2140      	movs	r1, #64	@ 0x40
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 fb92 	bl	8003414 <TIM_ITRx_SetConfig>
      break;
 8002cf0:	e00e      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	0019      	movs	r1, r3
 8002cfc:	0010      	movs	r0, r2
 8002cfe:	f000 fb89 	bl	8003414 <TIM_ITRx_SetConfig>
      break;
 8002d02:	e005      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002d04:	230f      	movs	r3, #15
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
      break;
 8002d0c:	e000      	b.n	8002d10 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002d0e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	223d      	movs	r2, #61	@ 0x3d
 8002d14:	2101      	movs	r1, #1
 8002d16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	223c      	movs	r2, #60	@ 0x3c
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5499      	strb	r1, [r3, r2]

  return status;
 8002d20:	230f      	movs	r3, #15
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	781b      	ldrb	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	ffceff88 	.word	0xffceff88
 8002d34:	ffff00ff 	.word	0xffff00ff

08002d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002e04 <TIM_Base_SetConfig+0xcc>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d003      	beq.n	8002d58 <TIM_Base_SetConfig+0x20>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a2d      	ldr	r2, [pc, #180]	@ (8002e08 <TIM_Base_SetConfig+0xd0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d108      	bne.n	8002d6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2270      	movs	r2, #112	@ 0x70
 8002d5c:	4393      	bics	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a25      	ldr	r2, [pc, #148]	@ (8002e04 <TIM_Base_SetConfig+0xcc>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00f      	beq.n	8002d92 <TIM_Base_SetConfig+0x5a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a24      	ldr	r2, [pc, #144]	@ (8002e08 <TIM_Base_SetConfig+0xd0>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00b      	beq.n	8002d92 <TIM_Base_SetConfig+0x5a>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a23      	ldr	r2, [pc, #140]	@ (8002e0c <TIM_Base_SetConfig+0xd4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d007      	beq.n	8002d92 <TIM_Base_SetConfig+0x5a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a22      	ldr	r2, [pc, #136]	@ (8002e10 <TIM_Base_SetConfig+0xd8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d003      	beq.n	8002d92 <TIM_Base_SetConfig+0x5a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a21      	ldr	r2, [pc, #132]	@ (8002e14 <TIM_Base_SetConfig+0xdc>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d108      	bne.n	8002da4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	4a20      	ldr	r2, [pc, #128]	@ (8002e18 <TIM_Base_SetConfig+0xe0>)
 8002d96:	4013      	ands	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2280      	movs	r2, #128	@ 0x80
 8002da8:	4393      	bics	r3, r2
 8002daa:	001a      	movs	r2, r3
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e04 <TIM_Base_SetConfig+0xcc>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d007      	beq.n	8002ddc <TIM_Base_SetConfig+0xa4>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a10      	ldr	r2, [pc, #64]	@ (8002e10 <TIM_Base_SetConfig+0xd8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d003      	beq.n	8002ddc <TIM_Base_SetConfig+0xa4>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e14 <TIM_Base_SetConfig+0xdc>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d103      	bne.n	8002de4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2204      	movs	r2, #4
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	601a      	str	r2, [r3, #0]
}
 8002dfc:	46c0      	nop			@ (mov r8, r8)
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	b004      	add	sp, #16
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	40000400 	.word	0x40000400
 8002e0c:	40002000 	.word	0x40002000
 8002e10:	40014400 	.word	0x40014400
 8002e14:	40014800 	.word	0x40014800
 8002e18:	fffffcff 	.word	0xfffffcff

08002e1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	2201      	movs	r2, #1
 8002e32:	4393      	bics	r3, r2
 8002e34:	001a      	movs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4a2e      	ldr	r2, [pc, #184]	@ (8002f04 <TIM_OC1_SetConfig+0xe8>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2203      	movs	r2, #3
 8002e52:	4393      	bics	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	2202      	movs	r2, #2
 8002e64:	4393      	bics	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a24      	ldr	r2, [pc, #144]	@ (8002f08 <TIM_OC1_SetConfig+0xec>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d007      	beq.n	8002e8a <TIM_OC1_SetConfig+0x6e>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a23      	ldr	r2, [pc, #140]	@ (8002f0c <TIM_OC1_SetConfig+0xf0>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d003      	beq.n	8002e8a <TIM_OC1_SetConfig+0x6e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a22      	ldr	r2, [pc, #136]	@ (8002f10 <TIM_OC1_SetConfig+0xf4>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d10c      	bne.n	8002ea4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2208      	movs	r2, #8
 8002e8e:	4393      	bics	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2204      	movs	r2, #4
 8002ea0:	4393      	bics	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a18      	ldr	r2, [pc, #96]	@ (8002f08 <TIM_OC1_SetConfig+0xec>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d007      	beq.n	8002ebc <TIM_OC1_SetConfig+0xa0>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a17      	ldr	r2, [pc, #92]	@ (8002f0c <TIM_OC1_SetConfig+0xf0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d003      	beq.n	8002ebc <TIM_OC1_SetConfig+0xa0>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a16      	ldr	r2, [pc, #88]	@ (8002f10 <TIM_OC1_SetConfig+0xf4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d111      	bne.n	8002ee0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	4a15      	ldr	r2, [pc, #84]	@ (8002f14 <TIM_OC1_SetConfig+0xf8>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	4a14      	ldr	r2, [pc, #80]	@ (8002f18 <TIM_OC1_SetConfig+0xfc>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	693a      	ldr	r2, [r7, #16]
 8002ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	621a      	str	r2, [r3, #32]
}
 8002efa:	46c0      	nop			@ (mov r8, r8)
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b006      	add	sp, #24
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	fffeff8f 	.word	0xfffeff8f
 8002f08:	40012c00 	.word	0x40012c00
 8002f0c:	40014400 	.word	0x40014400
 8002f10:	40014800 	.word	0x40014800
 8002f14:	fffffeff 	.word	0xfffffeff
 8002f18:	fffffdff 	.word	0xfffffdff

08002f1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	2210      	movs	r2, #16
 8002f32:	4393      	bics	r3, r2
 8002f34:	001a      	movs	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a2c      	ldr	r2, [pc, #176]	@ (8002ffc <TIM_OC2_SetConfig+0xe0>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4a2b      	ldr	r2, [pc, #172]	@ (8003000 <TIM_OC2_SetConfig+0xe4>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	021b      	lsls	r3, r3, #8
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2220      	movs	r2, #32
 8002f66:	4393      	bics	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a22      	ldr	r2, [pc, #136]	@ (8003004 <TIM_OC2_SetConfig+0xe8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d10d      	bne.n	8002f9a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2280      	movs	r2, #128	@ 0x80
 8002f82:	4393      	bics	r3, r2
 8002f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2240      	movs	r2, #64	@ 0x40
 8002f96:	4393      	bics	r3, r2
 8002f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a19      	ldr	r2, [pc, #100]	@ (8003004 <TIM_OC2_SetConfig+0xe8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <TIM_OC2_SetConfig+0x96>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a18      	ldr	r2, [pc, #96]	@ (8003008 <TIM_OC2_SetConfig+0xec>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d003      	beq.n	8002fb2 <TIM_OC2_SetConfig+0x96>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a17      	ldr	r2, [pc, #92]	@ (800300c <TIM_OC2_SetConfig+0xf0>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d113      	bne.n	8002fda <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <TIM_OC2_SetConfig+0xf4>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	4a15      	ldr	r2, [pc, #84]	@ (8003014 <TIM_OC2_SetConfig+0xf8>)
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	621a      	str	r2, [r3, #32]
}
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b006      	add	sp, #24
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	feff8fff 	.word	0xfeff8fff
 8003000:	fffffcff 	.word	0xfffffcff
 8003004:	40012c00 	.word	0x40012c00
 8003008:	40014400 	.word	0x40014400
 800300c:	40014800 	.word	0x40014800
 8003010:	fffffbff 	.word	0xfffffbff
 8003014:	fffff7ff 	.word	0xfffff7ff

08003018 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	4a31      	ldr	r2, [pc, #196]	@ (80030f4 <TIM_OC3_SetConfig+0xdc>)
 800302e:	401a      	ands	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4a2d      	ldr	r2, [pc, #180]	@ (80030f8 <TIM_OC3_SetConfig+0xe0>)
 8003044:	4013      	ands	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2203      	movs	r2, #3
 800304c:	4393      	bics	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	4a27      	ldr	r2, [pc, #156]	@ (80030fc <TIM_OC3_SetConfig+0xe4>)
 800305e:	4013      	ands	r3, r2
 8003060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	021b      	lsls	r3, r3, #8
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	4313      	orrs	r3, r2
 800306c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a23      	ldr	r2, [pc, #140]	@ (8003100 <TIM_OC3_SetConfig+0xe8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d10d      	bne.n	8003092 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	4a22      	ldr	r2, [pc, #136]	@ (8003104 <TIM_OC3_SetConfig+0xec>)
 800307a:	4013      	ands	r3, r2
 800307c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	4a1e      	ldr	r2, [pc, #120]	@ (8003108 <TIM_OC3_SetConfig+0xf0>)
 800308e:	4013      	ands	r3, r2
 8003090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a1a      	ldr	r2, [pc, #104]	@ (8003100 <TIM_OC3_SetConfig+0xe8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d007      	beq.n	80030aa <TIM_OC3_SetConfig+0x92>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a1b      	ldr	r2, [pc, #108]	@ (800310c <TIM_OC3_SetConfig+0xf4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d003      	beq.n	80030aa <TIM_OC3_SetConfig+0x92>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003110 <TIM_OC3_SetConfig+0xf8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d113      	bne.n	80030d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4a19      	ldr	r2, [pc, #100]	@ (8003114 <TIM_OC3_SetConfig+0xfc>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4a18      	ldr	r2, [pc, #96]	@ (8003118 <TIM_OC3_SetConfig+0x100>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	621a      	str	r2, [r3, #32]
}
 80030ec:	46c0      	nop			@ (mov r8, r8)
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b006      	add	sp, #24
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	fffffeff 	.word	0xfffffeff
 80030f8:	fffeff8f 	.word	0xfffeff8f
 80030fc:	fffffdff 	.word	0xfffffdff
 8003100:	40012c00 	.word	0x40012c00
 8003104:	fffff7ff 	.word	0xfffff7ff
 8003108:	fffffbff 	.word	0xfffffbff
 800310c:	40014400 	.word	0x40014400
 8003110:	40014800 	.word	0x40014800
 8003114:	ffffefff 	.word	0xffffefff
 8003118:	ffffdfff 	.word	0xffffdfff

0800311c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	4a24      	ldr	r2, [pc, #144]	@ (80031c4 <TIM_OC4_SetConfig+0xa8>)
 8003132:	401a      	ands	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4a20      	ldr	r2, [pc, #128]	@ (80031c8 <TIM_OC4_SetConfig+0xac>)
 8003148:	4013      	ands	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4a1f      	ldr	r2, [pc, #124]	@ (80031cc <TIM_OC4_SetConfig+0xb0>)
 8003150:	4013      	ands	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	021b      	lsls	r3, r3, #8
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	4313      	orrs	r3, r2
 800315e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4a1b      	ldr	r2, [pc, #108]	@ (80031d0 <TIM_OC4_SetConfig+0xb4>)
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	031b      	lsls	r3, r3, #12
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	4313      	orrs	r3, r2
 8003172:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a17      	ldr	r2, [pc, #92]	@ (80031d4 <TIM_OC4_SetConfig+0xb8>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d007      	beq.n	800318c <TIM_OC4_SetConfig+0x70>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a16      	ldr	r2, [pc, #88]	@ (80031d8 <TIM_OC4_SetConfig+0xbc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d003      	beq.n	800318c <TIM_OC4_SetConfig+0x70>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a15      	ldr	r2, [pc, #84]	@ (80031dc <TIM_OC4_SetConfig+0xc0>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d109      	bne.n	80031a0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	4a14      	ldr	r2, [pc, #80]	@ (80031e0 <TIM_OC4_SetConfig+0xc4>)
 8003190:	4013      	ands	r3, r2
 8003192:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	019b      	lsls	r3, r3, #6
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	621a      	str	r2, [r3, #32]
}
 80031ba:	46c0      	nop			@ (mov r8, r8)
 80031bc:	46bd      	mov	sp, r7
 80031be:	b006      	add	sp, #24
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	ffffefff 	.word	0xffffefff
 80031c8:	feff8fff 	.word	0xfeff8fff
 80031cc:	fffffcff 	.word	0xfffffcff
 80031d0:	ffffdfff 	.word	0xffffdfff
 80031d4:	40012c00 	.word	0x40012c00
 80031d8:	40014400 	.word	0x40014400
 80031dc:	40014800 	.word	0x40014800
 80031e0:	ffffbfff 	.word	0xffffbfff

080031e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4a21      	ldr	r2, [pc, #132]	@ (8003280 <TIM_OC5_SetConfig+0x9c>)
 80031fa:	401a      	ands	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a1d      	ldr	r2, [pc, #116]	@ (8003284 <TIM_OC5_SetConfig+0xa0>)
 8003210:	4013      	ands	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4313      	orrs	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4a19      	ldr	r2, [pc, #100]	@ (8003288 <TIM_OC5_SetConfig+0xa4>)
 8003222:	4013      	ands	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	041b      	lsls	r3, r3, #16
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4313      	orrs	r3, r2
 8003230:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a15      	ldr	r2, [pc, #84]	@ (800328c <TIM_OC5_SetConfig+0xa8>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d007      	beq.n	800324a <TIM_OC5_SetConfig+0x66>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a14      	ldr	r2, [pc, #80]	@ (8003290 <TIM_OC5_SetConfig+0xac>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d003      	beq.n	800324a <TIM_OC5_SetConfig+0x66>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a13      	ldr	r2, [pc, #76]	@ (8003294 <TIM_OC5_SetConfig+0xb0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d109      	bne.n	800325e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	4a0c      	ldr	r2, [pc, #48]	@ (8003280 <TIM_OC5_SetConfig+0x9c>)
 800324e:	4013      	ands	r3, r2
 8003250:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	021b      	lsls	r3, r3, #8
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	4313      	orrs	r3, r2
 800325c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	697a      	ldr	r2, [r7, #20]
 8003262:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	621a      	str	r2, [r3, #32]
}
 8003278:	46c0      	nop			@ (mov r8, r8)
 800327a:	46bd      	mov	sp, r7
 800327c:	b006      	add	sp, #24
 800327e:	bd80      	pop	{r7, pc}
 8003280:	fffeffff 	.word	0xfffeffff
 8003284:	fffeff8f 	.word	0xfffeff8f
 8003288:	fffdffff 	.word	0xfffdffff
 800328c:	40012c00 	.word	0x40012c00
 8003290:	40014400 	.word	0x40014400
 8003294:	40014800 	.word	0x40014800

08003298 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a22      	ldr	r2, [pc, #136]	@ (8003338 <TIM_OC6_SetConfig+0xa0>)
 80032ae:	401a      	ands	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4a1e      	ldr	r2, [pc, #120]	@ (800333c <TIM_OC6_SetConfig+0xa4>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003340 <TIM_OC6_SetConfig+0xa8>)
 80032d8:	4013      	ands	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	051b      	lsls	r3, r3, #20
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a16      	ldr	r2, [pc, #88]	@ (8003344 <TIM_OC6_SetConfig+0xac>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d007      	beq.n	8003300 <TIM_OC6_SetConfig+0x68>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a15      	ldr	r2, [pc, #84]	@ (8003348 <TIM_OC6_SetConfig+0xb0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d003      	beq.n	8003300 <TIM_OC6_SetConfig+0x68>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a14      	ldr	r2, [pc, #80]	@ (800334c <TIM_OC6_SetConfig+0xb4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d109      	bne.n	8003314 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	4a13      	ldr	r2, [pc, #76]	@ (8003350 <TIM_OC6_SetConfig+0xb8>)
 8003304:	4013      	ands	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	029b      	lsls	r3, r3, #10
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	4313      	orrs	r3, r2
 8003312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	621a      	str	r2, [r3, #32]
}
 800332e:	46c0      	nop			@ (mov r8, r8)
 8003330:	46bd      	mov	sp, r7
 8003332:	b006      	add	sp, #24
 8003334:	bd80      	pop	{r7, pc}
 8003336:	46c0      	nop			@ (mov r8, r8)
 8003338:	ffefffff 	.word	0xffefffff
 800333c:	feff8fff 	.word	0xfeff8fff
 8003340:	ffdfffff 	.word	0xffdfffff
 8003344:	40012c00 	.word	0x40012c00
 8003348:	40014400 	.word	0x40014400
 800334c:	40014800 	.word	0x40014800
 8003350:	fffbffff 	.word	0xfffbffff

08003354 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	2201      	movs	r2, #1
 800336c:	4393      	bics	r3, r2
 800336e:	001a      	movs	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	22f0      	movs	r2, #240	@ 0xf0
 800337e:	4393      	bics	r3, r2
 8003380:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	4313      	orrs	r3, r2
 800338a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	220a      	movs	r2, #10
 8003390:	4393      	bics	r3, r2
 8003392:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	621a      	str	r2, [r3, #32]
}
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b006      	add	sp, #24
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	2210      	movs	r2, #16
 80033c8:	4393      	bics	r3, r2
 80033ca:	001a      	movs	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003410 <TIM_TI2_ConfigInputStage+0x60>)
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	031b      	lsls	r3, r3, #12
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	22a0      	movs	r2, #160	@ 0xa0
 80033ec:	4393      	bics	r3, r2
 80033ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	621a      	str	r2, [r3, #32]
}
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	46bd      	mov	sp, r7
 800340a:	b006      	add	sp, #24
 800340c:	bd80      	pop	{r7, pc}
 800340e:	46c0      	nop			@ (mov r8, r8)
 8003410:	ffff0fff 	.word	0xffff0fff

08003414 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4a08      	ldr	r2, [pc, #32]	@ (8003448 <TIM_ITRx_SetConfig+0x34>)
 8003428:	4013      	ands	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	2207      	movs	r2, #7
 8003434:	4313      	orrs	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	609a      	str	r2, [r3, #8]
}
 800343e:	46c0      	nop			@ (mov r8, r8)
 8003440:	46bd      	mov	sp, r7
 8003442:	b004      	add	sp, #16
 8003444:	bd80      	pop	{r7, pc}
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	ffcfff8f 	.word	0xffcfff8f

0800344c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	4a09      	ldr	r2, [pc, #36]	@ (8003488 <TIM_ETR_SetConfig+0x3c>)
 8003464:	4013      	ands	r3, r2
 8003466:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	021a      	lsls	r2, r3, #8
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	431a      	orrs	r2, r3
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4313      	orrs	r3, r2
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	609a      	str	r2, [r3, #8]
}
 8003480:	46c0      	nop			@ (mov r8, r8)
 8003482:	46bd      	mov	sp, r7
 8003484:	b006      	add	sp, #24
 8003486:	bd80      	pop	{r7, pc}
 8003488:	ffff00ff 	.word	0xffff00ff

0800348c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	221f      	movs	r2, #31
 800349c:	4013      	ands	r3, r2
 800349e:	2201      	movs	r2, #1
 80034a0:	409a      	lsls	r2, r3
 80034a2:	0013      	movs	r3, r2
 80034a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	43d2      	mvns	r2, r2
 80034ae:	401a      	ands	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a1a      	ldr	r2, [r3, #32]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	211f      	movs	r1, #31
 80034bc:	400b      	ands	r3, r1
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4099      	lsls	r1, r3
 80034c2:	000b      	movs	r3, r1
 80034c4:	431a      	orrs	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	621a      	str	r2, [r3, #32]
}
 80034ca:	46c0      	nop			@ (mov r8, r8)
 80034cc:	46bd      	mov	sp, r7
 80034ce:	b006      	add	sp, #24
 80034d0:	bd80      	pop	{r7, pc}
	...

080034d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	223c      	movs	r2, #60	@ 0x3c
 80034e2:	5c9b      	ldrb	r3, [r3, r2]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d101      	bne.n	80034ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e04a      	b.n	8003582 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	223c      	movs	r2, #60	@ 0x3c
 80034f0:	2101      	movs	r1, #1
 80034f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	223d      	movs	r2, #61	@ 0x3d
 80034f8:	2102      	movs	r1, #2
 80034fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d108      	bne.n	8003528 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	4a1d      	ldr	r2, [pc, #116]	@ (8003590 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800351a:	4013      	ands	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	4313      	orrs	r3, r2
 8003526:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2270      	movs	r2, #112	@ 0x70
 800352c:	4393      	bics	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a11      	ldr	r2, [pc, #68]	@ (800358c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d004      	beq.n	8003556 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a10      	ldr	r2, [pc, #64]	@ (8003594 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d10c      	bne.n	8003570 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2280      	movs	r2, #128	@ 0x80
 800355a:	4393      	bics	r3, r2
 800355c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	4313      	orrs	r3, r2
 8003566:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68ba      	ldr	r2, [r7, #8]
 800356e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	223d      	movs	r2, #61	@ 0x3d
 8003574:	2101      	movs	r1, #1
 8003576:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	223c      	movs	r2, #60	@ 0x3c
 800357c:	2100      	movs	r1, #0
 800357e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	0018      	movs	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	b004      	add	sp, #16
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	40012c00 	.word	0x40012c00
 8003590:	ff0fffff 	.word	0xff0fffff
 8003594:	40000400 	.word	0x40000400

08003598 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e046      	b.n	8003638 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2288      	movs	r2, #136	@ 0x88
 80035ae:	589b      	ldr	r3, [r3, r2]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2284      	movs	r2, #132	@ 0x84
 80035b8:	2100      	movs	r1, #0
 80035ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	0018      	movs	r0, r3
 80035c0:	f7fd fb60 	bl	8000c84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2288      	movs	r2, #136	@ 0x88
 80035c8:	2124      	movs	r1, #36	@ 0x24
 80035ca:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2101      	movs	r1, #1
 80035d8:	438a      	bics	r2, r1
 80035da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	0018      	movs	r0, r3
 80035e8:	f000 f9aa 	bl	8003940 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 f828 	bl	8003644 <UART_SetConfig>
 80035f4:	0003      	movs	r3, r0
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d101      	bne.n	80035fe <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e01c      	b.n	8003638 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	490d      	ldr	r1, [pc, #52]	@ (8003640 <HAL_UART_Init+0xa8>)
 800360a:	400a      	ands	r2, r1
 800360c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	212a      	movs	r1, #42	@ 0x2a
 800361a:	438a      	bics	r2, r1
 800361c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2101      	movs	r1, #1
 800362a:	430a      	orrs	r2, r1
 800362c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	0018      	movs	r0, r3
 8003632:	f000 fa39 	bl	8003aa8 <UART_CheckIdleState>
 8003636:	0003      	movs	r3, r0
}
 8003638:	0018      	movs	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}
 8003640:	ffffb7ff 	.word	0xffffb7ff

08003644 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b088      	sub	sp, #32
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800364c:	231e      	movs	r3, #30
 800364e:	18fb      	adds	r3, r7, r3
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	4313      	orrs	r3, r2
 800366a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4aab      	ldr	r2, [pc, #684]	@ (8003920 <UART_SetConfig+0x2dc>)
 8003674:	4013      	ands	r3, r2
 8003676:	0019      	movs	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	697a      	ldr	r2, [r7, #20]
 800367e:	430a      	orrs	r2, r1
 8003680:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4aa6      	ldr	r2, [pc, #664]	@ (8003924 <UART_SetConfig+0x2e0>)
 800368a:	4013      	ands	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	4a9d      	ldr	r2, [pc, #628]	@ (8003928 <UART_SetConfig+0x2e4>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	0019      	movs	r1, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	430a      	orrs	r2, r1
 80036be:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c6:	220f      	movs	r2, #15
 80036c8:	4393      	bics	r3, r2
 80036ca:	0019      	movs	r1, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a93      	ldr	r2, [pc, #588]	@ (800392c <UART_SetConfig+0x2e8>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d127      	bne.n	8003732 <UART_SetConfig+0xee>
 80036e2:	4b93      	ldr	r3, [pc, #588]	@ (8003930 <UART_SetConfig+0x2ec>)
 80036e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e6:	2203      	movs	r2, #3
 80036e8:	4013      	ands	r3, r2
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d017      	beq.n	800371e <UART_SetConfig+0xda>
 80036ee:	d81b      	bhi.n	8003728 <UART_SetConfig+0xe4>
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d00a      	beq.n	800370a <UART_SetConfig+0xc6>
 80036f4:	d818      	bhi.n	8003728 <UART_SetConfig+0xe4>
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d002      	beq.n	8003700 <UART_SetConfig+0xbc>
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d00a      	beq.n	8003714 <UART_SetConfig+0xd0>
 80036fe:	e013      	b.n	8003728 <UART_SetConfig+0xe4>
 8003700:	231f      	movs	r3, #31
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	2200      	movs	r2, #0
 8003706:	701a      	strb	r2, [r3, #0]
 8003708:	e021      	b.n	800374e <UART_SetConfig+0x10a>
 800370a:	231f      	movs	r3, #31
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	2202      	movs	r2, #2
 8003710:	701a      	strb	r2, [r3, #0]
 8003712:	e01c      	b.n	800374e <UART_SetConfig+0x10a>
 8003714:	231f      	movs	r3, #31
 8003716:	18fb      	adds	r3, r7, r3
 8003718:	2204      	movs	r2, #4
 800371a:	701a      	strb	r2, [r3, #0]
 800371c:	e017      	b.n	800374e <UART_SetConfig+0x10a>
 800371e:	231f      	movs	r3, #31
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	2208      	movs	r2, #8
 8003724:	701a      	strb	r2, [r3, #0]
 8003726:	e012      	b.n	800374e <UART_SetConfig+0x10a>
 8003728:	231f      	movs	r3, #31
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	2210      	movs	r2, #16
 800372e:	701a      	strb	r2, [r3, #0]
 8003730:	e00d      	b.n	800374e <UART_SetConfig+0x10a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7f      	ldr	r2, [pc, #508]	@ (8003934 <UART_SetConfig+0x2f0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d104      	bne.n	8003746 <UART_SetConfig+0x102>
 800373c:	231f      	movs	r3, #31
 800373e:	18fb      	adds	r3, r7, r3
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
 8003744:	e003      	b.n	800374e <UART_SetConfig+0x10a>
 8003746:	231f      	movs	r3, #31
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	2210      	movs	r2, #16
 800374c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69da      	ldr	r2, [r3, #28]
 8003752:	2380      	movs	r3, #128	@ 0x80
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	429a      	cmp	r2, r3
 8003758:	d000      	beq.n	800375c <UART_SetConfig+0x118>
 800375a:	e06f      	b.n	800383c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 800375c:	231f      	movs	r3, #31
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	2b08      	cmp	r3, #8
 8003764:	d01f      	beq.n	80037a6 <UART_SetConfig+0x162>
 8003766:	dc22      	bgt.n	80037ae <UART_SetConfig+0x16a>
 8003768:	2b04      	cmp	r3, #4
 800376a:	d017      	beq.n	800379c <UART_SetConfig+0x158>
 800376c:	dc1f      	bgt.n	80037ae <UART_SetConfig+0x16a>
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <UART_SetConfig+0x134>
 8003772:	2b02      	cmp	r3, #2
 8003774:	d005      	beq.n	8003782 <UART_SetConfig+0x13e>
 8003776:	e01a      	b.n	80037ae <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003778:	f7fe fdbc 	bl	80022f4 <HAL_RCC_GetPCLK1Freq>
 800377c:	0003      	movs	r3, r0
 800377e:	61bb      	str	r3, [r7, #24]
        break;
 8003780:	e01c      	b.n	80037bc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003782:	4b6b      	ldr	r3, [pc, #428]	@ (8003930 <UART_SetConfig+0x2ec>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	2207      	movs	r2, #7
 800378a:	4013      	ands	r3, r2
 800378c:	3301      	adds	r3, #1
 800378e:	0019      	movs	r1, r3
 8003790:	4869      	ldr	r0, [pc, #420]	@ (8003938 <UART_SetConfig+0x2f4>)
 8003792:	f7fc fcb9 	bl	8000108 <__udivsi3>
 8003796:	0003      	movs	r3, r0
 8003798:	61bb      	str	r3, [r7, #24]
        break;
 800379a:	e00f      	b.n	80037bc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800379c:	f7fe fd4a 	bl	8002234 <HAL_RCC_GetSysClockFreq>
 80037a0:	0003      	movs	r3, r0
 80037a2:	61bb      	str	r3, [r7, #24]
        break;
 80037a4:	e00a      	b.n	80037bc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037a6:	2380      	movs	r3, #128	@ 0x80
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	61bb      	str	r3, [r7, #24]
        break;
 80037ac:	e006      	b.n	80037bc <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80037b2:	231e      	movs	r3, #30
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	2201      	movs	r2, #1
 80037b8:	701a      	strb	r2, [r3, #0]
        break;
 80037ba:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d100      	bne.n	80037c4 <UART_SetConfig+0x180>
 80037c2:	e097      	b.n	80038f4 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037c8:	4b5c      	ldr	r3, [pc, #368]	@ (800393c <UART_SetConfig+0x2f8>)
 80037ca:	0052      	lsls	r2, r2, #1
 80037cc:	5ad3      	ldrh	r3, [r2, r3]
 80037ce:	0019      	movs	r1, r3
 80037d0:	69b8      	ldr	r0, [r7, #24]
 80037d2:	f7fc fc99 	bl	8000108 <__udivsi3>
 80037d6:	0003      	movs	r3, r0
 80037d8:	005a      	lsls	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	085b      	lsrs	r3, r3, #1
 80037e0:	18d2      	adds	r2, r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	0019      	movs	r1, r3
 80037e8:	0010      	movs	r0, r2
 80037ea:	f7fc fc8d 	bl	8000108 <__udivsi3>
 80037ee:	0003      	movs	r3, r0
 80037f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	2b0f      	cmp	r3, #15
 80037f6:	d91c      	bls.n	8003832 <UART_SetConfig+0x1ee>
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	2380      	movs	r3, #128	@ 0x80
 80037fc:	025b      	lsls	r3, r3, #9
 80037fe:	429a      	cmp	r2, r3
 8003800:	d217      	bcs.n	8003832 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	b29a      	uxth	r2, r3
 8003806:	200e      	movs	r0, #14
 8003808:	183b      	adds	r3, r7, r0
 800380a:	210f      	movs	r1, #15
 800380c:	438a      	bics	r2, r1
 800380e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	085b      	lsrs	r3, r3, #1
 8003814:	b29b      	uxth	r3, r3
 8003816:	2207      	movs	r2, #7
 8003818:	4013      	ands	r3, r2
 800381a:	b299      	uxth	r1, r3
 800381c:	183b      	adds	r3, r7, r0
 800381e:	183a      	adds	r2, r7, r0
 8003820:	8812      	ldrh	r2, [r2, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	183a      	adds	r2, r7, r0
 800382c:	8812      	ldrh	r2, [r2, #0]
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	e060      	b.n	80038f4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003832:	231e      	movs	r3, #30
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	2201      	movs	r2, #1
 8003838:	701a      	strb	r2, [r3, #0]
 800383a:	e05b      	b.n	80038f4 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800383c:	231f      	movs	r3, #31
 800383e:	18fb      	adds	r3, r7, r3
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	2b08      	cmp	r3, #8
 8003844:	d01f      	beq.n	8003886 <UART_SetConfig+0x242>
 8003846:	dc22      	bgt.n	800388e <UART_SetConfig+0x24a>
 8003848:	2b04      	cmp	r3, #4
 800384a:	d017      	beq.n	800387c <UART_SetConfig+0x238>
 800384c:	dc1f      	bgt.n	800388e <UART_SetConfig+0x24a>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <UART_SetConfig+0x214>
 8003852:	2b02      	cmp	r3, #2
 8003854:	d005      	beq.n	8003862 <UART_SetConfig+0x21e>
 8003856:	e01a      	b.n	800388e <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003858:	f7fe fd4c 	bl	80022f4 <HAL_RCC_GetPCLK1Freq>
 800385c:	0003      	movs	r3, r0
 800385e:	61bb      	str	r3, [r7, #24]
        break;
 8003860:	e01c      	b.n	800389c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003862:	4b33      	ldr	r3, [pc, #204]	@ (8003930 <UART_SetConfig+0x2ec>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	2207      	movs	r2, #7
 800386a:	4013      	ands	r3, r2
 800386c:	3301      	adds	r3, #1
 800386e:	0019      	movs	r1, r3
 8003870:	4831      	ldr	r0, [pc, #196]	@ (8003938 <UART_SetConfig+0x2f4>)
 8003872:	f7fc fc49 	bl	8000108 <__udivsi3>
 8003876:	0003      	movs	r3, r0
 8003878:	61bb      	str	r3, [r7, #24]
        break;
 800387a:	e00f      	b.n	800389c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800387c:	f7fe fcda 	bl	8002234 <HAL_RCC_GetSysClockFreq>
 8003880:	0003      	movs	r3, r0
 8003882:	61bb      	str	r3, [r7, #24]
        break;
 8003884:	e00a      	b.n	800389c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003886:	2380      	movs	r3, #128	@ 0x80
 8003888:	021b      	lsls	r3, r3, #8
 800388a:	61bb      	str	r3, [r7, #24]
        break;
 800388c:	e006      	b.n	800389c <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 800388e:	2300      	movs	r3, #0
 8003890:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003892:	231e      	movs	r3, #30
 8003894:	18fb      	adds	r3, r7, r3
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
        break;
 800389a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d028      	beq.n	80038f4 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038a6:	4b25      	ldr	r3, [pc, #148]	@ (800393c <UART_SetConfig+0x2f8>)
 80038a8:	0052      	lsls	r2, r2, #1
 80038aa:	5ad3      	ldrh	r3, [r2, r3]
 80038ac:	0019      	movs	r1, r3
 80038ae:	69b8      	ldr	r0, [r7, #24]
 80038b0:	f7fc fc2a 	bl	8000108 <__udivsi3>
 80038b4:	0003      	movs	r3, r0
 80038b6:	001a      	movs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	085b      	lsrs	r3, r3, #1
 80038be:	18d2      	adds	r2, r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	0019      	movs	r1, r3
 80038c6:	0010      	movs	r0, r2
 80038c8:	f7fc fc1e 	bl	8000108 <__udivsi3>
 80038cc:	0003      	movs	r3, r0
 80038ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	2b0f      	cmp	r3, #15
 80038d4:	d90a      	bls.n	80038ec <UART_SetConfig+0x2a8>
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	2380      	movs	r3, #128	@ 0x80
 80038da:	025b      	lsls	r3, r3, #9
 80038dc:	429a      	cmp	r2, r3
 80038de:	d205      	bcs.n	80038ec <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	60da      	str	r2, [r3, #12]
 80038ea:	e003      	b.n	80038f4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80038ec:	231e      	movs	r3, #30
 80038ee:	18fb      	adds	r3, r7, r3
 80038f0:	2201      	movs	r2, #1
 80038f2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	226a      	movs	r2, #106	@ 0x6a
 80038f8:	2101      	movs	r1, #1
 80038fa:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2268      	movs	r2, #104	@ 0x68
 8003900:	2101      	movs	r1, #1
 8003902:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003910:	231e      	movs	r3, #30
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	781b      	ldrb	r3, [r3, #0]
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b008      	add	sp, #32
 800391c:	bd80      	pop	{r7, pc}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	cfff69f3 	.word	0xcfff69f3
 8003924:	ffffcfff 	.word	0xffffcfff
 8003928:	11fff4ff 	.word	0x11fff4ff
 800392c:	40013800 	.word	0x40013800
 8003930:	40021000 	.word	0x40021000
 8003934:	40004400 	.word	0x40004400
 8003938:	02dc6c00 	.word	0x02dc6c00
 800393c:	08004100 	.word	0x08004100

08003940 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394c:	2208      	movs	r2, #8
 800394e:	4013      	ands	r3, r2
 8003950:	d00b      	beq.n	800396a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	4a4a      	ldr	r2, [pc, #296]	@ (8003a84 <UART_AdvFeatureConfig+0x144>)
 800395a:	4013      	ands	r3, r2
 800395c:	0019      	movs	r1, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396e:	2201      	movs	r2, #1
 8003970:	4013      	ands	r3, r2
 8003972:	d00b      	beq.n	800398c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	4a43      	ldr	r2, [pc, #268]	@ (8003a88 <UART_AdvFeatureConfig+0x148>)
 800397c:	4013      	ands	r3, r2
 800397e:	0019      	movs	r1, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	2202      	movs	r2, #2
 8003992:	4013      	ands	r3, r2
 8003994:	d00b      	beq.n	80039ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a8c <UART_AdvFeatureConfig+0x14c>)
 800399e:	4013      	ands	r3, r2
 80039a0:	0019      	movs	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	2204      	movs	r2, #4
 80039b4:	4013      	ands	r3, r2
 80039b6:	d00b      	beq.n	80039d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	4a34      	ldr	r2, [pc, #208]	@ (8003a90 <UART_AdvFeatureConfig+0x150>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	0019      	movs	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d4:	2210      	movs	r2, #16
 80039d6:	4013      	ands	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003a94 <UART_AdvFeatureConfig+0x154>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	0019      	movs	r1, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f6:	2220      	movs	r2, #32
 80039f8:	4013      	ands	r3, r2
 80039fa:	d00b      	beq.n	8003a14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	4a25      	ldr	r2, [pc, #148]	@ (8003a98 <UART_AdvFeatureConfig+0x158>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	0019      	movs	r1, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	2240      	movs	r2, #64	@ 0x40
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	d01d      	beq.n	8003a5a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	4a1d      	ldr	r2, [pc, #116]	@ (8003a9c <UART_AdvFeatureConfig+0x15c>)
 8003a26:	4013      	ands	r3, r2
 8003a28:	0019      	movs	r1, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a3a:	2380      	movs	r3, #128	@ 0x80
 8003a3c:	035b      	lsls	r3, r3, #13
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d10b      	bne.n	8003a5a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	4a15      	ldr	r2, [pc, #84]	@ (8003aa0 <UART_AdvFeatureConfig+0x160>)
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	0019      	movs	r1, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5e:	2280      	movs	r2, #128	@ 0x80
 8003a60:	4013      	ands	r3, r2
 8003a62:	d00b      	beq.n	8003a7c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003aa4 <UART_AdvFeatureConfig+0x164>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	0019      	movs	r1, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	605a      	str	r2, [r3, #4]
  }
}
 8003a7c:	46c0      	nop			@ (mov r8, r8)
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b002      	add	sp, #8
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	ffff7fff 	.word	0xffff7fff
 8003a88:	fffdffff 	.word	0xfffdffff
 8003a8c:	fffeffff 	.word	0xfffeffff
 8003a90:	fffbffff 	.word	0xfffbffff
 8003a94:	ffffefff 	.word	0xffffefff
 8003a98:	ffffdfff 	.word	0xffffdfff
 8003a9c:	ffefffff 	.word	0xffefffff
 8003aa0:	ff9fffff 	.word	0xff9fffff
 8003aa4:	fff7ffff 	.word	0xfff7ffff

08003aa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b092      	sub	sp, #72	@ 0x48
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2290      	movs	r2, #144	@ 0x90
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ab8:	f7fd fa08 	bl	8000ecc <HAL_GetTick>
 8003abc:	0003      	movs	r3, r0
 8003abe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2208      	movs	r2, #8
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d12d      	bne.n	8003b2a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad0:	2280      	movs	r2, #128	@ 0x80
 8003ad2:	0391      	lsls	r1, r2, #14
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4a47      	ldr	r2, [pc, #284]	@ (8003bf4 <UART_CheckIdleState+0x14c>)
 8003ad8:	9200      	str	r2, [sp, #0]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f000 f88e 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 8003ae0:	1e03      	subs	r3, r0, #0
 8003ae2:	d022      	beq.n	8003b2a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003aec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003aee:	2301      	movs	r3, #1
 8003af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af4:	f383 8810 	msr	PRIMASK, r3
}
 8003af8:	46c0      	nop			@ (mov r8, r8)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2180      	movs	r1, #128	@ 0x80
 8003b06:	438a      	bics	r2, r1
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b10:	f383 8810 	msr	PRIMASK, r3
}
 8003b14:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2288      	movs	r2, #136	@ 0x88
 8003b1a:	2120      	movs	r1, #32
 8003b1c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2284      	movs	r2, #132	@ 0x84
 8003b22:	2100      	movs	r1, #0
 8003b24:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e060      	b.n	8003bec <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2204      	movs	r2, #4
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d146      	bne.n	8003bc6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b3a:	2280      	movs	r2, #128	@ 0x80
 8003b3c:	03d1      	lsls	r1, r2, #15
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	4a2c      	ldr	r2, [pc, #176]	@ (8003bf4 <UART_CheckIdleState+0x14c>)
 8003b42:	9200      	str	r2, [sp, #0]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f000 f859 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 8003b4a:	1e03      	subs	r3, r0, #0
 8003b4c:	d03b      	beq.n	8003bc6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b52:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b54:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b58:	2301      	movs	r3, #1
 8003b5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	f383 8810 	msr	PRIMASK, r3
}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4922      	ldr	r1, [pc, #136]	@ (8003bf8 <UART_CheckIdleState+0x150>)
 8003b70:	400a      	ands	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	f383 8810 	msr	PRIMASK, r3
}
 8003b7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b80:	f3ef 8310 	mrs	r3, PRIMASK
 8003b84:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b86:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	f383 8810 	msr	PRIMASK, r3
}
 8003b94:	46c0      	nop			@ (mov r8, r8)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	438a      	bics	r2, r1
 8003ba4:	609a      	str	r2, [r3, #8]
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	f383 8810 	msr	PRIMASK, r3
}
 8003bb0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	228c      	movs	r2, #140	@ 0x8c
 8003bb6:	2120      	movs	r1, #32
 8003bb8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2284      	movs	r2, #132	@ 0x84
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e012      	b.n	8003bec <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2288      	movs	r2, #136	@ 0x88
 8003bca:	2120      	movs	r1, #32
 8003bcc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	228c      	movs	r2, #140	@ 0x8c
 8003bd2:	2120      	movs	r1, #32
 8003bd4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2284      	movs	r2, #132	@ 0x84
 8003be6:	2100      	movs	r1, #0
 8003be8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	0018      	movs	r0, r3
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	b010      	add	sp, #64	@ 0x40
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	01ffffff 	.word	0x01ffffff
 8003bf8:	fffffedf 	.word	0xfffffedf

08003bfc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	1dfb      	adds	r3, r7, #7
 8003c0a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c0c:	e051      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	3301      	adds	r3, #1
 8003c12:	d04e      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c14:	f7fd f95a 	bl	8000ecc <HAL_GetTick>
 8003c18:	0002      	movs	r2, r0
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d302      	bcc.n	8003c2a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e051      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2204      	movs	r2, #4
 8003c36:	4013      	ands	r3, r2
 8003c38:	d03b      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2b80      	cmp	r3, #128	@ 0x80
 8003c3e:	d038      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b40      	cmp	r3, #64	@ 0x40
 8003c44:	d035      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	2208      	movs	r2, #8
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d111      	bne.n	8003c78 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2208      	movs	r2, #8
 8003c5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f000 f83c 	bl	8003cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2290      	movs	r2, #144	@ 0x90
 8003c68:	2108      	movs	r1, #8
 8003c6a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2284      	movs	r2, #132	@ 0x84
 8003c70:	2100      	movs	r1, #0
 8003c72:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e02c      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	69da      	ldr	r2, [r3, #28]
 8003c7e:	2380      	movs	r3, #128	@ 0x80
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	401a      	ands	r2, r3
 8003c84:	2380      	movs	r3, #128	@ 0x80
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d112      	bne.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2280      	movs	r2, #128	@ 0x80
 8003c92:	0112      	lsls	r2, r2, #4
 8003c94:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f000 f81f 	bl	8003cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2290      	movs	r2, #144	@ 0x90
 8003ca2:	2120      	movs	r1, #32
 8003ca4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2284      	movs	r2, #132	@ 0x84
 8003caa:	2100      	movs	r1, #0
 8003cac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e00f      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	425a      	negs	r2, r3
 8003cc2:	4153      	adcs	r3, r2
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	001a      	movs	r2, r3
 8003cc8:	1dfb      	adds	r3, r7, #7
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d09e      	beq.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b004      	add	sp, #16
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08e      	sub	sp, #56	@ 0x38
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ce8:	617b      	str	r3, [r7, #20]
  return(result);
 8003cea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cee:	2301      	movs	r3, #1
 8003cf0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	f383 8810 	msr	PRIMASK, r3
}
 8003cf8:	46c0      	nop			@ (mov r8, r8)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4926      	ldr	r1, [pc, #152]	@ (8003da0 <UART_EndRxTransfer+0xc4>)
 8003d06:	400a      	ands	r2, r1
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	f383 8810 	msr	PRIMASK, r3
}
 8003d14:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003d16:	f3ef 8310 	mrs	r3, PRIMASK
 8003d1a:	623b      	str	r3, [r7, #32]
  return(result);
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d20:	2301      	movs	r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d26:	f383 8810 	msr	PRIMASK, r3
}
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	491b      	ldr	r1, [pc, #108]	@ (8003da4 <UART_EndRxTransfer+0xc8>)
 8003d38:	400a      	ands	r2, r1
 8003d3a:	609a      	str	r2, [r3, #8]
 8003d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d42:	f383 8810 	msr	PRIMASK, r3
}
 8003d46:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d118      	bne.n	8003d82 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003d50:	f3ef 8310 	mrs	r3, PRIMASK
 8003d54:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d56:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f383 8810 	msr	PRIMASK, r3
}
 8003d64:	46c0      	nop			@ (mov r8, r8)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2110      	movs	r1, #16
 8003d72:	438a      	bics	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f383 8810 	msr	PRIMASK, r3
}
 8003d80:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	228c      	movs	r2, #140	@ 0x8c
 8003d86:	2120      	movs	r1, #32
 8003d88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	b00e      	add	sp, #56	@ 0x38
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	46c0      	nop			@ (mov r8, r8)
 8003da0:	fffffedf 	.word	0xfffffedf
 8003da4:	effffffe 	.word	0xeffffffe

08003da8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2284      	movs	r2, #132	@ 0x84
 8003db4:	5c9b      	ldrb	r3, [r3, r2]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d101      	bne.n	8003dbe <HAL_UARTEx_DisableFifoMode+0x16>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e027      	b.n	8003e0e <HAL_UARTEx_DisableFifoMode+0x66>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2284      	movs	r2, #132	@ 0x84
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2288      	movs	r2, #136	@ 0x88
 8003dca:	2124      	movs	r1, #36	@ 0x24
 8003dcc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2101      	movs	r1, #1
 8003de2:	438a      	bics	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	4a0b      	ldr	r2, [pc, #44]	@ (8003e18 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2288      	movs	r2, #136	@ 0x88
 8003e00:	2120      	movs	r1, #32
 8003e02:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2284      	movs	r2, #132	@ 0x84
 8003e08:	2100      	movs	r1, #0
 8003e0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	0018      	movs	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	b004      	add	sp, #16
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	46c0      	nop			@ (mov r8, r8)
 8003e18:	dfffffff 	.word	0xdfffffff

08003e1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2284      	movs	r2, #132	@ 0x84
 8003e2a:	5c9b      	ldrb	r3, [r3, r2]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d101      	bne.n	8003e34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003e30:	2302      	movs	r3, #2
 8003e32:	e02e      	b.n	8003e92 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2284      	movs	r2, #132	@ 0x84
 8003e38:	2101      	movs	r1, #1
 8003e3a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2288      	movs	r2, #136	@ 0x88
 8003e40:	2124      	movs	r1, #36	@ 0x24
 8003e42:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2101      	movs	r1, #1
 8003e58:	438a      	bics	r2, r1
 8003e5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	08d9      	lsrs	r1, r3, #3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	0018      	movs	r0, r3
 8003e74:	f000 f854 	bl	8003f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2288      	movs	r2, #136	@ 0x88
 8003e84:	2120      	movs	r1, #32
 8003e86:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2284      	movs	r2, #132	@ 0x84
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	0018      	movs	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b004      	add	sp, #16
 8003e98:	bd80      	pop	{r7, pc}
	...

08003e9c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2284      	movs	r2, #132	@ 0x84
 8003eaa:	5c9b      	ldrb	r3, [r3, r2]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e02f      	b.n	8003f14 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2284      	movs	r2, #132	@ 0x84
 8003eb8:	2101      	movs	r1, #1
 8003eba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2288      	movs	r2, #136	@ 0x88
 8003ec0:	2124      	movs	r1, #36	@ 0x24
 8003ec2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	438a      	bics	r2, r1
 8003eda:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	4a0e      	ldr	r2, [pc, #56]	@ (8003f1c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	0019      	movs	r1, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f000 f813 	bl	8003f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2288      	movs	r2, #136	@ 0x88
 8003f06:	2120      	movs	r1, #32
 8003f08:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2284      	movs	r2, #132	@ 0x84
 8003f0e:	2100      	movs	r1, #0
 8003f10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	0018      	movs	r0, r3
 8003f16:	46bd      	mov	sp, r7
 8003f18:	b004      	add	sp, #16
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	f1ffffff 	.word	0xf1ffffff

08003f20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d108      	bne.n	8003f42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	226a      	movs	r2, #106	@ 0x6a
 8003f34:	2101      	movs	r1, #1
 8003f36:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2268      	movs	r2, #104	@ 0x68
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003f40:	e043      	b.n	8003fca <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003f42:	260f      	movs	r6, #15
 8003f44:	19bb      	adds	r3, r7, r6
 8003f46:	2208      	movs	r2, #8
 8003f48:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003f4a:	200e      	movs	r0, #14
 8003f4c:	183b      	adds	r3, r7, r0
 8003f4e:	2208      	movs	r2, #8
 8003f50:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	0e5b      	lsrs	r3, r3, #25
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	240d      	movs	r4, #13
 8003f5e:	193b      	adds	r3, r7, r4
 8003f60:	2107      	movs	r1, #7
 8003f62:	400a      	ands	r2, r1
 8003f64:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	0f5b      	lsrs	r3, r3, #29
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	250c      	movs	r5, #12
 8003f72:	197b      	adds	r3, r7, r5
 8003f74:	2107      	movs	r1, #7
 8003f76:	400a      	ands	r2, r1
 8003f78:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f7a:	183b      	adds	r3, r7, r0
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	197a      	adds	r2, r7, r5
 8003f80:	7812      	ldrb	r2, [r2, #0]
 8003f82:	4914      	ldr	r1, [pc, #80]	@ (8003fd4 <UARTEx_SetNbDataToProcess+0xb4>)
 8003f84:	5c8a      	ldrb	r2, [r1, r2]
 8003f86:	435a      	muls	r2, r3
 8003f88:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f8a:	197b      	adds	r3, r7, r5
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <UARTEx_SetNbDataToProcess+0xb8>)
 8003f90:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f92:	0019      	movs	r1, r3
 8003f94:	f7fc f942 	bl	800021c <__divsi3>
 8003f98:	0003      	movs	r3, r0
 8003f9a:	b299      	uxth	r1, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	226a      	movs	r2, #106	@ 0x6a
 8003fa0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003fa2:	19bb      	adds	r3, r7, r6
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	193a      	adds	r2, r7, r4
 8003fa8:	7812      	ldrb	r2, [r2, #0]
 8003faa:	490a      	ldr	r1, [pc, #40]	@ (8003fd4 <UARTEx_SetNbDataToProcess+0xb4>)
 8003fac:	5c8a      	ldrb	r2, [r1, r2]
 8003fae:	435a      	muls	r2, r3
 8003fb0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003fb2:	193b      	adds	r3, r7, r4
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	4a08      	ldr	r2, [pc, #32]	@ (8003fd8 <UARTEx_SetNbDataToProcess+0xb8>)
 8003fb8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003fba:	0019      	movs	r1, r3
 8003fbc:	f7fc f92e 	bl	800021c <__divsi3>
 8003fc0:	0003      	movs	r3, r0
 8003fc2:	b299      	uxth	r1, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2268      	movs	r2, #104	@ 0x68
 8003fc8:	5299      	strh	r1, [r3, r2]
}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b005      	add	sp, #20
 8003fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	08004118 	.word	0x08004118
 8003fd8:	08004120 	.word	0x08004120

08003fdc <memset>:
 8003fdc:	0003      	movs	r3, r0
 8003fde:	1882      	adds	r2, r0, r2
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d100      	bne.n	8003fe6 <memset+0xa>
 8003fe4:	4770      	bx	lr
 8003fe6:	7019      	strb	r1, [r3, #0]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	e7f9      	b.n	8003fe0 <memset+0x4>

08003fec <__libc_init_array>:
 8003fec:	b570      	push	{r4, r5, r6, lr}
 8003fee:	2600      	movs	r6, #0
 8003ff0:	4c0c      	ldr	r4, [pc, #48]	@ (8004024 <__libc_init_array+0x38>)
 8003ff2:	4d0d      	ldr	r5, [pc, #52]	@ (8004028 <__libc_init_array+0x3c>)
 8003ff4:	1b64      	subs	r4, r4, r5
 8003ff6:	10a4      	asrs	r4, r4, #2
 8003ff8:	42a6      	cmp	r6, r4
 8003ffa:	d109      	bne.n	8004010 <__libc_init_array+0x24>
 8003ffc:	2600      	movs	r6, #0
 8003ffe:	f000 f819 	bl	8004034 <_init>
 8004002:	4c0a      	ldr	r4, [pc, #40]	@ (800402c <__libc_init_array+0x40>)
 8004004:	4d0a      	ldr	r5, [pc, #40]	@ (8004030 <__libc_init_array+0x44>)
 8004006:	1b64      	subs	r4, r4, r5
 8004008:	10a4      	asrs	r4, r4, #2
 800400a:	42a6      	cmp	r6, r4
 800400c:	d105      	bne.n	800401a <__libc_init_array+0x2e>
 800400e:	bd70      	pop	{r4, r5, r6, pc}
 8004010:	00b3      	lsls	r3, r6, #2
 8004012:	58eb      	ldr	r3, [r5, r3]
 8004014:	4798      	blx	r3
 8004016:	3601      	adds	r6, #1
 8004018:	e7ee      	b.n	8003ff8 <__libc_init_array+0xc>
 800401a:	00b3      	lsls	r3, r6, #2
 800401c:	58eb      	ldr	r3, [r5, r3]
 800401e:	4798      	blx	r3
 8004020:	3601      	adds	r6, #1
 8004022:	e7f2      	b.n	800400a <__libc_init_array+0x1e>
 8004024:	08004128 	.word	0x08004128
 8004028:	08004128 	.word	0x08004128
 800402c:	0800412c 	.word	0x0800412c
 8004030:	08004128 	.word	0x08004128

08004034 <_init>:
 8004034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004036:	46c0      	nop			@ (mov r8, r8)
 8004038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403a:	bc08      	pop	{r3}
 800403c:	469e      	mov	lr, r3
 800403e:	4770      	bx	lr

08004040 <_fini>:
 8004040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004042:	46c0      	nop			@ (mov r8, r8)
 8004044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004046:	bc08      	pop	{r3}
 8004048:	469e      	mov	lr, r3
 800404a:	4770      	bx	lr
