
10Dshot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  0800b988  0800b988  0000c988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfd4  0800bfd4  0000d1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bfd4  0800bfd4  0000cfd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfdc  0800bfdc  0000d1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfdc  0800bfdc  0000cfdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bfe0  0800bfe0  0000cfe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800bfe4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a7c  200001ec  0800c1d0  0000d1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c68  0800c1d0  0000dc68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010df7  00000000  00000000  0000d21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bb9  00000000  00000000  0001e013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e78  00000000  00000000  00020bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b2b  00000000  00000000  00021a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018694  00000000  00000000  00022573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c76  00000000  00000000  0003ac07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000913a4  00000000  00000000  0004d87d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dec21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000535c  00000000  00000000  000dec64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000e3fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b96c 	.word	0x0800b96c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800b96c 	.word	0x0800b96c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9be 	b.w	800104c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	468e      	mov	lr, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4688      	mov	r8, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d962      	bls.n	8000e30 <__udivmoddi4+0xdc>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	b14e      	cbz	r6, 8000d84 <__udivmoddi4+0x30>
 8000d70:	f1c6 0320 	rsb	r3, r6, #32
 8000d74:	fa01 f806 	lsl.w	r8, r1, r6
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	40b7      	lsls	r7, r6
 8000d7e:	ea43 0808 	orr.w	r8, r3, r8
 8000d82:	40b4      	lsls	r4, r6
 8000d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d90:	0c23      	lsrs	r3, r4, #16
 8000d92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da8:	f080 80ea 	bcs.w	8000f80 <__udivmoddi4+0x22c>
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f240 80e7 	bls.w	8000f80 <__udivmoddi4+0x22c>
 8000db2:	3902      	subs	r1, #2
 8000db4:	443b      	add	r3, r7
 8000db6:	1a9a      	subs	r2, r3, r2
 8000db8:	b2a3      	uxth	r3, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dca:	459c      	cmp	ip, r3
 8000dcc:	d909      	bls.n	8000de2 <__udivmoddi4+0x8e>
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd4:	f080 80d6 	bcs.w	8000f84 <__udivmoddi4+0x230>
 8000dd8:	459c      	cmp	ip, r3
 8000dda:	f240 80d3 	bls.w	8000f84 <__udivmoddi4+0x230>
 8000dde:	443b      	add	r3, r7
 8000de0:	3802      	subs	r0, #2
 8000de2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de6:	eba3 030c 	sub.w	r3, r3, ip
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11d      	cbz	r5, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40f3      	lsrs	r3, r6
 8000df0:	2200      	movs	r2, #0
 8000df2:	e9c5 3200 	strd	r3, r2, [r5]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d905      	bls.n	8000e0a <__udivmoddi4+0xb6>
 8000dfe:	b10d      	cbz	r5, 8000e04 <__udivmoddi4+0xb0>
 8000e00:	e9c5 0100 	strd	r0, r1, [r5]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4608      	mov	r0, r1
 8000e08:	e7f5      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e0a:	fab3 f183 	clz	r1, r3
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	d146      	bne.n	8000ea0 <__udivmoddi4+0x14c>
 8000e12:	4573      	cmp	r3, lr
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xc8>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 8105 	bhi.w	8001026 <__udivmoddi4+0x2d2>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	4690      	mov	r8, r2
 8000e26:	2d00      	cmp	r5, #0
 8000e28:	d0e5      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e2e:	e7e2      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	f000 8090 	beq.w	8000f56 <__udivmoddi4+0x202>
 8000e36:	fab2 f682 	clz	r6, r2
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	f040 80a4 	bne.w	8000f88 <__udivmoddi4+0x234>
 8000e40:	1a8a      	subs	r2, r1, r2
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x11e>
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x11c>
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f200 80e0 	bhi.w	8001030 <__udivmoddi4+0x2dc>
 8000e70:	46c4      	mov	ip, r8
 8000e72:	1a9b      	subs	r3, r3, r2
 8000e74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e80:	fb02 f404 	mul.w	r4, r2, r4
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x144>
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x142>
 8000e90:	429c      	cmp	r4, r3
 8000e92:	f200 80ca 	bhi.w	800102a <__udivmoddi4+0x2d6>
 8000e96:	4602      	mov	r2, r0
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e9e:	e7a5      	b.n	8000dec <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eca:	0c1c      	lsrs	r4, r3, #16
 8000ecc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	fa02 f201 	lsl.w	r2, r2, r1
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x1a0>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	f080 809c 	bcs.w	8001022 <__udivmoddi4+0x2ce>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f240 8099 	bls.w	8001022 <__udivmoddi4+0x2ce>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	443c      	add	r4, r7
 8000ef4:	eba4 040e 	sub.w	r4, r4, lr
 8000ef8:	fa1f fe83 	uxth.w	lr, r3
 8000efc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f00:	fb09 4413 	mls	r4, r9, r3, r4
 8000f04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0c:	45a4      	cmp	ip, r4
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x1ce>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f16:	f080 8082 	bcs.w	800101e <__udivmoddi4+0x2ca>
 8000f1a:	45a4      	cmp	ip, r4
 8000f1c:	d97f      	bls.n	800101e <__udivmoddi4+0x2ca>
 8000f1e:	3b02      	subs	r3, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f2e:	4564      	cmp	r4, ip
 8000f30:	4673      	mov	r3, lr
 8000f32:	46e1      	mov	r9, ip
 8000f34:	d362      	bcc.n	8000ffc <__udivmoddi4+0x2a8>
 8000f36:	d05f      	beq.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x1fe>
 8000f3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f42:	fa04 f606 	lsl.w	r6, r4, r6
 8000f46:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4a:	431e      	orrs	r6, r3
 8000f4c:	40cc      	lsrs	r4, r1
 8000f4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f52:	2100      	movs	r1, #0
 8000f54:	e74f      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000f56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5a:	0c01      	lsrs	r1, r0, #16
 8000f5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f60:	b280      	uxth	r0, r0
 8000f62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f66:	463b      	mov	r3, r7
 8000f68:	4638      	mov	r0, r7
 8000f6a:	463c      	mov	r4, r7
 8000f6c:	46b8      	mov	r8, r7
 8000f6e:	46be      	mov	lr, r7
 8000f70:	2620      	movs	r6, #32
 8000f72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f76:	eba2 0208 	sub.w	r2, r2, r8
 8000f7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f7e:	e766      	b.n	8000e4e <__udivmoddi4+0xfa>
 8000f80:	4601      	mov	r1, r0
 8000f82:	e718      	b.n	8000db6 <__udivmoddi4+0x62>
 8000f84:	4610      	mov	r0, r2
 8000f86:	e72c      	b.n	8000de2 <__udivmoddi4+0x8e>
 8000f88:	f1c6 0220 	rsb	r2, r6, #32
 8000f8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f90:	40b7      	lsls	r7, r6
 8000f92:	40b1      	lsls	r1, r6
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa2:	b2bc      	uxth	r4, r7
 8000fa4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fae:	fb08 f904 	mul.w	r9, r8, r4
 8000fb2:	40b0      	lsls	r0, r6
 8000fb4:	4589      	cmp	r9, r1
 8000fb6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fba:	b280      	uxth	r0, r0
 8000fbc:	d93e      	bls.n	800103c <__udivmoddi4+0x2e8>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc4:	d201      	bcs.n	8000fca <__udivmoddi4+0x276>
 8000fc6:	4589      	cmp	r9, r1
 8000fc8:	d81f      	bhi.n	800100a <__udivmoddi4+0x2b6>
 8000fca:	eba1 0109 	sub.w	r1, r1, r9
 8000fce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd2:	fb09 f804 	mul.w	r8, r9, r4
 8000fd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fda:	b292      	uxth	r2, r2
 8000fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d229      	bcs.n	8001038 <__udivmoddi4+0x2e4>
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fea:	d2c4      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000fec:	4542      	cmp	r2, r8
 8000fee:	d2c2      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000ff0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff4:	443a      	add	r2, r7
 8000ff6:	e7be      	b.n	8000f76 <__udivmoddi4+0x222>
 8000ff8:	45f0      	cmp	r8, lr
 8000ffa:	d29d      	bcs.n	8000f38 <__udivmoddi4+0x1e4>
 8000ffc:	ebbe 0302 	subs.w	r3, lr, r2
 8001000:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001004:	3801      	subs	r0, #1
 8001006:	46e1      	mov	r9, ip
 8001008:	e796      	b.n	8000f38 <__udivmoddi4+0x1e4>
 800100a:	eba7 0909 	sub.w	r9, r7, r9
 800100e:	4449      	add	r1, r9
 8001010:	f1a8 0c02 	sub.w	ip, r8, #2
 8001014:	fbb1 f9fe 	udiv	r9, r1, lr
 8001018:	fb09 f804 	mul.w	r8, r9, r4
 800101c:	e7db      	b.n	8000fd6 <__udivmoddi4+0x282>
 800101e:	4673      	mov	r3, lr
 8001020:	e77f      	b.n	8000f22 <__udivmoddi4+0x1ce>
 8001022:	4650      	mov	r0, sl
 8001024:	e766      	b.n	8000ef4 <__udivmoddi4+0x1a0>
 8001026:	4608      	mov	r0, r1
 8001028:	e6fd      	b.n	8000e26 <__udivmoddi4+0xd2>
 800102a:	443b      	add	r3, r7
 800102c:	3a02      	subs	r2, #2
 800102e:	e733      	b.n	8000e98 <__udivmoddi4+0x144>
 8001030:	f1ac 0c02 	sub.w	ip, ip, #2
 8001034:	443b      	add	r3, r7
 8001036:	e71c      	b.n	8000e72 <__udivmoddi4+0x11e>
 8001038:	4649      	mov	r1, r9
 800103a:	e79c      	b.n	8000f76 <__udivmoddi4+0x222>
 800103c:	eba1 0109 	sub.w	r1, r1, r9
 8001040:	46c4      	mov	ip, r8
 8001042:	fbb1 f9fe 	udiv	r9, r1, lr
 8001046:	fb09 f804 	mul.w	r8, r9, r4
 800104a:	e7c4      	b.n	8000fd6 <__udivmoddi4+0x282>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <MX_DMA_Init+0x5c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a13      	ldr	r2, [pc, #76]	@ (80010ac <MX_DMA_Init+0x5c>)
 8001060:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_DMA_Init+0x5c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	203a      	movs	r0, #58	@ 0x3a
 8001078:	f002 f9ef 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800107c:	203a      	movs	r0, #58	@ 0x3a
 800107e:	f002 fa08 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2044      	movs	r0, #68	@ 0x44
 8001088:	f002 f9e7 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800108c:	2044      	movs	r0, #68	@ 0x44
 800108e:	f002 fa00 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	2046      	movs	r0, #70	@ 0x46
 8001098:	f002 f9df 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800109c:	2046      	movs	r0, #70	@ 0x46
 800109e:	f002 f9f8 	bl	8003492 <HAL_NVIC_EnableIRQ>

}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800

080010b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db0b      	blt.n	80010da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f003 021f 	and.w	r2, r3, #31
 80010c8:	4907      	ldr	r1, [pc, #28]	@ (80010e8 <__NVIC_EnableIRQ+0x38>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	2001      	movs	r0, #1
 80010d2:	fa00 f202 	lsl.w	r2, r0, r2
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000e100 	.word	0xe000e100

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	@ (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	@ (800113c <__NVIC_SetPriority+0x50>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <get_all_motors_gpio_mask>:

const uint8_t motor_gpio_bit_positions[MOTORS_COUNT] = {
    0, 1, 2, 4, 5, 6, 7, 8, 11, 12
};

static uint32_t get_all_motors_gpio_mask() {
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
    uint32_t mask = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800114a:	2300      	movs	r3, #0
 800114c:	70fb      	strb	r3, [r7, #3]
 800114e:	e00c      	b.n	800116a <get_all_motors_gpio_mask+0x2a>
        mask |= (1 << motor_gpio_bit_positions[m]);
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	4a0b      	ldr	r2, [pc, #44]	@ (8001180 <get_all_motors_gpio_mask+0x40>)
 8001154:	5cd3      	ldrb	r3, [r2, r3]
 8001156:	461a      	mov	r2, r3
 8001158:	2301      	movs	r3, #1
 800115a:	4093      	lsls	r3, r2
 800115c:	461a      	mov	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4313      	orrs	r3, r2
 8001162:	607b      	str	r3, [r7, #4]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	3301      	adds	r3, #1
 8001168:	70fb      	strb	r3, [r7, #3]
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	2b09      	cmp	r3, #9
 800116e:	d9ef      	bls.n	8001150 <get_all_motors_gpio_mask+0x10>
    }
    return mask;
 8001170:	687b      	ldr	r3, [r7, #4]
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	0800bb08 	.word	0x0800bb08

08001184 <preset_bb_Dshot_buffers>:

void preset_bb_Dshot_buffers(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
    memset((void*)dshot_bb_buffer_10, 0, sizeof(dshot_bb_buffer_10));
 800118a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800118e:	2100      	movs	r1, #0
 8001190:	481e      	ldr	r0, [pc, #120]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 8001192:	f006 fbb1 	bl	80078f8 <memset>
    uint32_t all_motors_mask = get_all_motors_gpio_mask();
 8001196:	f7ff ffd3 	bl	8001140 <get_all_motors_gpio_mask>
 800119a:	60b8      	str	r0, [r7, #8]

    dshot_bb_buffer_10[0] = all_motors_mask;
 800119c:	4a1b      	ldr	r2, [pc, #108]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	6013      	str	r3, [r2, #0]

    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	81fb      	strh	r3, [r7, #14]
 80011a6:	e022      	b.n	80011ee <preset_bb_Dshot_buffers+0x6a>
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS)+1;
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	3301      	adds	r3, #1
 80011b0:	80fb      	strh	r3, [r7, #6]
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	3306      	adds	r3, #6
 80011b6:	80bb      	strh	r3, [r7, #4]

        dshot_bb_buffer_10[idx_base] |= (all_motors_mask << 16); // LOW start
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	4a14      	ldr	r2, [pc, #80]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	041a      	lsls	r2, r3, #16
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	430a      	orrs	r2, r1
 80011c8:	4910      	ldr	r1, [pc, #64]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
 80011ce:	88bb      	ldrh	r3, [r7, #4]
 80011d0:	2b80      	cmp	r3, #128	@ 0x80
 80011d2:	d809      	bhi.n	80011e8 <preset_bb_Dshot_buffers+0x64>
            dshot_bb_buffer_10[idx_end] |= all_motors_mask;       // HIGH restore
 80011d4:	88bb      	ldrh	r3, [r7, #4]
 80011d6:	4a0d      	ldr	r2, [pc, #52]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011dc:	88bb      	ldrh	r3, [r7, #4]
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	430a      	orrs	r2, r1
 80011e2:	490a      	ldr	r1, [pc, #40]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	3301      	adds	r3, #1
 80011ec:	81fb      	strh	r3, [r7, #14]
 80011ee:	89fb      	ldrh	r3, [r7, #14]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d9d9      	bls.n	80011a8 <preset_bb_Dshot_buffers+0x24>
        }
    }

    // Ensure final output is HIGH (idle)
    dshot_bb_buffer_10[DSHOT_BB_BUFFER_LENGTH - 1] |= all_motors_mask;
 80011f4:	4b05      	ldr	r3, [pc, #20]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011f6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	4a03      	ldr	r2, [pc, #12]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 8001200:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000254 	.word	0x20000254

08001210 <fill_bb_Dshot_buffers>:

static void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT]) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    preset_bb_Dshot_buffers();
 8001218:	f7ff ffb4 	bl	8001184 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 800121c:	2300      	movs	r3, #0
 800121e:	77fb      	strb	r3, [r7, #31]
 8001220:	e051      	b.n	80012c6 <fill_bb_Dshot_buffers+0xb6>
        uint16_t idx_base = bit * DSHOT_BB_FRAME_SECTIONS;
 8001222:	7ffb      	ldrb	r3, [r7, #31]
 8001224:	b29b      	uxth	r3, r3
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	83bb      	strh	r3, [r7, #28]
        uint8_t bit_pos = 15 - bit;
 800122a:	7ffb      	ldrb	r3, [r7, #31]
 800122c:	f1c3 030f 	rsb	r3, r3, #15
 8001230:	76fb      	strb	r3, [r7, #27]
        uint16_t idx_one = idx_base + DSHOT_BB_1_LENGTH;
 8001232:	8bbb      	ldrh	r3, [r7, #28]
 8001234:	3306      	adds	r3, #6
 8001236:	833b      	strh	r3, [r7, #24]
        uint16_t idx_zero = idx_base + DSHOT_BB_0_LENGTH;
 8001238:	8bbb      	ldrh	r3, [r7, #28]
 800123a:	3304      	adds	r3, #4
 800123c:	82fb      	strh	r3, [r7, #22]

        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800123e:	2300      	movs	r3, #0
 8001240:	77bb      	strb	r3, [r7, #30]
 8001242:	e03a      	b.n	80012ba <fill_bb_Dshot_buffers+0xaa>
            uint32_t pin_mask = (1 << motor_gpio_bit_positions[m]);
 8001244:	7fbb      	ldrb	r3, [r7, #30]
 8001246:	4a24      	ldr	r2, [pc, #144]	@ (80012d8 <fill_bb_Dshot_buffers+0xc8>)
 8001248:	5cd3      	ldrb	r3, [r2, r3]
 800124a:	461a      	mov	r2, r3
 800124c:	2301      	movs	r3, #1
 800124e:	4093      	lsls	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 8001252:	7fbb      	ldrb	r3, [r7, #30]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	7efb      	ldrb	r3, [r7, #27]
 8001260:	fa42 f303 	asr.w	r3, r2, r3
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	2b00      	cmp	r3, #0
 800126a:	bf14      	ite	ne
 800126c:	2301      	movne	r3, #1
 800126e:	2300      	moveq	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]

            if (!is_one) {
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	f083 0301 	eor.w	r3, r3, #1
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d01a      	beq.n	80012b4 <fill_bb_Dshot_buffers+0xa4>
                if (idx_one < DSHOT_BB_BUFFER_LENGTH)
 800127e:	8b3b      	ldrh	r3, [r7, #24]
 8001280:	2b80      	cmp	r3, #128	@ 0x80
 8001282:	d80a      	bhi.n	800129a <fill_bb_Dshot_buffers+0x8a>
                    dshot_bb_buffer_10[idx_one] &= ~pin_mask;     // prevent early high
 8001284:	8b3b      	ldrh	r3, [r7, #24]
 8001286:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 8001288:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43da      	mvns	r2, r3
 8001290:	8b3b      	ldrh	r3, [r7, #24]
 8001292:	400a      	ands	r2, r1
 8001294:	4911      	ldr	r1, [pc, #68]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 8001296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (idx_zero < DSHOT_BB_BUFFER_LENGTH)
 800129a:	8afb      	ldrh	r3, [r7, #22]
 800129c:	2b80      	cmp	r3, #128	@ 0x80
 800129e:	d809      	bhi.n	80012b4 <fill_bb_Dshot_buffers+0xa4>
                    dshot_bb_buffer_10[idx_zero] |= pin_mask;     // rise later for '0'
 80012a0:	8afb      	ldrh	r3, [r7, #22]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 80012a4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80012a8:	8afb      	ldrh	r3, [r7, #22]
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	490b      	ldr	r1, [pc, #44]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 80012b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80012b4:	7fbb      	ldrb	r3, [r7, #30]
 80012b6:	3301      	adds	r3, #1
 80012b8:	77bb      	strb	r3, [r7, #30]
 80012ba:	7fbb      	ldrb	r3, [r7, #30]
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d9c1      	bls.n	8001244 <fill_bb_Dshot_buffers+0x34>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 80012c0:	7ffb      	ldrb	r3, [r7, #31]
 80012c2:	3301      	adds	r3, #1
 80012c4:	77fb      	strb	r3, [r7, #31]
 80012c6:	7ffb      	ldrb	r3, [r7, #31]
 80012c8:	2b0f      	cmp	r3, #15
 80012ca:	d9aa      	bls.n	8001222 <fill_bb_Dshot_buffers+0x12>
            }
        }
    }
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3720      	adds	r7, #32
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	0800bb08 	.word	0x0800bb08
 80012dc:	20000254 	.word	0x20000254

080012e0 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry) {
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	717b      	strb	r3, [r7, #5]
    value = (value << 1) | (telemetry ? 1 : 0);
 80012f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	797b      	ldrb	r3, [r7, #5]
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b21b      	sxth	r3, r3
 8001300:	80fb      	strh	r3, [r7, #6]
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	b29a      	uxth	r2, r3
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	4053      	eors	r3, r2
 800130c:	b29a      	uxth	r2, r3
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	0a1b      	lsrs	r3, r3, #8
 8001312:	b29b      	uxth	r3, r3
 8001314:	4053      	eors	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	b29b      	uxth	r3, r3
 800131c:	f003 030f 	and.w	r3, r3, #15
 8001320:	81fb      	strh	r3, [r7, #14]
    return (value << 4) | crc;
 8001322:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b21a      	sxth	r2, r3
 800132a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800132e:	4313      	orrs	r3, r2
 8001330:	b21b      	sxth	r3, r3
 8001332:	b29b      	uxth	r3, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <update_motors_Tx_Only>:


void update_motors_Tx_Only(void) {
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
    GPIOA->BSRR = get_all_motors_gpio_mask();
 8001346:	4c3c      	ldr	r4, [pc, #240]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001348:	f7ff fefa 	bl	8001140 <get_all_motors_gpio_mask>
 800134c:	4603      	mov	r3, r0
 800134e:	61a3      	str	r3, [r4, #24]

    fill_bb_Dshot_buffers(motor_values);
 8001350:	483a      	ldr	r0, [pc, #232]	@ (800143c <update_motors_Tx_Only+0xfc>)
 8001352:	f7ff ff5d 	bl	8001210 <fill_bb_Dshot_buffers>
    bdshot_reception_1 = true;
 8001356:	4b3a      	ldr	r3, [pc, #232]	@ (8001440 <update_motors_Tx_Only+0x100>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]

    // Set GPIOs to output mode
    GPIOA->MODER |= (
 800135c:	4b36      	ldr	r3, [pc, #216]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4935      	ldr	r1, [pc, #212]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001362:	4b38      	ldr	r3, [pc, #224]	@ (8001444 <update_motors_Tx_Only+0x104>)
 8001364:	4313      	orrs	r3, r2
 8001366:	600b      	str	r3, [r1, #0]
        GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0 | GPIO_MODER_MODER2_0 |
        GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0 |
        GPIO_MODER_MODER7_0 | GPIO_MODER_MODER8_0 | GPIO_MODER_MODER11_0 |
        GPIO_MODER_MODER12_0
    );
    GPIOA->MODER &= ~(
 8001368:	4b33      	ldr	r3, [pc, #204]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4932      	ldr	r1, [pc, #200]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800136e:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <update_motors_Tx_Only+0x108>)
 8001370:	4013      	ands	r3, r2
 8001372:	600b      	str	r3, [r1, #0]
        GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_1 | GPIO_MODER_MODER11_1 |
        GPIO_MODER_MODER12_1
    );

    // Output settings
    GPIOA->OTYPER &= ~(
 8001374:	4b30      	ldr	r3, [pc, #192]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	4a2f      	ldr	r2, [pc, #188]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800137a:	f423 53cf 	bic.w	r3, r3, #6624	@ 0x19e0
 800137e:	f023 0317 	bic.w	r3, r3, #23
 8001382:	6053      	str	r3, [r2, #4]
        GPIO_OTYPER_OT0  | GPIO_OTYPER_OT1  | GPIO_OTYPER_OT2  |
        GPIO_OTYPER_OT4  | GPIO_OTYPER_OT5  | GPIO_OTYPER_OT6  |
        GPIO_OTYPER_OT7  | GPIO_OTYPER_OT8  | GPIO_OTYPER_OT11 |
        GPIO_OTYPER_OT12
    );
    GPIOA->PUPDR |= (
 8001384:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	492b      	ldr	r1, [pc, #172]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800138a:	4b2e      	ldr	r3, [pc, #184]	@ (8001444 <update_motors_Tx_Only+0x104>)
 800138c:	4313      	orrs	r3, r2
 800138e:	60cb      	str	r3, [r1, #12]
        GPIO_PUPDR_PUPDR0_0  | GPIO_PUPDR_PUPDR1_0  | GPIO_PUPDR_PUPDR2_0  |
        GPIO_PUPDR_PUPDR4_0  | GPIO_PUPDR_PUPDR5_0  | GPIO_PUPDR_PUPDR6_0  |
        GPIO_PUPDR_PUPDR7_0  | GPIO_PUPDR_PUPDR8_0  | GPIO_PUPDR_PUPDR11_0 |
        GPIO_PUPDR_PUPDR12_0
    );
    GPIOA->PUPDR &= ~(
 8001390:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	4928      	ldr	r1, [pc, #160]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <update_motors_Tx_Only+0x108>)
 8001398:	4013      	ands	r3, r2
 800139a:	60cb      	str	r3, [r1, #12]
        GPIO_PUPDR_PUPDR0_1  | GPIO_PUPDR_PUPDR1_1  | GPIO_PUPDR_PUPDR2_1  |
        GPIO_PUPDR_PUPDR4_1  | GPIO_PUPDR_PUPDR5_1  | GPIO_PUPDR_PUPDR6_1  |
        GPIO_PUPDR_PUPDR7_1  | GPIO_PUPDR_PUPDR8_1  | GPIO_PUPDR_PUPDR11_1 |
        GPIO_PUPDR_PUPDR12_1
    );
    GPIOA->OSPEEDR |= (
 800139c:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	4925      	ldr	r1, [pc, #148]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 80013a2:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <update_motors_Tx_Only+0x10c>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	608b      	str	r3, [r1, #8]
    );

    // --- CRITICAL SYNCHRONIZATION FOR FIRST BIT ---

        // 5. Cleanly stop TIM1 and DMA stream
        TIM1->CR1 &= ~TIM_CR1_CEN;       // Stop TIM1
 80013a8:	4b29      	ldr	r3, [pc, #164]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a28      	ldr	r2, [pc, #160]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	6013      	str	r3, [r2, #0]
        DMA2_Stream5->CR &= ~DMA_SxCR_EN; // Disable DMA
 80013b4:	4b27      	ldr	r3, [pc, #156]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a26      	ldr	r2, [pc, #152]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	6013      	str	r3, [r2, #0]
        while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); } // Wait for DMA to fully disable
 80013c0:	e000      	b.n	80013c4 <update_motors_Tx_Only+0x84>
 80013c2:	bf00      	nop
 80013c4:	4b23      	ldr	r3, [pc, #140]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1f8      	bne.n	80013c2 <update_motors_Tx_Only+0x82>

        // Clear any pending DMA interrupt flags for stream5
        DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80013d0:	4b21      	ldr	r3, [pc, #132]	@ (8001458 <update_motors_Tx_Only+0x118>)
 80013d2:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80013d6:	60da      	str	r2, [r3, #12]
                      DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

        // 6. Configure DMA for TX (Memory-to-Peripheral)
        DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR); // Peripheral address is BSRR
 80013d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013da:	4a20      	ldr	r2, [pc, #128]	@ (800145c <update_motors_Tx_Only+0x11c>)
 80013dc:	609a      	str	r2, [r3, #8]
        DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_10); // Source is your TX buffer
 80013de:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001460 <update_motors_Tx_Only+0x120>)
 80013e2:	60da      	str	r2, [r3, #12]
        DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH; // Number of transfers
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013e6:	2281      	movs	r2, #129	@ 0x81
 80013e8:	605a      	str	r2, [r3, #4]

        // Re-assign CR completely to ensure all bits are set correctly for TX
         //This atomic write is important to avoid intermediate states.
        uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)      // DMA Channel 6 for TIM1_UP (verify this is correct for your setup)
 80013ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <update_motors_Tx_Only+0x124>)
 80013ec:	607b      	str	r3, [r7, #4]
                        | DMA_SxCR_PSIZE_1               // Peripheral size = 32-bit (for BSRR)
                         | DMA_SxCR_MINC                  // Memory increment enabled
                        | DMA_SxCR_DIR_0                 // Direction: Memory-to-Peripheral (00)
                        | DMA_SxCR_TCIE;                // Enable transfer complete interrupt

       DMA2_Stream5->CR = cr_val; // Write the compiled CR value
 80013ee:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6013      	str	r3, [r2, #0]

       TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1; // <--- ENSURE THIS IS EXPLICITLY SET FOR TX
 80013f4:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013f6:	2210      	movs	r2, #16
 80013f8:	62da      	str	r2, [r3, #44]	@ 0x2c


        // 7. Reset TIM1's counter and clear update flag
        TIM1->EGR |= TIM_EGR_UG;   // Generate Update event (resets CNT, PSC, ARR)
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4a14      	ldr	r2, [pc, #80]	@ (8001450 <update_motors_Tx_Only+0x110>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6153      	str	r3, [r2, #20]
        TIM1->CNT = 0;             // Ensure counter is explicitly at 0
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <update_motors_Tx_Only+0x110>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800140c:	f3bf 8f4f 	dsb	sy
}
 8001410:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001412:	f3bf 8f6f 	isb	sy
}
 8001416:	bf00      	nop
        __DSB(); // Data Synchronization Barrier
        __ISB(); // Instruction Synchronization Barrier

        // 9. Enable both TIM1 and DMA with precise timing
        // Start TIM1 first, then enable DMA to ensure TIM1 is ready to generate the first trigger
        TIM1->CR1 |= TIM_CR1_CEN;        // Enable TIM1
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <update_motors_Tx_Only+0x110>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0c      	ldr	r2, [pc, #48]	@ (8001450 <update_motors_Tx_Only+0x110>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6013      	str	r3, [r2, #0]
        DMA2_Stream5->CR |= DMA_SxCR_EN; // Enable DMA to begin receiving triggers from TIM1
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <update_motors_Tx_Only+0x114>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <update_motors_Tx_Only+0x114>)
 800142a:	f043 0301 	orr.w	r3, r3, #1
 800142e:	6013      	str	r3, [r2, #0]

}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bd90      	pop	{r4, r7, pc}
 8001438:	40020000 	.word	0x40020000
 800143c:	20000240 	.word	0x20000240
 8001440:	2000000c 	.word	0x2000000c
 8001444:	01415515 	.word	0x01415515
 8001448:	fd7d55d5 	.word	0xfd7d55d5
 800144c:	03c3ff3f 	.word	0x03c3ff3f
 8001450:	40010000 	.word	0x40010000
 8001454:	40026488 	.word	0x40026488
 8001458:	40026400 	.word	0x40026400
 800145c:	40020018 	.word	0x40020018
 8001460:	20000254 	.word	0x20000254
 8001464:	0c035450 	.word	0x0c035450

08001468 <setup_Dshot_Tx_Only>:

void setup_Dshot_Tx_Only(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b2c      	ldr	r3, [pc, #176]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a2b      	ldr	r2, [pc, #172]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b29      	ldr	r3, [pc, #164]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 800148a:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	4a22      	ldr	r2, [pc, #136]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 800149c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014a0:	6313      	str	r3, [r2, #48]	@ 0x30

    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 80014a2:	4b21      	ldr	r3, [pc, #132]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014a4:	2284      	movs	r2, #132	@ 0x84
 80014a6:	601a      	str	r2, [r3, #0]
    TIM1->PSC = 0;
 80014a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 80014ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014b0:	2210      	movs	r2, #16
 80014b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 80014b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014b6:	2211      	movs	r2, #17
 80014b8:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CR2 = TIM_CR2_MMS_1;
 80014ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014bc:	2220      	movs	r2, #32
 80014be:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE;
 80014c0:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4a18      	ldr	r2, [pc, #96]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ca:	60d3      	str	r3, [r2, #12]
    TIM1->EGR |= TIM_EGR_UG;
 80014cc:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	4a15      	ldr	r2, [pc, #84]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6153      	str	r3, [r2, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014de:	f023 0301 	bic.w	r3, r3, #1
 80014e2:	6113      	str	r3, [r2, #16]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a10      	ldr	r2, [pc, #64]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 80014f0:	bf00      	nop
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f9      	bne.n	80014f2 <setup_Dshot_Tx_Only+0x8a>
    DMA2->HIFCR = 0xFFFFFFFF;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <setup_Dshot_Tx_Only+0xc8>)
 8001500:	f04f 32ff 	mov.w	r2, #4294967295
 8001504:	60da      	str	r2, [r3, #12]

    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) |
 8001506:	4b09      	ldr	r3, [pc, #36]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 8001508:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <setup_Dshot_Tx_Only+0xcc>)
 800150a:	601a      	str	r2, [r3, #0]
                       DMA_SxCR_PL |
                       DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 |
                       DMA_SxCR_MINC | DMA_SxCR_TCIE;

    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800150c:	2044      	movs	r0, #68	@ 0x44
 800150e:	f7ff fdcf 	bl	80010b0 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);
 8001512:	2103      	movs	r1, #3
 8001514:	2044      	movs	r0, #68	@ 0x44
 8001516:	f7ff fde9 	bl	80010ec <__NVIC_SetPriority>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40023800 	.word	0x40023800
 8001528:	40010000 	.word	0x40010000
 800152c:	40026488 	.word	0x40026488
 8001530:	40026400 	.word	0x40026400
 8001534:	0c035410 	.word	0x0c035410

08001538 <arm_bdshot_rx_capture>:
     }
 }

 // Helper: arm DMA + TIM1 to capture GPIOA->IDR into dshot_bb_buffer_1_4_r
 static inline void arm_bdshot_rx_capture(void)
 {
 8001538:	b480      	push	{r7}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
     const uint32_t pins_mask =
 800153e:	4b3c      	ldr	r3, [pc, #240]	@ (8001630 <arm_bdshot_rx_capture+0xf8>)
 8001540:	60fb      	str	r3, [r7, #12]
         (GPIO_MODER_MODER0 | GPIO_MODER_MODER1 | GPIO_MODER_MODER2 |
          GPIO_MODER_MODER4 | GPIO_MODER_MODER5 | GPIO_MODER_MODER6 |
          GPIO_MODER_MODER7 | GPIO_MODER_MODER8 | GPIO_MODER_MODER11 |
          GPIO_MODER_MODER12);

     const uint32_t pupdr_clear_mask =
 8001542:	4b3b      	ldr	r3, [pc, #236]	@ (8001630 <arm_bdshot_rx_capture+0xf8>)
 8001544:	60bb      	str	r3, [r7, #8]
         ((3U << (0*2)) | (3U << (1*2)) | (3U << (2*2)) |
          (3U << (4*2)) | (3U << (5*2)) | (3U << (6*2)) |
          (3U << (7*2)) | (3U << (8*2)) | (3U << (11*2)) |
          (3U << (12*2)));

     const uint32_t pupdr_pullup_mask =
 8001546:	4b3b      	ldr	r3, [pc, #236]	@ (8001634 <arm_bdshot_rx_capture+0xfc>)
 8001548:	607b      	str	r3, [r7, #4]
          (1U << (4*2)) | (1U << (5*2)) | (1U << (6*2)) |
          (1U << (7*2)) | (1U << (8*2)) | (1U << (11*2)) |
          (1U << (12*2)));

     // 1) Set pins to input mode (00)
     GPIOA->MODER &= ~pins_mask;
 800154a:	4b3b      	ldr	r3, [pc, #236]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	43db      	mvns	r3, r3
 8001552:	4939      	ldr	r1, [pc, #228]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001554:	4013      	ands	r3, r2
 8001556:	600b      	str	r3, [r1, #0]

     // 2) Configure pull-ups atomically: clear then set
     GPIOA->PUPDR &= ~pupdr_clear_mask;
 8001558:	4b37      	ldr	r3, [pc, #220]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	43db      	mvns	r3, r3
 8001560:	4935      	ldr	r1, [pc, #212]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001562:	4013      	ands	r3, r2
 8001564:	60cb      	str	r3, [r1, #12]
     GPIOA->PUPDR |= pupdr_pullup_mask;
 8001566:	4b34      	ldr	r3, [pc, #208]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	4933      	ldr	r1, [pc, #204]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4313      	orrs	r3, r2
 8001570:	60cb      	str	r3, [r1, #12]

     uint32_t sample_period =  (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) /(BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8001572:	2323      	movs	r3, #35	@ 0x23
 8001574:	617b      	str	r3, [r7, #20]

     if (sample_period == 0) sample_period = 1;
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <arm_bdshot_rx_capture+0x48>
 800157c:	2301      	movs	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
     TIM1->CR1 &= ~TIM_CR1_CEN;
 8001580:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a2d      	ldr	r2, [pc, #180]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001586:	f023 0301 	bic.w	r3, r3, #1
 800158a:	6013      	str	r3, [r2, #0]
     TIM1->ARR = sample_period - 1;
 800158c:	4a2b      	ldr	r2, [pc, #172]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3b01      	subs	r3, #1
 8001592:	62d3      	str	r3, [r2, #44]	@ 0x2c
     TIM1->CCR1 = sample_period/2  ; // small safe value, not critical for DMA TRGO if CR2 MMS is set
 8001594:	4a29      	ldr	r2, [pc, #164]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	6353      	str	r3, [r2, #52]	@ 0x34
     TIM1->EGR |= TIM_EGR_UG; // update registers
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	4a26      	ldr	r2, [pc, #152]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6153      	str	r3, [r2, #20]

     // 4) Configure DMA2 Stream5 for peripheral->memory (GPIOA->IDR -> buffer)
     // Disable stream before reconfiguring
     DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80015a8:	4b25      	ldr	r3, [pc, #148]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a24      	ldr	r2, [pc, #144]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6013      	str	r3, [r2, #0]
     while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 80015b4:	e000      	b.n	80015b8 <arm_bdshot_rx_capture+0x80>
 80015b6:	bf00      	nop
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f8      	bne.n	80015b6 <arm_bdshot_rx_capture+0x7e>

     // Clear pending flags for stream5
     DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80015c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <arm_bdshot_rx_capture+0x10c>)
 80015c6:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80015ca:	60da      	str	r2, [r3, #12]
                   DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

     // Peripheral address = input data register
     DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 80015cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <arm_bdshot_rx_capture+0x110>)
 80015d0:	609a      	str	r2, [r3, #8]

     // Memory address = your rx buffer (ensure buffer is word aligned)
     DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_1_4_r;
 80015d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015d4:	4a1d      	ldr	r2, [pc, #116]	@ (800164c <arm_bdshot_rx_capture+0x114>)
 80015d6:	60da      	str	r2, [r3, #12]

     // NDTR = desired sample count (make sure this fits)
     uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 80015d8:	238a      	movs	r3, #138	@ 0x8a
 80015da:	613b      	str	r3, [r7, #16]
     if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015e2:	d302      	bcc.n	80015ea <arm_bdshot_rx_capture+0xb2>
 80015e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015e8:	613b      	str	r3, [r7, #16]
     DMA2_Stream5->NDTR = ndtr;
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	6053      	str	r3, [r2, #4]

     // CR: channel select, medium/high priority, peripheral size = 32-bit (PSIZE=10), memory size = 32-bit (MSIZE=10),
     // MN_INC = memory increment, DIR = Peripheral-to-memory (00 = P2M, actually on F4: DIR bits 0..1 = 00: peripheral-to-memory),
     // TCIE = transfer complete interrupt enabled.
     // Build CR value based on earlier configuration in setup_Dshot_Tx_Only:
     uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)      // channel 6
 80015f0:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <arm_bdshot_rx_capture+0x118>)
 80015f2:	603b      	str	r3, [r7, #0]
                     | DMA_SxCR_PSIZE_1               // peripheral size = 32-bit
                     | DMA_SxCR_MINC                  // memory increment
                     /* DIR = 00 for peripheral-to-memory so leave DIR bits cleared */
                     | DMA_SxCR_TCIE;                // enable transfer complete interrupt

     DMA2_Stream5->CR = cr_val;
 80015f4:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015fa:	f3bf 8f4f 	dsb	sy
}
 80015fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001600:	f3bf 8f6f 	isb	sy
}
 8001604:	bf00      	nop

     __DSB(); __ISB(); // ensure memory ops complete before enabling DMA

     // 5) Enable DMA stream (TCIE already set)
     DMA2_Stream5->CR |= DMA_SxCR_EN;
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6013      	str	r3, [r2, #0]

     // 6) Reset and start TIM1 so DMA requests begin immediately
     TIM1->CNT = 0;
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	@ 0x24
     // Ensure TIM1 TRGO is configured to generate DMA requests (setup_Dshot_Tx_Only used CR2 MMS_1 earlier)
     TIM1->CR1 |= TIM_CR1_CEN;
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a07      	ldr	r2, [pc, #28]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6013      	str	r3, [r2, #0]
 }
 8001624:	bf00      	nop
 8001626:	371c      	adds	r7, #28
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	03c3ff3f 	.word	0x03c3ff3f
 8001634:	01415515 	.word	0x01415515
 8001638:	40020000 	.word	0x40020000
 800163c:	40010000 	.word	0x40010000
 8001640:	40026488 	.word	0x40026488
 8001644:	40026400 	.word	0x40026400
 8001648:	40020010 	.word	0x40020010
 800164c:	2000045c 	.word	0x2000045c
 8001650:	0c035410 	.word	0x0c035410

08001654 <DMA2_Stream5_IRQHandler>:

 // IRQ handler: stream5 used for both TX and RX transitions: TC toggles bdshot_reception_1
 void DMA2_Stream5_IRQHandler(void)
 {
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
     // Transfer complete for Stream5?
     if (DMA2->HISR & DMA_HISR_TCIF5) {
 8001658:	4b33      	ldr	r3, [pc, #204]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02f      	beq.n	80016c4 <DMA2_Stream5_IRQHandler+0x70>
         // Clear the flag
         DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8001664:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4a2f      	ldr	r2, [pc, #188]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800166a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800166e:	60d3      	str	r3, [r2, #12]

         if (bdshot_reception_1) {
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <DMA2_Stream5_IRQHandler+0x30>
             // We just finished the TX DMA. Immediately arm RX capture (no long loops).
             // This function will switch to input, enable pull-ups, configure DMA and start TIM1.
             arm_bdshot_rx_capture();
 8001678:	f7ff ff5e 	bl	8001538 <arm_bdshot_rx_capture>

             // After arming RX we flip the state so next TC means RX complete.
             bdshot_reception_1 = false;
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e01f      	b.n	80016c4 <DMA2_Stream5_IRQHandler+0x70>

         } else {
             // We just finished RX capture - stop TIM1 and DMA, and mark telemetry ready.
             // Disable TIM1
             TIM1->CR1 &= ~TIM_CR1_CEN;
 8001684:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <DMA2_Stream5_IRQHandler+0xdc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a29      	ldr	r2, [pc, #164]	@ (8001730 <DMA2_Stream5_IRQHandler+0xdc>)
 800168a:	f023 0301 	bic.w	r3, r3, #1
 800168e:	6013      	str	r3, [r2, #0]

             // Disable DMA stream cleanly
             DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001690:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a27      	ldr	r2, [pc, #156]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 8001696:	f023 0301 	bic.w	r3, r3, #1
 800169a:	6013      	str	r3, [r2, #0]
             while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800169c:	e000      	b.n	80016a0 <DMA2_Stream5_IRQHandler+0x4c>
 800169e:	bf00      	nop
 80016a0:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1f8      	bne.n	800169e <DMA2_Stream5_IRQHandler+0x4a>

             // Clear any remaining flags for stream5
             DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80016ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016b2:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 80016b6:	60d3      	str	r3, [r2, #12]
                            DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

             // Optionally: set pins back to output mode now or leave for next TX
             // (do not re-enable outputs here if you plan to start TX immediately from same ISR context)
             telemetry_done_flag = 1;
 80016b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001738 <DMA2_Stream5_IRQHandler+0xe4>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]

             // Next round, expect TX (so reset flag)
             bdshot_reception_1 = true;
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
         }
     }

     // Half-transfer / transfer error / direct mode error / transfer error housekeeping:
     if (DMA2->HISR & DMA_HISR_HTIF5) {
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <DMA2_Stream5_IRQHandler+0x88>
         DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 80016d0:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016da:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_TEIF5) {
 80016dc:	4b12      	ldr	r3, [pc, #72]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <DMA2_Stream5_IRQHandler+0xa0>
         DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 80016e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f2:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_DMEIF5) {
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d005      	beq.n	800170c <DMA2_Stream5_IRQHandler+0xb8>
         DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800170a:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_FEIF5) {
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <DMA2_Stream5_IRQHandler+0xd0>
         DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8001718:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	4a02      	ldr	r2, [pc, #8]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800171e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001722:	60d3      	str	r3, [r2, #12]
     }
 }
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40026400 	.word	0x40026400
 800172c:	2000000c 	.word	0x2000000c
 8001730:	40010000 	.word	0x40010000
 8001734:	40026488 	.word	0x40026488
 8001738:	20000458 	.word	0x20000458

0800173c <get_BDshot_response>:
static const uint32_t GCR_table[32] = {
    iv, iv, iv, iv, iv, iv, iv, iv, iv, 9, 10, 11, iv, 13, 14, 15,
    iv, iv, 2, 3, iv, 5, 6, 7, iv, 0, 8, 1, iv, 4, 12, iv };


 uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift){
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800174e:	613b      	str	r3, [r7, #16]
    while (raw_buffer < buffer_end)
 8001750:	e12e      	b.n	80019b0 <get_BDshot_response+0x274>
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	1d1a      	adds	r2, r3, #4
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	78fa      	ldrb	r2, [r7, #3]
 800175c:	2101      	movs	r1, #1
 800175e:	fa01 f202 	lsl.w	r2, r1, r2
 8001762:	4013      	ands	r3, r2
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf0c      	ite	eq
 8001768:	2301      	moveq	r3, #1
 800176a:	2300      	movne	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d130      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	1d1a      	adds	r2, r3, #4
 8001776:	607a      	str	r2, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	78fa      	ldrb	r2, [r7, #3]
 800177c:	2101      	movs	r1, #1
 800177e:	fa01 f202 	lsl.w	r2, r1, r2
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	bf0c      	ite	eq
 8001788:	2301      	moveq	r3, #1
 800178a:	2300      	movne	r3, #0
 800178c:	b2db      	uxtb	r3, r3
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 800178e:	2b00      	cmp	r3, #0
 8001790:	d120      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	1d1a      	adds	r2, r3, #4
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	2101      	movs	r1, #1
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bf0c      	ite	eq
 80017a8:	2301      	moveq	r3, #1
 80017aa:	2300      	movne	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d110      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	1d1a      	adds	r2, r3, #4
 80017b6:	607a      	str	r2, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	78fa      	ldrb	r2, [r7, #3]
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bf0c      	ite	eq
 80017c8:	2301      	moveq	r3, #1
 80017ca:	2300      	movne	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 80ee 	beq.w	80019b0 <get_BDshot_response+0x274>
        {
            uint32_t* buffer_previous = raw_buffer - 1;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b04      	subs	r3, #4
 80017d8:	61fb      	str	r3, [r7, #28]
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	33fc      	adds	r3, #252	@ 0xfc
 80017de:	613b      	str	r3, [r7, #16]
            uint32_t motor_response = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
            uint8_t bits = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	75fb      	strb	r3, [r7, #23]
            while (raw_buffer <= buffer_end)
 80017e8:	e0c3      	b.n	8001972 <get_BDshot_response+0x236>
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	1d1a      	adds	r2, r3, #4
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	2101      	movs	r1, #1
 80017f6:	fa01 f202 	lsl.w	r2, r1, r2
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d121      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	1d1a      	adds	r2, r3, #4
 8001804:	607a      	str	r2, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	2101      	movs	r1, #1
 800180c:	fa01 f202 	lsl.w	r2, r1, r2
 8001810:	4013      	ands	r3, r2
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001812:	2b00      	cmp	r3, #0
 8001814:	d116      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	1d1a      	adds	r2, r3, #4
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	78fa      	ldrb	r2, [r7, #3]
 8001820:	2101      	movs	r1, #1
 8001822:	fa01 f202 	lsl.w	r2, r1, r2
 8001826:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001828:	2b00      	cmp	r3, #0
 800182a:	d10b      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	1d1a      	adds	r2, r3, #4
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	78fa      	ldrb	r2, [r7, #3]
 8001836:	2101      	movs	r1, #1
 8001838:	fa01 f202 	lsl.w	r2, r1, r2
 800183c:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8097 	beq.w	8001972 <get_BDshot_response+0x236>
                {
                    if (raw_buffer <= buffer_end) {
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	429a      	cmp	r2, r3
 800184a:	f200 8092 	bhi.w	8001972 <get_BDshot_response+0x236>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b14      	cmp	r3, #20
 8001856:	dd0a      	ble.n	800186e <get_BDshot_response+0x132>
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	109b      	asrs	r3, r3, #2
 8001860:	4a5a      	ldr	r2, [pc, #360]	@ (80019cc <get_BDshot_response+0x290>)
 8001862:	fb82 1203 	smull	r1, r2, r2, r3
 8001866:	17db      	asrs	r3, r3, #31
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	e000      	b.n	8001870 <get_BDshot_response+0x134>
 800186e:	2301      	movs	r3, #1
 8001870:	73fb      	strb	r3, [r7, #15]
                        bits += len;
 8001872:	7dfa      	ldrb	r2, [r7, #23]
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	4413      	add	r3, r2
 8001878:	75fb      	strb	r3, [r7, #23]
                        motor_response <<= len;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	61bb      	str	r3, [r7, #24]
                        buffer_previous = raw_buffer - 1;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3b04      	subs	r3, #4
 8001888:	61fb      	str	r3, [r7, #28]
                        while (raw_buffer < buffer_end)
 800188a:	e06c      	b.n	8001966 <get_BDshot_response+0x22a>
                        {
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	1d1a      	adds	r2, r3, #4
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	2101      	movs	r1, #1
 8001898:	fa01 f202 	lsl.w	r2, r1, r2
 800189c:	4013      	ands	r3, r2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bf0c      	ite	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	2300      	movne	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d12f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	1d1a      	adds	r2, r3, #4
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	78fa      	ldrb	r2, [r7, #3]
 80018b6:	2101      	movs	r1, #1
 80018b8:	fa01 f202 	lsl.w	r2, r1, r2
 80018bc:	4013      	ands	r3, r2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	bf0c      	ite	eq
 80018c2:	2301      	moveq	r3, #1
 80018c4:	2300      	movne	r3, #0
 80018c6:	b2db      	uxtb	r3, r3
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d11f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	1d1a      	adds	r2, r3, #4
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f202 	lsl.w	r2, r1, r2
 80018dc:	4013      	ands	r3, r2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	bf0c      	ite	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	2300      	movne	r3, #0
 80018e6:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	1d1a      	adds	r2, r3, #4
 80018f0:	607a      	str	r2, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	78fa      	ldrb	r2, [r7, #3]
 80018f6:	2101      	movs	r1, #1
 80018f8:	fa01 f202 	lsl.w	r2, r1, r2
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bf0c      	ite	eq
 8001902:	2301      	moveq	r3, #1
 8001904:	2300      	movne	r3, #0
 8001906:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001908:	2b00      	cmp	r3, #0
 800190a:	d02c      	beq.n	8001966 <get_BDshot_response+0x22a>
                                if (raw_buffer <= buffer_end) {
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	429a      	cmp	r2, r3
 8001912:	d82d      	bhi.n	8001970 <get_BDshot_response+0x234>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b14      	cmp	r3, #20
 800191c:	dd0a      	ble.n	8001934 <get_BDshot_response+0x1f8>
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	109b      	asrs	r3, r3, #2
 8001926:	4a29      	ldr	r2, [pc, #164]	@ (80019cc <get_BDshot_response+0x290>)
 8001928:	fb82 1203 	smull	r1, r2, r2, r3
 800192c:	17db      	asrs	r3, r3, #31
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b2db      	uxtb	r3, r3
 8001932:	e000      	b.n	8001936 <get_BDshot_response+0x1fa>
 8001934:	2301      	movs	r3, #1
 8001936:	73fb      	strb	r3, [r7, #15]
                                    bits += len;
 8001938:	7dfa      	ldrb	r2, [r7, #23]
 800193a:	7bfb      	ldrb	r3, [r7, #15]
 800193c:	4413      	add	r3, r2
 800193e:	75fb      	strb	r3, [r7, #23]
                                    motor_response <<= len;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	61bb      	str	r3, [r7, #24]
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	f1c3 0315 	rsb	r3, r3, #21
 8001950:	4a1f      	ldr	r2, [pc, #124]	@ (80019d0 <get_BDshot_response+0x294>)
 8001952:	fa42 f303 	asr.w	r3, r2, r3
 8001956:	461a      	mov	r2, r3
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
                                    buffer_previous = raw_buffer - 1;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3b04      	subs	r3, #4
 8001962:	61fb      	str	r3, [r7, #28]
                                }
                                break;
 8001964:	e004      	b.n	8001970 <get_BDshot_response+0x234>
                        while (raw_buffer < buffer_end)
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	429a      	cmp	r2, r3
 800196c:	d38e      	bcc.n	800188c <get_BDshot_response+0x150>
 800196e:	e000      	b.n	8001972 <get_BDshot_response+0x236>
                                break;
 8001970:	bf00      	nop
            while (raw_buffer <= buffer_end)
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	429a      	cmp	r2, r3
 8001978:	f67f af37 	bls.w	80017ea <get_BDshot_response+0xae>
                            }
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 800197c:	7dfb      	ldrb	r3, [r7, #23]
 800197e:	f1c3 0315 	rsb	r3, r3, #21
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	61bb      	str	r3, [r7, #24]
            if (*buffer_previous & (1 << motor_shift)) {
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	2101      	movs	r1, #1
 8001992:	fa01 f202 	lsl.w	r2, r1, r2
 8001996:	4013      	ands	r3, r2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <get_BDshot_response+0x270>
                motor_response |= 0x1FFFFF >> bits;
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	4a0c      	ldr	r2, [pc, #48]	@ (80019d0 <get_BDshot_response+0x294>)
 80019a0:	fa42 f303 	asr.w	r3, r2, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
            }
            return motor_response;
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	e006      	b.n	80019be <get_BDshot_response+0x282>
    while (raw_buffer < buffer_end)
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	f4ff aecc 	bcc.w	8001752 <get_BDshot_response+0x16>
        }
    }
    return 0xFFFFFFFF;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	55555556 	.word	0x55555556
 80019d0:	001fffff 	.word	0x001fffff

080019d4 <BDshot_check_checksum>:


  bool BDshot_check_checksum(uint32_t decoded_value) {
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
     uint8_t crc = (decoded_value & 0x0F);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	73fb      	strb	r3, [r7, #15]
     uint16_t value = (decoded_value >> 4);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	81bb      	strh	r3, [r7, #12]
     uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80019ec:	89bb      	ldrh	r3, [r7, #12]
 80019ee:	091b      	lsrs	r3, r3, #4
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	89bb      	ldrh	r3, [r7, #12]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	4053      	eors	r3, r2
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	89bb      	ldrh	r3, [r7, #12]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	4053      	eors	r3, r2
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f003 030f 	and.w	r3, r3, #15
 8001a10:	72fb      	strb	r3, [r7, #11]
     return (crc == calculated_crc);
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	7afb      	ldrb	r3, [r7, #11]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	bf0c      	ite	eq
 8001a1a:	2301      	moveq	r3, #1
 8001a1c:	2300      	movne	r3, #0
 8001a1e:	b2db      	uxtb	r3, r3
 }
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <read_BDshot_response>:


 // Modified read_BDshot_response function with DMA-based debugging
 void read_BDshot_response(uint32_t value, uint8_t motor){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	70fb      	strb	r3, [r7, #3]
  // Debug_Send_DMA("Raw telemetry value: 0x%lX\r\n", value);

     if (value < 0xFFFFFFF) {
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	f080 8096 	bcs.w	8001b70 <read_BDshot_response+0x144>
        //uint32_t raw_gcr_value = value;
         value = (value ^ (value >> 1));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	085b      	lsrs	r3, r3, #1
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4053      	eors	r3, r2
 8001a4c:	607b      	str	r3, [r7, #4]
       // Debug_Send_DMA("After GCR XOR decoding: 0x%lX\r\n", value);

         uint32_t nibble1 = (value & 0x1F);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	61fb      	str	r3, [r7, #28]
         uint32_t nibble2 = ((value >> 5) & 0x1F);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	095b      	lsrs	r3, r3, #5
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	61bb      	str	r3, [r7, #24]
         uint32_t nibble3 = ((value >> 10) & 0x1F);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	0a9b      	lsrs	r3, r3, #10
 8001a64:	f003 031f 	and.w	r3, r3, #31
 8001a68:	617b      	str	r3, [r7, #20]
         uint32_t nibble4 = ((value >> 15) & 0x1F);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	0bdb      	lsrs	r3, r3, #15
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	613b      	str	r3, [r7, #16]

       // Debug_Send_DMA("Nibbles (GCR): 0x%lX, 0x%lX, 0x%lX, 0x%lX\r\n", nibble1, nibble2, nibble3, nibble4);

         if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001a74:	4a43      	ldr	r2, [pc, #268]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d014      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a82:	4a40      	ldr	r2, [pc, #256]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8e:	d00d      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a90:	4a3c      	ldr	r2, [pc, #240]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9c:	d006      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a9e:	4a39      	ldr	r2, [pc, #228]	@ (8001b84 <read_BDshot_response+0x158>)
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aaa:	d10e      	bne.n	8001aca <read_BDshot_response+0x9e>
             //Debug_Send_DMA("GCR lookup failed for one or more nibbles.\r\n");
             motor_telemetry_data[motor].valid_rpm = false;
 8001aac:	78fb      	ldrb	r3, [r7, #3]
 8001aae:	4a36      	ldr	r2, [pc, #216]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001ab0:	015b      	lsls	r3, r3, #5
 8001ab2:	4413      	add	r3, r2
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
             motor_telemetry_data[motor].valid_voltage = false;
 8001aba:	78fb      	ldrb	r3, [r7, #3]
 8001abc:	4a32      	ldr	r2, [pc, #200]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001abe:	015b      	lsls	r3, r3, #5
 8001ac0:	4413      	add	r3, r2
 8001ac2:	330c      	adds	r3, #12
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
             return;
 8001ac8:	e059      	b.n	8001b7e <read_BDshot_response+0x152>
         }

         uint32_t decoded_value = GCR_table[nibble1];
 8001aca:	4a2e      	ldr	r2, [pc, #184]	@ (8001b84 <read_BDshot_response+0x158>)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble2] << 4;
 8001ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8001b84 <read_BDshot_response+0x158>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble3] << 8;
 8001ae4:	4a27      	ldr	r2, [pc, #156]	@ (8001b84 <read_BDshot_response+0x158>)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble4] << 12;
 8001af4:	4a23      	ldr	r2, [pc, #140]	@ (8001b84 <read_BDshot_response+0x158>)
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afc:	031b      	lsls	r3, r3, #12
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]

         //Debug_Send_DMA("Final decoded value: 0x%lX\r\n", decoded_value);

         if (BDshot_check_checksum(decoded_value))
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f7ff ff65 	bl	80019d4 <BDshot_check_checksum>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d027      	beq.n	8001b60 <read_BDshot_response+0x134>
         {
             //Debug_Send_DMA("CRC Check Passed.\r\n");
             motor_telemetry_data[motor].valid_rpm = true;
 8001b10:	78fb      	ldrb	r3, [r7, #3]
 8001b12:	4a1d      	ldr	r2, [pc, #116]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b14:	015b      	lsls	r3, r3, #5
 8001b16:	4413      	add	r3, r2
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
             motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	091b      	lsrs	r3, r3, #4
 8001b22:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	0b5a      	lsrs	r2, r3, #13
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b30:	4915      	ldr	r1, [pc, #84]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b32:	015b      	lsls	r3, r3, #5
 8001b34:	440b      	add	r3, r1
 8001b36:	601a      	str	r2, [r3, #0]
             motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001b38:	78fb      	ldrb	r3, [r7, #3]
 8001b3a:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b3c:	015b      	lsls	r3, r3, #5
 8001b3e:	4413      	add	r3, r2
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <read_BDshot_response+0x160>)
 8001b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b48:	005a      	lsls	r2, r3, #1
 8001b4a:	78fb      	ldrb	r3, [r7, #3]
 8001b4c:	0852      	lsrs	r2, r2, #1
 8001b4e:	4910      	ldr	r1, [pc, #64]	@ (8001b90 <read_BDshot_response+0x164>)
 8001b50:	fba1 1202 	umull	r1, r2, r1, r2
 8001b54:	0892      	lsrs	r2, r2, #2
 8001b56:	490c      	ldr	r1, [pc, #48]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b58:	015b      	lsls	r3, r3, #5
 8001b5a:	440b      	add	r3, r1
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	e00e      	b.n	8001b7e <read_BDshot_response+0x152>
             //Debug_Send_DMA("RPM: %u\r\n",motor_telemetry_data[motor].raw_rpm_value);
         } else {
            // Debug_Send_DMA("CRC Check FAILED. Data will be discarded.\r\n");
             motor_telemetry_data[motor].valid_rpm = false;
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	4a09      	ldr	r2, [pc, #36]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b64:	015b      	lsls	r3, r3, #5
 8001b66:	4413      	add	r3, r2
 8001b68:	3304      	adds	r3, #4
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e006      	b.n	8001b7e <read_BDshot_response+0x152>
         }
     } else {
      //  Debug_Send_DMA("Invalid raw telemetry value.\r\n");
         motor_telemetry_data[motor].valid_rpm = false;
 8001b70:	78fb      	ldrb	r3, [r7, #3]
 8001b72:	4a05      	ldr	r2, [pc, #20]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b74:	015b      	lsls	r3, r3, #5
 8001b76:	4413      	add	r3, r2
 8001b78:	3304      	adds	r3, #4
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
     }
 }
 8001b7e:	3720      	adds	r7, #32
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	0800ba88 	.word	0x0800ba88
 8001b88:	20000684 	.word	0x20000684
 8001b8c:	03938700 	.word	0x03938700
 8001b90:	92492493 	.word	0x92492493

08001b94 <process_telemetry_with_new_method>:



// --- NEW main telemetry processing function ---
void process_telemetry_with_new_method(void) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	e011      	b.n	8001bc4 <process_telemetry_with_new_method+0x30>
        uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_1_4_r, motor_gpio_bit_positions[m]);
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <process_telemetry_with_new_method+0x40>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480b      	ldr	r0, [pc, #44]	@ (8001bd8 <process_telemetry_with_new_method+0x44>)
 8001bac:	f7ff fdc6 	bl	800173c <get_BDshot_response>
 8001bb0:	6038      	str	r0, [r7, #0]
        read_BDshot_response(decoded_gcr_value, m); // Pass motor index 0-based
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	6838      	ldr	r0, [r7, #0]
 8001bba:	f7ff ff37 	bl	8001a2c <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b09      	cmp	r3, #9
 8001bc8:	ddea      	ble.n	8001ba0 <process_telemetry_with_new_method+0xc>
       // Debug_Send_DMA("M%d RAW: 0x%08lX\r\n", m, decoded_gcr_value); // Verify raw values
    }
}
 8001bca:	bf00      	nop
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	0800bb08 	.word	0x0800bb08
 8001bd8:	2000045c 	.word	0x2000045c

08001bdc <pid_calculate_command>:
    return (uint16_t)(((float)rpm_x10 / MOTOR_POLES_NUMBER) * 12);
}


  uint16_t pid_calculate_command(uint32_t current_rpm_unsigned, float target_rpm_signed)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b093      	sub	sp, #76	@ 0x4c
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	ed87 0a00 	vstr	s0, [r7]
    float current_rpm = (float)current_rpm_unsigned;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	ee07 3a90 	vmov	s15, r3
 8001bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bf2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float target_rpm = target_rpm_signed;
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	647b      	str	r3, [r7, #68]	@ 0x44
    uint8_t count = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if(target_rpm <0){
 8001c00:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0c:	d509      	bpl.n	8001c22 <pid_calculate_command+0x46>
    	count = 2;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    	target_rpm = target_rpm * -1;
 8001c14:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c18:	eef1 7a67 	vneg.f32	s15, s15
 8001c1c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8001c20:	e009      	b.n	8001c36 <pid_calculate_command+0x5a>
    }else if(target_rpm > 0)count=1;
 8001c22:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2e:	dd02      	ble.n	8001c36 <pid_calculate_command+0x5a>
 8001c30:	2301      	movs	r3, #1
 8001c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    float error = target_rpm - current_rpm;
 8001c36:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001c3a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c42:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // --- PID Terms ---
    float p_term = PID_KP * error;
 8001c46:	4b82      	ldr	r3, [pc, #520]	@ (8001e50 <pid_calculate_command+0x274>)
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c54:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Integrator: accumulate only when within reasonable error bounds
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 8001c58:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c5c:	eef0 7ae7 	vabs.f32	s15, s15
 8001c60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c68:	dd3e      	ble.n	8001ce8 <pid_calculate_command+0x10c>
 8001c6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c6e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001c72:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c76:	eef0 7ae7 	vabs.f32	s15, s15
 8001c7a:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8001e54 <pid_calculate_command+0x278>
 8001c7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8a:	d52d      	bpl.n	8001ce8 <pid_calculate_command+0x10c>
        i_term += PID_KI * error * 0.005f;
 8001c8c:	4b72      	ldr	r3, [pc, #456]	@ (8001e58 <pid_calculate_command+0x27c>)
 8001c8e:	ed93 7a00 	vldr	s14, [r3]
 8001c92:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001e5c <pid_calculate_command+0x280>
 8001c9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ca2:	4b6f      	ldr	r3, [pc, #444]	@ (8001e60 <pid_calculate_command+0x284>)
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	4b6c      	ldr	r3, [pc, #432]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cae:	edc3 7a00 	vstr	s15, [r3]
        if (i_term > 500.0f) i_term = 500.0f;
 8001cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001e64 <pid_calculate_command+0x288>
 8001cbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc4:	dd02      	ble.n	8001ccc <pid_calculate_command+0xf0>
 8001cc6:	4b66      	ldr	r3, [pc, #408]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cc8:	4a67      	ldr	r2, [pc, #412]	@ (8001e68 <pid_calculate_command+0x28c>)
 8001cca:	601a      	str	r2, [r3, #0]
        if (i_term < -500.0f) i_term = -500.0f;
 8001ccc:	4b64      	ldr	r3, [pc, #400]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001e6c <pid_calculate_command+0x290>
 8001cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cde:	d50d      	bpl.n	8001cfc <pid_calculate_command+0x120>
 8001ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8001e60 <pid_calculate_command+0x284>)
 8001ce2:	4a63      	ldr	r2, [pc, #396]	@ (8001e70 <pid_calculate_command+0x294>)
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	e009      	b.n	8001cfc <pid_calculate_command+0x120>
    } else {
        i_term *= 0.95f;
 8001ce8:	4b5d      	ldr	r3, [pc, #372]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cea:	edd3 7a00 	vldr	s15, [r3]
 8001cee:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001e74 <pid_calculate_command+0x298>
 8001cf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf6:	4b5a      	ldr	r3, [pc, #360]	@ (8001e60 <pid_calculate_command+0x284>)
 8001cf8:	edc3 7a00 	vstr	s15, [r3]
    }

    // Derivative (filtered)
    float error_derivative = error - pid_last_error;
 8001cfc:	4b5e      	ldr	r3, [pc, #376]	@ (8001e78 <pid_calculate_command+0x29c>)
 8001cfe:	edd3 7a00 	vldr	s15, [r3]
 8001d02:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    pid_last_error = error;
 8001d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8001e78 <pid_calculate_command+0x29c>)
 8001d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d12:	6013      	str	r3, [r2, #0]
    pid_filtered_error = (0.4f * error_derivative) + (0.6f * pid_filtered_error);
 8001d14:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d18:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001e7c <pid_calculate_command+0x2a0>
 8001d1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d20:	4b57      	ldr	r3, [pc, #348]	@ (8001e80 <pid_calculate_command+0x2a4>)
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8001e84 <pid_calculate_command+0x2a8>
 8001d2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d32:	4b53      	ldr	r3, [pc, #332]	@ (8001e80 <pid_calculate_command+0x2a4>)
 8001d34:	edc3 7a00 	vstr	s15, [r3]
    float d_term = PID_KD * pid_filtered_error;
 8001d38:	4b53      	ldr	r3, [pc, #332]	@ (8001e88 <pid_calculate_command+0x2ac>)
 8001d3a:	ed93 7a00 	vldr	s14, [r3]
 8001d3e:	4b50      	ldr	r3, [pc, #320]	@ (8001e80 <pid_calculate_command+0x2a4>)
 8001d40:	edd3 7a00 	vldr	s15, [r3]
 8001d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d48:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float pid_output = p_term + i_term + d_term;
 8001d4c:	4b44      	ldr	r3, [pc, #272]	@ (8001e60 <pid_calculate_command+0x284>)
 8001d4e:	ed93 7a00 	vldr	s14, [r3]
 8001d52:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001d5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d62:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- FEEDFORWARD and SCALING ---
    float ff_from_target = fabsf(target_rpm) * 0.15f;
 8001d66:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001d6a:	eef0 7ae7 	vabs.f32	s15, s15
 8001d6e:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001e8c <pid_calculate_command+0x2b0>
 8001d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d76:	edc7 7a08 	vstr	s15, [r7, #32]
    float pid_correction = pid_output * 0.15f;
 8001d7a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d7e:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001e8c <pid_calculate_command+0x2b0>
 8001d82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d86:	edc7 7a07 	vstr	s15, [r7, #28]
    float throttle_value = ff_from_target + pid_correction;
 8001d8a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d96:	edc7 7a06 	vstr	s15, [r7, #24]

    // --- Map to DShot range ---
    // DShot bidirectional uses mid = 1048 as zero throttle
    const float DSHOT_NEUTRAL = 1048.0f;
 8001d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e90 <pid_calculate_command+0x2b4>)
 8001d9c:	617b      	str	r3, [r7, #20]
    const float DSHOT_MIN = 48.0f;
 8001d9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e94 <pid_calculate_command+0x2b8>)
 8001da0:	613b      	str	r3, [r7, #16]
    const float DSHOT_MAX = 2047.0f;
 8001da2:	4b3d      	ldr	r3, [pc, #244]	@ (8001e98 <pid_calculate_command+0x2bc>)
 8001da4:	60fb      	str	r3, [r7, #12]

    float dshot_f = DSHOT_NEUTRAL;
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (count == 1) {
 8001daa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d108      	bne.n	8001dc4 <pid_calculate_command+0x1e8>
        dshot_f = DSHOT_NEUTRAL + throttle_value;  // forward
 8001db2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001db6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dbe:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8001dc2:	e01b      	b.n	8001dfc <pid_calculate_command+0x220>
    } else if (count == 2) {
 8001dc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d108      	bne.n	8001dde <pid_calculate_command+0x202>
        dshot_f = 48.0f + throttle_value;  // reverse
 8001dcc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dd0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001e9c <pid_calculate_command+0x2c0>
 8001dd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dd8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8001ddc:	e00e      	b.n	8001dfc <pid_calculate_command+0x220>
    } else {
        // Dead stop
        pid_last_error = pid_filtered_error = i_term = 0.0f;
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	4a1f      	ldr	r2, [pc, #124]	@ (8001e60 <pid_calculate_command+0x284>)
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	4a26      	ldr	r2, [pc, #152]	@ (8001e80 <pid_calculate_command+0x2a4>)
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	4b25      	ldr	r3, [pc, #148]	@ (8001e80 <pid_calculate_command+0x2a4>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a22      	ldr	r2, [pc, #136]	@ (8001e78 <pid_calculate_command+0x29c>)
 8001df0:	6013      	str	r3, [r2, #0]
        dshot_f = 0;
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        return 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	e023      	b.n	8001e44 <pid_calculate_command+0x268>
    }

    // Clamp
    if (dshot_f < DSHOT_MIN) dshot_f = DSHOT_MIN;
 8001dfc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001e00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0c:	d501      	bpl.n	8001e12 <pid_calculate_command+0x236>
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 8001e12:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001e16:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e22:	dd01      	ble.n	8001e28 <pid_calculate_command+0x24c>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	63fb      	str	r3, [r7, #60]	@ 0x3c

    uint16_t dshot_command = (uint16_t)dshot_f;
 8001e28:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e30:	ee17 3a90 	vmov	r3, s15
 8001e34:	817b      	strh	r3, [r7, #10]
    //    Debug_Send_DMA("Tgt=%.0f, Curr=%.0f, Err=%.0f, PID=%.1f, CMD=%u\r\n",
     //                  target_rpm, current_rpm, error, pid_output, dshot_command);
     //   last_debug_cmd = dshot_command;
  //  }

    last_sent_dshot_command = dshot_command;
 8001e36:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea0 <pid_calculate_command+0x2c4>)
 8001e38:	897b      	ldrh	r3, [r7, #10]
 8001e3a:	8013      	strh	r3, [r2, #0]
    count = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    return dshot_command;
 8001e42:	897b      	ldrh	r3, [r7, #10]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	374c      	adds	r7, #76	@ 0x4c
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	20000000 	.word	0x20000000
 8001e54:	3f99999a 	.word	0x3f99999a
 8001e58:	20000004 	.word	0x20000004
 8001e5c:	3ba3d70a 	.word	0x3ba3d70a
 8001e60:	20000214 	.word	0x20000214
 8001e64:	43fa0000 	.word	0x43fa0000
 8001e68:	43fa0000 	.word	0x43fa0000
 8001e6c:	c3fa0000 	.word	0xc3fa0000
 8001e70:	c3fa0000 	.word	0xc3fa0000
 8001e74:	3f733333 	.word	0x3f733333
 8001e78:	2000020c 	.word	0x2000020c
 8001e7c:	3ecccccd 	.word	0x3ecccccd
 8001e80:	20000210 	.word	0x20000210
 8001e84:	3f19999a 	.word	0x3f19999a
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	3e19999a 	.word	0x3e19999a
 8001e90:	44830000 	.word	0x44830000
 8001e94:	42400000 	.word	0x42400000
 8001e98:	44ffe000 	.word	0x44ffe000
 8001e9c:	42400000 	.word	0x42400000
 8001ea0:	20000208 	.word	0x20000208

08001ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eaa:	f107 030c 	add.w	r3, r7, #12
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b20      	ldr	r3, [pc, #128]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4a1f      	ldr	r2, [pc, #124]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4b1d      	ldr	r3, [pc, #116]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	4a18      	ldr	r2, [pc, #96]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	607b      	str	r3, [r7, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	603b      	str	r3, [r7, #0]
 8001ef6:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	4a11      	ldr	r2, [pc, #68]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f02:	4b0f      	ldr	r3, [pc, #60]	@ (8001f40 <MX_GPIO_Init+0x9c>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f641 11f7 	movw	r1, #6647	@ 0x19f7
 8001f14:	480b      	ldr	r0, [pc, #44]	@ (8001f44 <MX_GPIO_Init+0xa0>)
 8001f16:	f002 f85d 	bl	8003fd4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_SET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA4
                           PA5 PA6 PA7 PA8
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001f1a:	f641 13f7 	movw	r3, #6647	@ 0x19f7
 8001f1e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	4619      	mov	r1, r3
 8001f32:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_GPIO_Init+0xa0>)
 8001f34:	f001 feca 	bl	8003ccc <HAL_GPIO_Init>

}
 8001f38:	bf00      	nop
 8001f3a:	3720      	adds	r7, #32
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40020000 	.word	0x40020000

08001f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b094      	sub	sp, #80	@ 0x50
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f4e:	f001 f913 	bl	8003178 <HAL_Init>

  /* USER CODE BEGIN Init */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001f52:	4b99      	ldr	r3, [pc, #612]	@ (80021b8 <main+0x270>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	4a98      	ldr	r2, [pc, #608]	@ (80021b8 <main+0x270>)
 8001f58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f5c:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001f5e:	4b97      	ldr	r3, [pc, #604]	@ (80021bc <main+0x274>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a96      	ldr	r2, [pc, #600]	@ (80021bc <main+0x274>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f6a:	f000 f98f 	bl	800228c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_GPIOA_CLK_ENABLE(); // Enable GPIOA clock
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	4b93      	ldr	r3, [pc, #588]	@ (80021c0 <main+0x278>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a92      	ldr	r2, [pc, #584]	@ (80021c0 <main+0x278>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b90      	ldr	r3, [pc, #576]	@ (80021c0 <main+0x278>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f8a:	f7ff ff8b 	bl	8001ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f8e:	f7ff f85f 	bl	8001050 <MX_DMA_Init>
  MX_TIM1_Init();
 8001f92:	f000 fbc9 	bl	8002728 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001f96:	f000 fc99 	bl	80028cc <MX_TIM4_Init>
  MX_TIM3_Init();
 8001f9a:	f000 fc15 	bl	80027c8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001f9e:	f000 ffd3 	bl	8002f48 <MX_USART1_UART_Init>
  UART_CMD_Init(&huart1);
 8001fa2:	4888      	ldr	r0, [pc, #544]	@ (80021c4 <main+0x27c>)
 8001fa4:	f000 fdf4 	bl	8002b90 <UART_CMD_Init>
  PWM_Init();
 8001fa8:	f000 f9e0 	bl	800236c <PWM_Init>



  // --- DShot Initialization ---
  setup_Dshot_Tx_Only();
 8001fac:	f7ff fa5c 	bl	8001468 <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 8001fb0:	f7ff f8e8 	bl	8001184 <preset_bb_Dshot_buffers>

  // Initialize all motor target RPMs to 0.0 (stop)
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fb8:	e009      	b.n	8001fce <main+0x86>
        pid_target_speed_rpms[i] = value; // All motors initially stopped
 8001fba:	4b83      	ldr	r3, [pc, #524]	@ (80021c8 <main+0x280>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	4983      	ldr	r1, [pc, #524]	@ (80021cc <main+0x284>)
 8001fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fca:	3301      	adds	r3, #1
 8001fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fd0:	2b09      	cmp	r3, #9
 8001fd2:	ddf2      	ble.n	8001fba <main+0x72>
    }

      for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fd8:	e00c      	b.n	8001ff4 <main+0xac>
           motor_values[i] = prepare_Dshot_package(0, false); // Send 0 throttle (disarmed)
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f7ff f97f 	bl	80012e0 <prepare_Dshot_package>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4a7a      	ldr	r2, [pc, #488]	@ (80021d0 <main+0x288>)
 8001fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ff6:	2b09      	cmp	r3, #9
 8001ff8:	ddef      	ble.n	8001fda <main+0x92>
       }

  // Send this 0 throttle for 200ms
  uint32_t calibration_start_time = HAL_GetTick();
 8001ffa:	f001 f923 	bl	8003244 <HAL_GetTick>
 8001ffe:	61f8      	str	r0, [r7, #28]
  while (HAL_GetTick() - calibration_start_time < 2000) {
 8002000:	e00a      	b.n	8002018 <main+0xd0>
      update_motors_Tx_Only();
 8002002:	f7ff f99d 	bl	8001340 <update_motors_Tx_Only>
      // Keep the small delay to ensure signal integrity during calibration phase too
      for (volatile int i = 0; i < 100; i++);
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	e002      	b.n	8002012 <main+0xca>
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	3301      	adds	r3, #1
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b63      	cmp	r3, #99	@ 0x63
 8002016:	ddf9      	ble.n	800200c <main+0xc4>
  while (HAL_GetTick() - calibration_start_time < 2000) {
 8002018:	f001 f914 	bl	8003244 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002026:	d3ec      	bcc.n	8002002 <main+0xba>
  }


  for (int i = 0; i < MOTORS_COUNT; i++) {
 8002028:	2300      	movs	r3, #0
 800202a:	647b      	str	r3, [r7, #68]	@ 0x44
 800202c:	e00c      	b.n	8002048 <main+0x100>
	  motor_values[i] = prepare_Dshot_package(10, false);
 800202e:	2100      	movs	r1, #0
 8002030:	200a      	movs	r0, #10
 8002032:	f7ff f955 	bl	80012e0 <prepare_Dshot_package>
 8002036:	4603      	mov	r3, r0
 8002038:	4619      	mov	r1, r3
 800203a:	4a65      	ldr	r2, [pc, #404]	@ (80021d0 <main+0x288>)
 800203c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800203e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < MOTORS_COUNT; i++) {
 8002042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002044:	3301      	adds	r3, #1
 8002046:	647b      	str	r3, [r7, #68]	@ 0x44
 8002048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800204a:	2b09      	cmp	r3, #9
 800204c:	ddef      	ble.n	800202e <main+0xe6>
     }

   for (int t = 0; t < 6; t++){
 800204e:	2300      	movs	r3, #0
 8002050:	643b      	str	r3, [r7, #64]	@ 0x40
 8002052:	e004      	b.n	800205e <main+0x116>
   update_motors_Tx_Only();
 8002054:	f7ff f974 	bl	8001340 <update_motors_Tx_Only>
   for (int t = 0; t < 6; t++){
 8002058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800205a:	3301      	adds	r3, #1
 800205c:	643b      	str	r3, [r7, #64]	@ 0x40
 800205e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002060:	2b05      	cmp	r3, #5
 8002062:	ddf7      	ble.n	8002054 <main+0x10c>
   }


   for (int i = 0; i < MOTORS_COUNT; i++) {
 8002064:	2300      	movs	r3, #0
 8002066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002068:	e00c      	b.n	8002084 <main+0x13c>
   	  motor_values[i] = prepare_Dshot_package(12, false);
 800206a:	2100      	movs	r1, #0
 800206c:	200c      	movs	r0, #12
 800206e:	f7ff f937 	bl	80012e0 <prepare_Dshot_package>
 8002072:	4603      	mov	r3, r0
 8002074:	4619      	mov	r1, r3
 8002076:	4a56      	ldr	r2, [pc, #344]	@ (80021d0 <main+0x288>)
 8002078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800207a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   for (int i = 0; i < MOTORS_COUNT; i++) {
 800207e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002080:	3301      	adds	r3, #1
 8002082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002086:	2b09      	cmp	r3, #9
 8002088:	ddef      	ble.n	800206a <main+0x122>
        }

   for (int t = 0; t < 6; t++){
 800208a:	2300      	movs	r3, #0
 800208c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800208e:	e004      	b.n	800209a <main+0x152>
   update_motors_Tx_Only();
 8002090:	f7ff f956 	bl	8001340 <update_motors_Tx_Only>
   for (int t = 0; t < 6; t++){
 8002094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002096:	3301      	adds	r3, #1
 8002098:	63bb      	str	r3, [r7, #56]	@ 0x38
 800209a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800209c:	2b05      	cmp	r3, #5
 800209e:	ddf7      	ble.n	8002090 <main+0x148>
   }
   HAL_Delay(40);
 80020a0:	2028      	movs	r0, #40	@ 0x28
 80020a2:	f001 f8db 	bl	800325c <HAL_Delay>



   Debug_Send_DMA("--- STM32 DShot Controller Started ---\r\n");
 80020a6:	484b      	ldr	r0, [pc, #300]	@ (80021d4 <main+0x28c>)
 80020a8:	f000 fd8a 	bl	8002bc0 <Debug_Send_DMA>



  /* Infinite loop */
     /* USER CODE BEGIN WHILE */
     uint32_t last_50hz_time = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	637b      	str	r3, [r7, #52]	@ 0x34
     uint32_t last_100hz_time = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30
     uint32_t now2 = HAL_GetTick();
 80020b4:	f001 f8c6 	bl	8003244 <HAL_GetTick>
 80020b8:	61b8      	str	r0, [r7, #24]


     uint32_t last_telemetry_timestamp = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
     bool telemetry_active = false; // Start with telemetry inactive until first successful read
 80020be:	2300      	movs	r3, #0
 80020c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
     uint16_t current_rpm = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	853b      	strh	r3, [r7, #40]	@ 0x28

  /* Infinite loop */
  while (1) {

	  // Check if new UART data is available and process it
	  if (uart_new_data_available) {
 80020c8:	4b43      	ldr	r3, [pc, #268]	@ (80021d8 <main+0x290>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <main+0x18e>
		  process_uart_command();
 80020d2:	f000 fdb3 	bl	8002c3c <process_uart_command>

	  }


	  // Check if new telemetry data is ready
	      if (telemetry_done_flag){
 80020d6:	4b41      	ldr	r3, [pc, #260]	@ (80021dc <main+0x294>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d045      	beq.n	800216c <main+0x224>
	          // Clear the flag immediately to prepare for the next cycle
	          telemetry_done_flag = 0;
 80020e0:	4b3e      	ldr	r3, [pc, #248]	@ (80021dc <main+0x294>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
	          last_telemetry_timestamp = HAL_GetTick(); // Update timestamp on success
 80020e6:	f001 f8ad 	bl	8003244 <HAL_GetTick>
 80020ea:	62f8      	str	r0, [r7, #44]	@ 0x2c

	          // Step 1: Process the telemetry responses from the previous cycle
	          process_telemetry_with_new_method();
 80020ec:	f7ff fd52 	bl	8001b94 <process_telemetry_with_new_method>


	          // Step 3: Loop through each motor to calculate a new command using PID
	          for (int m = 0; m < MOTORS_COUNT; m++){
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020f4:	e029      	b.n	800214a <main+0x202>
	             // uint16_t current_rpm = 0;

	        	  // Use received_numeric_value from UART as the PID target RPM
	        	   float pid_target_rpm_from_uart = pid_target_speed_rpms[m];
 80020f6:	4a35      	ldr	r2, [pc, #212]	@ (80021cc <main+0x284>)
 80020f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	4413      	add	r3, r2
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	617b      	str	r3, [r7, #20]

	              if (motor_telemetry_data[m].valid_rpm) {
 8002102:	4a37      	ldr	r2, [pc, #220]	@ (80021e0 <main+0x298>)
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	015b      	lsls	r3, r3, #5
 8002108:	4413      	add	r3, r2
 800210a:	3304      	adds	r3, #4
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <main+0x1d6>
	                  current_rpm = motor_telemetry_data[m].raw_rpm_value;
 8002112:	4a33      	ldr	r2, [pc, #204]	@ (80021e0 <main+0x298>)
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	015b      	lsls	r3, r3, #5
 8002118:	4413      	add	r3, r2
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	853b      	strh	r3, [r7, #40]	@ 0x28
	              }else {
	            	  //current_rpm_for_pid = (uint32_t)fabsf(current_pid_target);
	              }

	              // Calculate PID command. Pass the current RPM and the target RPM from UART.
	               uint16_t new_command = pid_calculate_command(current_rpm, pid_target_rpm_from_uart);
 800211e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002120:	ed97 0a05 	vldr	s0, [r7, #20]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff fd59 	bl	8001bdc <pid_calculate_command>
 800212a:	4603      	mov	r3, r0
 800212c:	827b      	strh	r3, [r7, #18]
	              motor_values[m] = prepare_Dshot_package(new_command, false);
 800212e:	8a7b      	ldrh	r3, [r7, #18]
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff f8d4 	bl	80012e0 <prepare_Dshot_package>
 8002138:	4603      	mov	r3, r0
 800213a:	4619      	mov	r1, r3
 800213c:	4a24      	ldr	r2, [pc, #144]	@ (80021d0 <main+0x288>)
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	          for (int m = 0; m < MOTORS_COUNT; m++){
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	3301      	adds	r3, #1
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	2b09      	cmp	r3, #9
 800214e:	ddd2      	ble.n	80020f6 <main+0x1ae>


	          }

	          // Step 4: Send the new DShot commands and start the next telemetry reception
	          for (volatile int i = 0; i < 100; i++);
 8002150:	2300      	movs	r3, #0
 8002152:	607b      	str	r3, [r7, #4]
 8002154:	e002      	b.n	800215c <main+0x214>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3301      	adds	r3, #1
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b63      	cmp	r3, #99	@ 0x63
 8002160:	ddf9      	ble.n	8002156 <main+0x20e>
	          update_motors_Tx_Only();
 8002162:	f7ff f8ed 	bl	8001340 <update_motors_Tx_Only>

	          telemetry_active = true;
 8002166:	2301      	movs	r3, #1
 8002168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	      }

	      // Add a check for telemetry timeout
	      if (telemetry_active && (HAL_GetTick() - last_telemetry_timestamp > 2000)) {
 800216c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002170:	2b00      	cmp	r3, #0
 8002172:	d03f      	beq.n	80021f4 <main+0x2ac>
 8002174:	f001 f866 	bl	8003244 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002182:	d937      	bls.n	80021f4 <main+0x2ac>
	          // Telemetry has failed, enter a safe open-loop mode
	          telemetry_active = false;
 8002184:	2300      	movs	r3, #0
 8002186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	          // For all motors, set a safe, constant throttle
	          for (int m = 0; m < MOTORS_COUNT; m++) {
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
 800218e:	e00c      	b.n	80021aa <main+0x262>
	              motor_values[m] = prepare_Dshot_package(DSHOT_BASE_COMMAND, false);
 8002190:	2100      	movs	r1, #0
 8002192:	2030      	movs	r0, #48	@ 0x30
 8002194:	f7ff f8a4 	bl	80012e0 <prepare_Dshot_package>
 8002198:	4603      	mov	r3, r0
 800219a:	4619      	mov	r1, r3
 800219c:	4a0c      	ldr	r2, [pc, #48]	@ (80021d0 <main+0x288>)
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	          for (int m = 0; m < MOTORS_COUNT; m++) {
 80021a4:	6a3b      	ldr	r3, [r7, #32]
 80021a6:	3301      	adds	r3, #1
 80021a8:	623b      	str	r3, [r7, #32]
 80021aa:	6a3b      	ldr	r3, [r7, #32]
 80021ac:	2b09      	cmp	r3, #9
 80021ae:	ddef      	ble.n	8002190 <main+0x248>

	             // Debug_Send_DMA("FAILED: %d %d %d",m,motor_telemetry_data[m].raw_rpm_value , motor_telemetry_data[m].voltage);
	          }
	          for (volatile int i = 0; i < 100; i++);
 80021b0:	2300      	movs	r3, #0
 80021b2:	603b      	str	r3, [r7, #0]
 80021b4:	e019      	b.n	80021ea <main+0x2a2>
 80021b6:	bf00      	nop
 80021b8:	e000edf0 	.word	0xe000edf0
 80021bc:	e0001000 	.word	0xe0001000
 80021c0:	40023800 	.word	0x40023800
 80021c4:	20000a10 	.word	0x20000a10
 80021c8:	200007c8 	.word	0x200007c8
 80021cc:	20000218 	.word	0x20000218
 80021d0:	20000240 	.word	0x20000240
 80021d4:	0800b988 	.word	0x0800b988
 80021d8:	2000098a 	.word	0x2000098a
 80021dc:	20000458 	.word	0x20000458
 80021e0:	20000684 	.word	0x20000684
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	3301      	adds	r3, #1
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	2b63      	cmp	r3, #99	@ 0x63
 80021ee:	ddf9      	ble.n	80021e4 <main+0x29c>
	          update_motors_Tx_Only();
 80021f0:	f7ff f8a6 	bl	8001340 <update_motors_Tx_Only>
	      }



	      // ---- SERVO PWM UPDATE - Different frequencies
	      now2 = HAL_GetTick();
 80021f4:	f001 f826 	bl	8003244 <HAL_GetTick>
 80021f8:	61b8      	str	r0, [r7, #24]

	      // Update 50Hz PWM motors every 20ms
	      if (now2 - last_50hz_time >= 20) {
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b13      	cmp	r3, #19
 8002202:	d90f      	bls.n	8002224 <main+0x2dc>
	    	  PWM_SetDuty(&htim4, TIM_CHANNEL_1, pwm_targets[0]); // PB6
 8002204:	4b13      	ldr	r3, [pc, #76]	@ (8002254 <main+0x30c>)
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	461a      	mov	r2, r3
 800220a:	2100      	movs	r1, #0
 800220c:	4812      	ldr	r0, [pc, #72]	@ (8002258 <main+0x310>)
 800220e:	f000 f8c5 	bl	800239c <PWM_SetDuty>
	    	  PWM_SetDuty(&htim4, TIM_CHANNEL_2, pwm_targets[1]); // PB7
 8002212:	4b10      	ldr	r3, [pc, #64]	@ (8002254 <main+0x30c>)
 8002214:	885b      	ldrh	r3, [r3, #2]
 8002216:	461a      	mov	r2, r3
 8002218:	2104      	movs	r1, #4
 800221a:	480f      	ldr	r0, [pc, #60]	@ (8002258 <main+0x310>)
 800221c:	f000 f8be 	bl	800239c <PWM_SetDuty>
	    	  last_50hz_time = now2;
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	637b      	str	r3, [r7, #52]	@ 0x34
	      }

	      // Update 100Hz PWM motors every 10ms
	      if (now2 - last_100hz_time >= 10) {
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b09      	cmp	r3, #9
 800222c:	f67f af4c 	bls.w	80020c8 <main+0x180>
	    	  PWM_SetDuty(&htim3, TIM_CHANNEL_1, pwm_targets[2]); // PB4
 8002230:	4b08      	ldr	r3, [pc, #32]	@ (8002254 <main+0x30c>)
 8002232:	889b      	ldrh	r3, [r3, #4]
 8002234:	461a      	mov	r2, r3
 8002236:	2100      	movs	r1, #0
 8002238:	4808      	ldr	r0, [pc, #32]	@ (800225c <main+0x314>)
 800223a:	f000 f8af 	bl	800239c <PWM_SetDuty>
	    	  PWM_SetDuty(&htim3, TIM_CHANNEL_2, pwm_targets[3]); // PB5
 800223e:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <main+0x30c>)
 8002240:	88db      	ldrh	r3, [r3, #6]
 8002242:	461a      	mov	r2, r3
 8002244:	2104      	movs	r1, #4
 8002246:	4805      	ldr	r0, [pc, #20]	@ (800225c <main+0x314>)
 8002248:	f000 f8a8 	bl	800239c <PWM_SetDuty>
	    	  last_100hz_time = now2;
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	633b      	str	r3, [r7, #48]	@ 0x30
	  if (uart_new_data_available) {
 8002250:	e73a      	b.n	80020c8 <main+0x180>
 8002252:	bf00      	nop
 8002254:	20000010 	.word	0x20000010
 8002258:	20000860 	.word	0x20000860
 800225c:	20000818 	.word	0x20000818

08002260 <HAL_UART_TxCpltCallback>:

// --- UART Transmit Complete Callback ---
// This function is called by HAL when a UART DMA transmission is complete.
// It sets the uart_tx_ready flag back to true, allowing the next Debug_Send_DMA call.
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) // Check if it's our USART1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a05      	ldr	r2, [pc, #20]	@ (8002284 <HAL_UART_TxCpltCallback+0x24>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d102      	bne.n	8002278 <HAL_UART_TxCpltCallback+0x18>
    {
        uart_tx_ready = true; // Mark TX buffer as ready for next transmission
 8002272:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_UART_TxCpltCallback+0x28>)
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]

    }

}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	40011000 	.word	0x40011000
 8002288:	2000000d 	.word	0x2000000d

0800228c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b094      	sub	sp, #80	@ 0x50
 8002290:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002292:	f107 0320 	add.w	r3, r7, #32
 8002296:	2230      	movs	r2, #48	@ 0x30
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f005 fb2c 	bl	80078f8 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022a0:	f107 030c 	add.w	r3, r7, #12
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 80022b0:	2300      	movs	r3, #0
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <SystemClock_Config+0xcc>)
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	4a27      	ldr	r2, [pc, #156]	@ (8002358 <SystemClock_Config+0xcc>)
 80022ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022be:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c0:	4b25      	ldr	r3, [pc, #148]	@ (8002358 <SystemClock_Config+0xcc>)
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80022cc:	2300      	movs	r3, #0
 80022ce:	607b      	str	r3, [r7, #4]
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <SystemClock_Config+0xd0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80022d8:	4a20      	ldr	r2, [pc, #128]	@ (800235c <SystemClock_Config+0xd0>)
 80022da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	4b1e      	ldr	r3, [pc, #120]	@ (800235c <SystemClock_Config+0xd0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022ec:	2301      	movs	r3, #1
 80022ee:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022f4:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022f6:	2302      	movs	r3, #2
 80022f8:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 25;
 8002300:	2319      	movs	r3, #25
 8002302:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 168;
 8002304:	23a8      	movs	r3, #168	@ 0xa8
 8002306:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002308:	2302      	movs	r3, #2
 800230a:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 4;
 800230c:	2304      	movs	r3, #4
 800230e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002310:	f107 0320 	add.w	r3, r7, #32
 8002314:	4618      	mov	r0, r3
 8002316:	f001 fe77 	bl	8004008 <HAL_RCC_OscConfig>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <SystemClock_Config+0x98>
	  {
	    Error_Handler();
 8002320:	f000 f81e 	bl	8002360 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002324:	230f      	movs	r3, #15
 8002326:	60fb      	str	r3, [r7, #12]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002328:	2302      	movs	r3, #2
 800232a:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002330:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002334:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	2102      	movs	r1, #2
 8002340:	4618      	mov	r0, r3
 8002342:	f002 f8d9 	bl	80044f8 <HAL_RCC_ClockConfig>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <SystemClock_Config+0xc4>
	  {
	    Error_Handler();
 800234c:	f000 f808 	bl	8002360 <Error_Handler>
	  }
}
 8002350:	bf00      	nop
 8002352:	3750      	adds	r7, #80	@ 0x50
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40023800 	.word	0x40023800
 800235c:	40007000 	.word	0x40007000

08002360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002364:	b672      	cpsid	i
}
 8002366:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002368:	bf00      	nop
 800236a:	e7fd      	b.n	8002368 <Error_Handler+0x8>

0800236c <PWM_Init>:
// Экспортируемые таймеры
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim3;

void PWM_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
    // Запуск PWM каналов
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // PB7
 8002370:	2104      	movs	r1, #4
 8002372:	4808      	ldr	r0, [pc, #32]	@ (8002394 <PWM_Init+0x28>)
 8002374:	f002 fb48 	bl	8004a08 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // PB6
 8002378:	2100      	movs	r1, #0
 800237a:	4806      	ldr	r0, [pc, #24]	@ (8002394 <PWM_Init+0x28>)
 800237c:	f002 fb44 	bl	8004a08 <HAL_TIM_PWM_Start>

     //Start 100Hz PWM channels (TIM3)
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // e.g., PB4- 100Hz
 8002380:	2100      	movs	r1, #0
 8002382:	4805      	ldr	r0, [pc, #20]	@ (8002398 <PWM_Init+0x2c>)
 8002384:	f002 fb40 	bl	8004a08 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // e.g., PB5- 100Hz
 8002388:	2104      	movs	r1, #4
 800238a:	4803      	ldr	r0, [pc, #12]	@ (8002398 <PWM_Init+0x2c>)
 800238c:	f002 fb3c 	bl	8004a08 <HAL_TIM_PWM_Start>
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000860 	.word	0x20000860
 8002398:	20000818 	.word	0x20000818

0800239c <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	4613      	mov	r3, r2
 80023a8:	80fb      	strh	r3, [r7, #6]
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80023b0:	d202      	bcs.n	80023b8 <PWM_SetDuty+0x1c>
 80023b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80023b6:	80fb      	strh	r3, [r7, #6]
    if (pulse_us > 2500) pulse_us = 2500;
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80023be:	4293      	cmp	r3, r2
 80023c0:	d902      	bls.n	80023c8 <PWM_SetDuty+0x2c>
 80023c2:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80023c6:	80fb      	strh	r3, [r7, #6]

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d104      	bne.n	80023d8 <PWM_SetDuty+0x3c>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	88fa      	ldrh	r2, [r7, #6]
 80023d4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80023d6:	e013      	b.n	8002400 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d104      	bne.n	80023e8 <PWM_SetDuty+0x4c>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	88fb      	ldrh	r3, [r7, #6]
 80023e4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80023e6:	e00b      	b.n	8002400 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d104      	bne.n	80023f8 <PWM_SetDuty+0x5c>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	88fb      	ldrh	r3, [r7, #6]
 80023f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80023f6:	e003      	b.n	8002400 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	607b      	str	r3, [r7, #4]
 8002416:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <HAL_MspInit+0x4c>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a0f      	ldr	r2, [pc, #60]	@ (8002458 <HAL_MspInit+0x4c>)
 800241c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <HAL_MspInit+0x4c>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800242a:	607b      	str	r3, [r7, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <HAL_MspInit+0x4c>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <HAL_MspInit+0x4c>)
 8002438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800243c:	6413      	str	r3, [r2, #64]	@ 0x40
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_MspInit+0x4c>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800

0800245c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <NMI_Handler+0x4>

08002464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <HardFault_Handler+0x4>

0800246c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <MemManage_Handler+0x4>

08002474 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <BusFault_Handler+0x4>

0800247c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <UsageFault_Handler+0x4>

08002484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024b2:	f000 feb3 	bl	800321c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80024c0:	4802      	ldr	r0, [pc, #8]	@ (80024cc <DMA2_Stream2_IRQHandler+0x10>)
 80024c2:	f001 f999 	bl	80037f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000ab8 	.word	0x20000ab8

080024d0 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET) {
 80024d6:	4b13      	ldr	r3, [pc, #76]	@ (8002524 <USART1_IRQHandler+0x54>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0310 	and.w	r3, r3, #16
 80024e0:	2b10      	cmp	r3, #16
 80024e2:	d118      	bne.n	8002516 <USART1_IRQHandler+0x46>
    __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80024e4:	2300      	movs	r3, #0
 80024e6:	603b      	str	r3, [r7, #0]
 80024e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002524 <USART1_IRQHandler+0x54>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <USART1_IRQHandler+0x54>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	603b      	str	r3, [r7, #0]
 80024f8:	683b      	ldr	r3, [r7, #0]

    uint16_t dma_remaining_bytes = __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 80024fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <USART1_IRQHandler+0x54>)
 80024fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	80fb      	strh	r3, [r7, #6]
    uart_rx_write_pos = UART_RX_BUFFER_SIZE - dma_remaining_bytes;
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800250a:	b29a      	uxth	r2, r3
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <USART1_IRQHandler+0x58>)
 800250e:	801a      	strh	r2, [r3, #0]

    uart_new_data_available = true;
 8002510:	4b06      	ldr	r3, [pc, #24]	@ (800252c <USART1_IRQHandler+0x5c>)
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_IRQHandler(&huart1);
 8002516:	4803      	ldr	r0, [pc, #12]	@ (8002524 <USART1_IRQHandler+0x54>)
 8002518:	f003 f8f0 	bl	80056fc <HAL_UART_IRQHandler>
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000a10 	.word	0x20000a10
 8002528:	20000988 	.word	0x20000988
 800252c:	2000098a 	.word	0x2000098a

08002530 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002534:	4802      	ldr	r0, [pc, #8]	@ (8002540 <DMA2_Stream7_IRQHandler+0x10>)
 8002536:	f001 f95f 	bl	80037f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000a58 	.word	0x20000a58

08002544 <TIM3_IRQHandler>:

/* USER CODE BEGIN 1 */
// TIM3_IRQHandler (ensure it's only here)
void TIM3_IRQHandler(void) {
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF) {
 8002548:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <TIM3_IRQHandler+0x2c>)
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b00      	cmp	r3, #0
 8002552:	d008      	beq.n	8002566 <TIM3_IRQHandler+0x22>
        TIM3->SR &= ~TIM_SR_UIF; // Clear the flag
 8002554:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <TIM3_IRQHandler+0x2c>)
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	4a05      	ldr	r2, [pc, #20]	@ (8002570 <TIM3_IRQHandler+0x2c>)
 800255a:	f023 0301 	bic.w	r3, r3, #1
 800255e:	6113      	str	r3, [r2, #16]
        dshot_send_flag = 1;     // Set global flag
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <TIM3_IRQHandler+0x30>)
 8002562:	2201      	movs	r2, #1
 8002564:	701a      	strb	r2, [r3, #0]


    }
    // If you use HAL, it might be HAL_TIM_IRQHandler(&htim3); instead, check your auto-generated code.
}
 8002566:	bf00      	nop
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	40000400 	.word	0x40000400
 8002574:	200007c4 	.word	0x200007c4

08002578 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return 1;
 800257c:	2301      	movs	r3, #1
}
 800257e:	4618      	mov	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <_kill>:

int _kill(int pid, int sig)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002592:	f005 fa5f 	bl	8007a54 <__errno>
 8002596:	4603      	mov	r3, r0
 8002598:	2216      	movs	r2, #22
 800259a:	601a      	str	r2, [r3, #0]
  return -1;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <_exit>:

void _exit (int status)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025b0:	f04f 31ff 	mov.w	r1, #4294967295
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ffe7 	bl	8002588 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025ba:	bf00      	nop
 80025bc:	e7fd      	b.n	80025ba <_exit+0x12>

080025be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	e00a      	b.n	80025e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025d0:	f3af 8000 	nop.w
 80025d4:	4601      	mov	r1, r0
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	1c5a      	adds	r2, r3, #1
 80025da:	60ba      	str	r2, [r7, #8]
 80025dc:	b2ca      	uxtb	r2, r1
 80025de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3301      	adds	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	dbf0      	blt.n	80025d0 <_read+0x12>
  }

  return len;
 80025ee:	687b      	ldr	r3, [r7, #4]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	e009      	b.n	800261e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	60ba      	str	r2, [r7, #8]
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	3301      	adds	r3, #1
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	429a      	cmp	r2, r3
 8002624:	dbf1      	blt.n	800260a <_write+0x12>
  }
  return len;
 8002626:	687b      	ldr	r3, [r7, #4]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <_close>:

int _close(int file)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002638:	f04f 33ff 	mov.w	r3, #4294967295
}
 800263c:	4618      	mov	r0, r3
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002658:	605a      	str	r2, [r3, #4]
  return 0;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <_isatty>:

int _isatty(int file)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002670:	2301      	movs	r3, #1
}
 8002672:	4618      	mov	r0, r3
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800267e:	b480      	push	{r7}
 8002680:	b085      	sub	sp, #20
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026a0:	4a14      	ldr	r2, [pc, #80]	@ (80026f4 <_sbrk+0x5c>)
 80026a2:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <_sbrk+0x60>)
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026ac:	4b13      	ldr	r3, [pc, #76]	@ (80026fc <_sbrk+0x64>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d102      	bne.n	80026ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026b4:	4b11      	ldr	r3, [pc, #68]	@ (80026fc <_sbrk+0x64>)
 80026b6:	4a12      	ldr	r2, [pc, #72]	@ (8002700 <_sbrk+0x68>)
 80026b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ba:	4b10      	ldr	r3, [pc, #64]	@ (80026fc <_sbrk+0x64>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d207      	bcs.n	80026d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026c8:	f005 f9c4 	bl	8007a54 <__errno>
 80026cc:	4603      	mov	r3, r0
 80026ce:	220c      	movs	r2, #12
 80026d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026d2:	f04f 33ff 	mov.w	r3, #4294967295
 80026d6:	e009      	b.n	80026ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026d8:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <_sbrk+0x64>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026de:	4b07      	ldr	r3, [pc, #28]	@ (80026fc <_sbrk+0x64>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4413      	add	r3, r2
 80026e6:	4a05      	ldr	r2, [pc, #20]	@ (80026fc <_sbrk+0x64>)
 80026e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ea:	68fb      	ldr	r3, [r7, #12]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	20010000 	.word	0x20010000
 80026f8:	00000400 	.word	0x00000400
 80026fc:	200007cc 	.word	0x200007cc
 8002700:	20000c68 	.word	0x20000c68

08002704 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002708:	4b06      	ldr	r3, [pc, #24]	@ (8002724 <SystemInit+0x20>)
 800270a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270e:	4a05      	ldr	r2, [pc, #20]	@ (8002724 <SystemInit+0x20>)
 8002710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002718:	bf00      	nop
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	e000ed00 	.word	0xe000ed00

08002728 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800272e:	f107 0308 	add.w	r3, r7, #8
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	605a      	str	r2, [r3, #4]
 8002738:	609a      	str	r2, [r3, #8]
 800273a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800273c:	463b      	mov	r3, r7
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002744:	4b1e      	ldr	r3, [pc, #120]	@ (80027c0 <MX_TIM1_Init+0x98>)
 8002746:	4a1f      	ldr	r2, [pc, #124]	@ (80027c4 <MX_TIM1_Init+0x9c>)
 8002748:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800274a:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <MX_TIM1_Init+0x98>)
 800274c:	2200      	movs	r2, #0
 800274e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002750:	4b1b      	ldr	r3, [pc, #108]	@ (80027c0 <MX_TIM1_Init+0x98>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 34;
 8002756:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <MX_TIM1_Init+0x98>)
 8002758:	2222      	movs	r2, #34	@ 0x22
 800275a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800275c:	4b18      	ldr	r3, [pc, #96]	@ (80027c0 <MX_TIM1_Init+0x98>)
 800275e:	2200      	movs	r2, #0
 8002760:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002762:	4b17      	ldr	r3, [pc, #92]	@ (80027c0 <MX_TIM1_Init+0x98>)
 8002764:	2200      	movs	r2, #0
 8002766:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002768:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <MX_TIM1_Init+0x98>)
 800276a:	2280      	movs	r2, #128	@ 0x80
 800276c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800276e:	4814      	ldr	r0, [pc, #80]	@ (80027c0 <MX_TIM1_Init+0x98>)
 8002770:	f002 f8a2 	bl	80048b8 <HAL_TIM_Base_Init>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800277a:	f7ff fdf1 	bl	8002360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800277e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002782:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002784:	f107 0308 	add.w	r3, r7, #8
 8002788:	4619      	mov	r1, r3
 800278a:	480d      	ldr	r0, [pc, #52]	@ (80027c0 <MX_TIM1_Init+0x98>)
 800278c:	f002 faae 	bl	8004cec <HAL_TIM_ConfigClockSource>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8002796:	f7ff fde3 	bl	8002360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027a2:	463b      	mov	r3, r7
 80027a4:	4619      	mov	r1, r3
 80027a6:	4806      	ldr	r0, [pc, #24]	@ (80027c0 <MX_TIM1_Init+0x98>)
 80027a8:	f002 fe3a 	bl	8005420 <HAL_TIMEx_MasterConfigSynchronization>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80027b2:	f7ff fdd5 	bl	8002360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200007d0 	.word	0x200007d0
 80027c4:	40010000 	.word	0x40010000

080027c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b08e      	sub	sp, #56	@ 0x38
 80027cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	605a      	str	r2, [r3, #4]
 80027d8:	609a      	str	r2, [r3, #8]
 80027da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027dc:	f107 0320 	add.w	r3, r7, #32
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027e6:	1d3b      	adds	r3, r7, #4
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
 80027f4:	615a      	str	r2, [r3, #20]
 80027f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027f8:	4b32      	ldr	r3, [pc, #200]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 80027fa:	4a33      	ldr	r2, [pc, #204]	@ (80028c8 <MX_TIM3_Init+0x100>)
 80027fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80027fe:	4b31      	ldr	r3, [pc, #196]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 8002800:	2253      	movs	r2, #83	@ 0x53
 8002802:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002804:	4b2f      	ldr	r3, [pc, #188]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800280a:	4b2e      	ldr	r3, [pc, #184]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 800280c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002810:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002812:	4b2c      	ldr	r3, [pc, #176]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002818:	4b2a      	ldr	r3, [pc, #168]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 800281a:	2200      	movs	r2, #0
 800281c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800281e:	4829      	ldr	r0, [pc, #164]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 8002820:	f002 f84a 	bl	80048b8 <HAL_TIM_Base_Init>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800282a:	f7ff fd99 	bl	8002360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002832:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002834:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002838:	4619      	mov	r1, r3
 800283a:	4822      	ldr	r0, [pc, #136]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 800283c:	f002 fa56 	bl	8004cec <HAL_TIM_ConfigClockSource>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002846:	f7ff fd8b 	bl	8002360 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800284a:	481e      	ldr	r0, [pc, #120]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 800284c:	f002 f883 	bl	8004956 <HAL_TIM_PWM_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002856:	f7ff fd83 	bl	8002360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285a:	2300      	movs	r3, #0
 800285c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800285e:	2300      	movs	r3, #0
 8002860:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002862:	f107 0320 	add.w	r3, r7, #32
 8002866:	4619      	mov	r1, r3
 8002868:	4816      	ldr	r0, [pc, #88]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 800286a:	f002 fdd9 	bl	8005420 <HAL_TIMEx_MasterConfigSynchronization>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002874:	f7ff fd74 	bl	8002360 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002878:	2360      	movs	r3, #96	@ 0x60
 800287a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	2200      	movs	r2, #0
 800288c:	4619      	mov	r1, r3
 800288e:	480d      	ldr	r0, [pc, #52]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 8002890:	f002 f96a 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800289a:	f7ff fd61 	bl	8002360 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	2204      	movs	r2, #4
 80028a2:	4619      	mov	r1, r3
 80028a4:	4807      	ldr	r0, [pc, #28]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 80028a6:	f002 f95f 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80028b0:	f7ff fd56 	bl	8002360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028b4:	4803      	ldr	r0, [pc, #12]	@ (80028c4 <MX_TIM3_Init+0xfc>)
 80028b6:	f000 f90b 	bl	8002ad0 <HAL_TIM_MspPostInit>

}
 80028ba:	bf00      	nop
 80028bc:	3738      	adds	r7, #56	@ 0x38
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000818 	.word	0x20000818
 80028c8:	40000400 	.word	0x40000400

080028cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08e      	sub	sp, #56	@ 0x38
 80028d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e0:	f107 0320 	add.w	r3, r7, #32
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	605a      	str	r2, [r3, #4]
 80028f2:	609a      	str	r2, [r3, #8]
 80028f4:	60da      	str	r2, [r3, #12]
 80028f6:	611a      	str	r2, [r3, #16]
 80028f8:	615a      	str	r2, [r3, #20]
 80028fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028fc:	4b32      	ldr	r3, [pc, #200]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 80028fe:	4a33      	ldr	r2, [pc, #204]	@ (80029cc <MX_TIM4_Init+0x100>)
 8002900:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002902:	4b31      	ldr	r3, [pc, #196]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002904:	2253      	movs	r2, #83	@ 0x53
 8002906:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002908:	4b2f      	ldr	r3, [pc, #188]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 800290a:	2200      	movs	r2, #0
 800290c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 800290e:	4b2e      	ldr	r3, [pc, #184]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002910:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002914:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002916:	4b2c      	ldr	r3, [pc, #176]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291c:	4b2a      	ldr	r3, [pc, #168]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 800291e:	2200      	movs	r2, #0
 8002920:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002922:	4829      	ldr	r0, [pc, #164]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002924:	f001 ffc8 	bl	80048b8 <HAL_TIM_Base_Init>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800292e:	f7ff fd17 	bl	8002360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002932:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002936:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002938:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800293c:	4619      	mov	r1, r3
 800293e:	4822      	ldr	r0, [pc, #136]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002940:	f002 f9d4 	bl	8004cec <HAL_TIM_ConfigClockSource>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800294a:	f7ff fd09 	bl	8002360 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800294e:	481e      	ldr	r0, [pc, #120]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002950:	f002 f801 	bl	8004956 <HAL_TIM_PWM_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800295a:	f7ff fd01 	bl	8002360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800295e:	2300      	movs	r3, #0
 8002960:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002962:	2300      	movs	r3, #0
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002966:	f107 0320 	add.w	r3, r7, #32
 800296a:	4619      	mov	r1, r3
 800296c:	4816      	ldr	r0, [pc, #88]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 800296e:	f002 fd57 	bl	8005420 <HAL_TIMEx_MasterConfigSynchronization>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002978:	f7ff fcf2 	bl	8002360 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800297c:	2360      	movs	r3, #96	@ 0x60
 800297e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800298c:	1d3b      	adds	r3, r7, #4
 800298e:	2200      	movs	r2, #0
 8002990:	4619      	mov	r1, r3
 8002992:	480d      	ldr	r0, [pc, #52]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 8002994:	f002 f8e8 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800299e:	f7ff fcdf 	bl	8002360 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2204      	movs	r2, #4
 80029a6:	4619      	mov	r1, r3
 80029a8:	4807      	ldr	r0, [pc, #28]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 80029aa:	f002 f8dd 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80029b4:	f7ff fcd4 	bl	8002360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029b8:	4803      	ldr	r0, [pc, #12]	@ (80029c8 <MX_TIM4_Init+0xfc>)
 80029ba:	f000 f889 	bl	8002ad0 <HAL_TIM_MspPostInit>

}
 80029be:	bf00      	nop
 80029c0:	3738      	adds	r7, #56	@ 0x38
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000860 	.word	0x20000860
 80029cc:	40000800 	.word	0x40000800

080029d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a36      	ldr	r2, [pc, #216]	@ (8002ab8 <HAL_TIM_Base_MspInit+0xe8>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d13f      	bne.n	8002a62 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	4b35      	ldr	r3, [pc, #212]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	4a34      	ldr	r2, [pc, #208]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029f2:	4b32      	ldr	r3, [pc, #200]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80029fe:	4b30      	ldr	r3, [pc, #192]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a00:	4a30      	ldr	r2, [pc, #192]	@ (8002ac4 <HAL_TIM_Base_MspInit+0xf4>)
 8002a02:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8002a04:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a06:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002a0a:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a0c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a0e:	2240      	movs	r2, #64	@ 0x40
 8002a10:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a12:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8002a18:	4b29      	ldr	r3, [pc, #164]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a1e:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a20:	4b27      	ldr	r3, [pc, #156]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a22:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a26:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a28:	4b25      	ldr	r3, [pc, #148]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a2e:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8002a30:	4b23      	ldr	r3, [pc, #140]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a36:	4b22      	ldr	r3, [pc, #136]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a38:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a3c:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a3e:	4b20      	ldr	r3, [pc, #128]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002a44:	481e      	ldr	r0, [pc, #120]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a46:	f000 fd3f 	bl	80034c8 <HAL_DMA_Init>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002a50:	f7ff fc86 	bl	8002360 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a58:	621a      	str	r2, [r3, #32]
 8002a5a:	4a19      	ldr	r2, [pc, #100]	@ (8002ac0 <HAL_TIM_Base_MspInit+0xf0>)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002a60:	e026      	b.n	8002ab0 <HAL_TIM_Base_MspInit+0xe0>
  else if(tim_baseHandle->Instance==TIM3)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a18      	ldr	r2, [pc, #96]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xf8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d10e      	bne.n	8002a8a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	4b12      	ldr	r3, [pc, #72]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a74:	4a11      	ldr	r2, [pc, #68]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002a76:	f043 0302 	orr.w	r3, r3, #2
 8002a7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	693b      	ldr	r3, [r7, #16]
}
 8002a88:	e012      	b.n	8002ab0 <HAL_TIM_Base_MspInit+0xe0>
  else if(tim_baseHandle->Instance==TIM4)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002acc <HAL_TIM_Base_MspInit+0xfc>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d10d      	bne.n	8002ab0 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	4a07      	ldr	r2, [pc, #28]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002a9e:	f043 0304 	orr.w	r3, r3, #4
 8002aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <HAL_TIM_Base_MspInit+0xec>)
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	f003 0304 	and.w	r3, r3, #4
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	68fb      	ldr	r3, [r7, #12]
}
 8002ab0:	bf00      	nop
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40010000 	.word	0x40010000
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	200008a8 	.word	0x200008a8
 8002ac4:	40026488 	.word	0x40026488
 8002ac8:	40000400 	.word	0x40000400
 8002acc:	40000800 	.word	0x40000800

08002ad0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08a      	sub	sp, #40	@ 0x28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	60da      	str	r2, [r3, #12]
 8002ae6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a24      	ldr	r2, [pc, #144]	@ (8002b80 <HAL_TIM_MspPostInit+0xb0>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d11e      	bne.n	8002b30 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	4b23      	ldr	r3, [pc, #140]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	4a22      	ldr	r2, [pc, #136]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002afc:	f043 0302 	orr.w	r3, r3, #2
 8002b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b02:	4b20      	ldr	r3, [pc, #128]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	613b      	str	r3, [r7, #16]
 8002b0c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002b0e:	2330      	movs	r3, #48	@ 0x30
 8002b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b12:	2302      	movs	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	4817      	ldr	r0, [pc, #92]	@ (8002b88 <HAL_TIM_MspPostInit+0xb8>)
 8002b2a:	f001 f8cf 	bl	8003ccc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002b2e:	e022      	b.n	8002b76 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM4)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a15      	ldr	r2, [pc, #84]	@ (8002b8c <HAL_TIM_MspPostInit+0xbc>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d11d      	bne.n	8002b76 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b42:	4a10      	ldr	r2, [pc, #64]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002b44:	f043 0302 	orr.w	r3, r3, #2
 8002b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b84 <HAL_TIM_MspPostInit+0xb4>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b56:	23c0      	movs	r3, #192	@ 0xc0
 8002b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b66:	2302      	movs	r3, #2
 8002b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4805      	ldr	r0, [pc, #20]	@ (8002b88 <HAL_TIM_MspPostInit+0xb8>)
 8002b72:	f001 f8ab 	bl	8003ccc <HAL_GPIO_Init>
}
 8002b76:	bf00      	nop
 8002b78:	3728      	adds	r7, #40	@ 0x28
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40000400 	.word	0x40000400
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40020400 	.word	0x40020400
 8002b8c:	40000800 	.word	0x40000800

08002b90 <UART_CMD_Init>:
extern UART_HandleTypeDef huart1;
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];
extern uint16_t pwm_targets[4];


void UART_CMD_Init(UART_HandleTypeDef *huart) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_rx_buffer, UART_RX_BUFFER_SIZE);
 8002b98:	2280      	movs	r2, #128	@ 0x80
 8002b9a:	4908      	ldr	r1, [pc, #32]	@ (8002bbc <UART_CMD_Init+0x2c>)
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f002 fd88 	bl	80056b2 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f042 0210 	orr.w	r2, r2, #16
 8002bb0:	60da      	str	r2, [r3, #12]
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000908 	.word	0x20000908

08002bc0 <Debug_Send_DMA>:

// Non-blocking UART transmit with timeout protection
void Debug_Send_DMA(const char* format, ...) {
 8002bc0:	b40f      	push	{r0, r1, r2, r3}
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
    // If UART is busy, skip this message to avoid blocking
    if (uart_tx_busy) {
 8002bc8:	4b19      	ldr	r3, [pc, #100]	@ (8002c30 <Debug_Send_DMA+0x70>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d126      	bne.n	8002c20 <Debug_Send_DMA+0x60>
        return;
    }

    va_list args;
    va_start(args, format);
 8002bd2:	f107 031c 	add.w	r3, r7, #28
 8002bd6:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(uart_tx_buffer, sizeof(uart_tx_buffer), format, args);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	2180      	movs	r1, #128	@ 0x80
 8002bde:	4815      	ldr	r0, [pc, #84]	@ (8002c34 <Debug_Send_DMA+0x74>)
 8002be0:	f004 fe7c 	bl	80078dc <vsniprintf>
 8002be4:	60f8      	str	r0, [r7, #12]
    va_end(args);

    if (len > 0 && len < (int)sizeof(uart_tx_buffer)) {
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	dd1a      	ble.n	8002c22 <Debug_Send_DMA+0x62>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bf0:	dc17      	bgt.n	8002c22 <Debug_Send_DMA+0x62>
        uart_tx_busy = true;
 8002bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c30 <Debug_Send_DMA+0x70>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]

        // Use HAL_UART_Transmit with reasonable timeout
        // This will block briefly but not disrupt DShot timing too much
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buffer, len, 10);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	230a      	movs	r3, #10
 8002bfe:	490d      	ldr	r1, [pc, #52]	@ (8002c34 <Debug_Send_DMA+0x74>)
 8002c00:	480d      	ldr	r0, [pc, #52]	@ (8002c38 <Debug_Send_DMA+0x78>)
 8002c02:	f002 fccb 	bl	800559c <HAL_UART_Transmit>
 8002c06:	4603      	mov	r3, r0
 8002c08:	72fb      	strb	r3, [r7, #11]

        if (status != HAL_OK) {
 8002c0a:	7afb      	ldrb	r3, [r7, #11]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <Debug_Send_DMA+0x58>
            // Transmission failed or timed out
            uart_tx_busy = false;
 8002c10:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <Debug_Send_DMA+0x70>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
 8002c16:	e004      	b.n	8002c22 <Debug_Send_DMA+0x62>
        } else {
            uart_tx_busy = false;
 8002c18:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <Debug_Send_DMA+0x70>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	701a      	strb	r2, [r3, #0]
 8002c1e:	e000      	b.n	8002c22 <Debug_Send_DMA+0x62>
        return;
 8002c20:	bf00      	nop
        }
    }
}
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c2a:	b004      	add	sp, #16
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	2000098b 	.word	0x2000098b
 8002c34:	2000098c 	.word	0x2000098c
 8002c38:	20000a10 	.word	0x20000a10

08002c3c <process_uart_command>:

    if (len > 0) {
        HAL_UART_Transmit_IT(&huart1, (uint8_t*)dma_tx_buffer, len);
    }
}
void process_uart_command(void) {
 8002c3c:	b590      	push	{r4, r7, lr}
 8002c3e:	b0ab      	sub	sp, #172	@ 0xac
 8002c40:	af00      	add	r7, sp, #0
    static uint16_t read_pos_tracker = 0;
    uint16_t current_end_pos = uart_rx_write_pos;
 8002c42:	4baf      	ldr	r3, [pc, #700]	@ (8002f00 <process_uart_command+0x2c4>)
 8002c44:	881b      	ldrh	r3, [r3, #0]
 8002c46:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    uint16_t bytes_received;
    if (current_end_pos >= read_pos_tracker)
 8002c4a:	4bae      	ldr	r3, [pc, #696]	@ (8002f04 <process_uart_command+0x2c8>)
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d307      	bcc.n	8002c66 <process_uart_command+0x2a>
        bytes_received = current_end_pos - read_pos_tracker;
 8002c56:	4bab      	ldr	r3, [pc, #684]	@ (8002f04 <process_uart_command+0x2c8>)
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8002c64:	e008      	b.n	8002c78 <process_uart_command+0x3c>
    else
        bytes_received = UART_RX_BUFFER_SIZE - read_pos_tracker + current_end_pos;
 8002c66:	4ba7      	ldr	r3, [pc, #668]	@ (8002f04 <process_uart_command+0x2c8>)
 8002c68:	881b      	ldrh	r3, [r3, #0]
 8002c6a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	3380      	adds	r3, #128	@ 0x80
 8002c74:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    uart_new_data_available = false;
 8002c78:	4ba3      	ldr	r3, [pc, #652]	@ (8002f08 <process_uart_command+0x2cc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 8002c7e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 8137 	beq.w	8002ef6 <process_uart_command+0x2ba>

    char temp_buffer[UART_RX_BUFFER_SIZE + 1];
    if (current_end_pos >= read_pos_tracker) {
 8002c88:	4b9e      	ldr	r3, [pc, #632]	@ (8002f04 <process_uart_command+0x2c8>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d30c      	bcc.n	8002cae <process_uart_command+0x72>
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], bytes_received);
 8002c94:	4b9b      	ldr	r3, [pc, #620]	@ (8002f04 <process_uart_command+0x2c8>)
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b9c      	ldr	r3, [pc, #624]	@ (8002f0c <process_uart_command+0x2d0>)
 8002c9c:	18d1      	adds	r1, r2, r3
 8002c9e:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8002ca2:	f107 030c 	add.w	r3, r7, #12
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f004 ff01 	bl	8007aae <memcpy>
 8002cac:	e01c      	b.n	8002ce8 <process_uart_command+0xac>
    } else {
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], UART_RX_BUFFER_SIZE - read_pos_tracker);
 8002cae:	4b95      	ldr	r3, [pc, #596]	@ (8002f04 <process_uart_command+0x2c8>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4b95      	ldr	r3, [pc, #596]	@ (8002f0c <process_uart_command+0x2d0>)
 8002cb6:	18d1      	adds	r1, r2, r3
 8002cb8:	4b92      	ldr	r3, [pc, #584]	@ (8002f04 <process_uart_command+0x2c8>)
 8002cba:	881b      	ldrh	r3, [r3, #0]
 8002cbc:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	f107 030c 	add.w	r3, r7, #12
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f004 fef1 	bl	8007aae <memcpy>
        memcpy(temp_buffer + (UART_RX_BUFFER_SIZE - read_pos_tracker), uart_rx_buffer, current_end_pos);
 8002ccc:	4b8d      	ldr	r3, [pc, #564]	@ (8002f04 <process_uart_command+0x2c8>)
 8002cce:	881b      	ldrh	r3, [r3, #0]
 8002cd0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	f107 030c 	add.w	r3, r7, #12
 8002cda:	4413      	add	r3, r2
 8002cdc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002ce0:	498a      	ldr	r1, [pc, #552]	@ (8002f0c <process_uart_command+0x2d0>)
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f004 fee3 	bl	8007aae <memcpy>
    }
    temp_buffer[bytes_received] = '\0';
 8002ce8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002cec:	33a8      	adds	r3, #168	@ 0xa8
 8002cee:	443b      	add	r3, r7
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f803 2c9c 	strb.w	r2, [r3, #-156]
    read_pos_tracker = current_end_pos;
 8002cf6:	4a83      	ldr	r2, [pc, #524]	@ (8002f04 <process_uart_command+0x2c8>)
 8002cf8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002cfc:	8013      	strh	r3, [r2, #0]

    char *line = strtok(temp_buffer, "\r\n");
 8002cfe:	f107 030c 	add.w	r3, r7, #12
 8002d02:	4983      	ldr	r1, [pc, #524]	@ (8002f10 <process_uart_command+0x2d4>)
 8002d04:	4618      	mov	r0, r3
 8002d06:	f004 fdff 	bl	8007908 <strtok>
 8002d0a:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8002d0e:	e0ec      	b.n	8002eea <process_uart_command+0x2ae>
        while (*line == ' ' || *line == '\t') line++;
 8002d10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d14:	3301      	adds	r3, #1
 8002d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b20      	cmp	r3, #32
 8002d22:	d0f5      	beq.n	8002d10 <process_uart_command+0xd4>
 8002d24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b09      	cmp	r3, #9
 8002d2c:	d0f0      	beq.n	8002d10 <process_uart_command+0xd4>
        size_t len = strlen(line);
 8002d2e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002d32:	f7fd fab5 	bl	80002a0 <strlen>
 8002d36:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        while (len > 0 && (line[len - 1] == ' ' || line[len - 1] == '\t')) line[--len] = '\0';
 8002d3a:	e00b      	b.n	8002d54 <process_uart_command+0x118>
 8002d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d40:	3b01      	subs	r3, #1
 8002d42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002d46:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8002d4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d4e:	4413      	add	r3, r2
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
 8002d54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d011      	beq.n	8002d80 <process_uart_command+0x144>
 8002d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d60:	3b01      	subs	r3, #1
 8002d62:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8002d66:	4413      	add	r3, r2
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	d0e6      	beq.n	8002d3c <process_uart_command+0x100>
 8002d6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d72:	3b01      	subs	r3, #1
 8002d74:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8002d78:	4413      	add	r3, r2
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b09      	cmp	r3, #9
 8002d7e:	d0dd      	beq.n	8002d3c <process_uart_command+0x100>
        if (len == 0) { line = strtok(NULL, "\r\n"); continue; }
 8002d80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d106      	bne.n	8002d96 <process_uart_command+0x15a>
 8002d88:	4961      	ldr	r1, [pc, #388]	@ (8002f10 <process_uart_command+0x2d4>)
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f004 fdbc 	bl	8007908 <strtok>
 8002d90:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 8002d94:	e0a9      	b.n	8002eea <process_uart_command+0x2ae>

        if (strcmp(line, "0.00") == 0) {
 8002d96:	495f      	ldr	r1, [pc, #380]	@ (8002f14 <process_uart_command+0x2d8>)
 8002d98:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002d9c:	f7fd fa20 	bl	80001e0 <strcmp>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d128      	bne.n	8002df8 <process_uart_command+0x1bc>
            for (unsigned int i = 0; i < MOTORS_COUNT; i++) pid_target_speed_rpms[i] = 0.0f;
 8002da6:	2300      	movs	r3, #0
 8002da8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002dac:	e00c      	b.n	8002dc8 <process_uart_command+0x18c>
 8002dae:	4a5a      	ldr	r2, [pc, #360]	@ (8002f18 <process_uart_command+0x2dc>)
 8002db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	f04f 0200 	mov.w	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dcc:	2b09      	cmp	r3, #9
 8002dce:	d9ee      	bls.n	8002dae <process_uart_command+0x172>
            pwm_targets[0] = pwm_targets[1] = pwm_targets[2] = pwm_targets[3] = 1500; // neutral
 8002dd0:	4b52      	ldr	r3, [pc, #328]	@ (8002f1c <process_uart_command+0x2e0>)
 8002dd2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002dd6:	80da      	strh	r2, [r3, #6]
 8002dd8:	4b50      	ldr	r3, [pc, #320]	@ (8002f1c <process_uart_command+0x2e0>)
 8002dda:	88da      	ldrh	r2, [r3, #6]
 8002ddc:	4b4f      	ldr	r3, [pc, #316]	@ (8002f1c <process_uart_command+0x2e0>)
 8002dde:	809a      	strh	r2, [r3, #4]
 8002de0:	4b4e      	ldr	r3, [pc, #312]	@ (8002f1c <process_uart_command+0x2e0>)
 8002de2:	889a      	ldrh	r2, [r3, #4]
 8002de4:	4b4d      	ldr	r3, [pc, #308]	@ (8002f1c <process_uart_command+0x2e0>)
 8002de6:	805a      	strh	r2, [r3, #2]
 8002de8:	4b4c      	ldr	r3, [pc, #304]	@ (8002f1c <process_uart_command+0x2e0>)
 8002dea:	885a      	ldrh	r2, [r3, #2]
 8002dec:	4b4b      	ldr	r3, [pc, #300]	@ (8002f1c <process_uart_command+0x2e0>)
 8002dee:	801a      	strh	r2, [r3, #0]
            Debug_Send_DMA("CMD: Reset all motors\r\n");
 8002df0:	484b      	ldr	r0, [pc, #300]	@ (8002f20 <process_uart_command+0x2e4>)
 8002df2:	f7ff fee5 	bl	8002bc0 <Debug_Send_DMA>
 8002df6:	e072      	b.n	8002ede <process_uart_command+0x2a2>
        } else {
            unsigned int motor_idx;
            float new_value;
            int parsed = sscanf(line, "%u.%f", &motor_idx, &new_value);
 8002df8:	1d3b      	adds	r3, r7, #4
 8002dfa:	f107 0208 	add.w	r2, r7, #8
 8002dfe:	4949      	ldr	r1, [pc, #292]	@ (8002f24 <process_uart_command+0x2e8>)
 8002e00:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002e04:	f004 fcca 	bl	800779c <siscanf>
 8002e08:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

            if (parsed == 2) {
 8002e0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d161      	bne.n	8002ed8 <process_uart_command+0x29c>
                // --- Handle DShot motors (0–9)
                if (motor_idx < MOTORS_COUNT) {
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b09      	cmp	r3, #9
 8002e18:	d81c      	bhi.n	8002e54 <process_uart_command+0x218>
                    if (fabsf(new_value) <= 10000.0f) {
 8002e1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e1e:	eef0 7ae7 	vabs.f32	s15, s15
 8002e22:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8002f28 <process_uart_command+0x2ec>
 8002e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2e:	d856      	bhi.n	8002ede <process_uart_command+0x2a2>
                        pid_target_speed_rpms[motor_idx] = new_value;
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	4938      	ldr	r1, [pc, #224]	@ (8002f18 <process_uart_command+0x2dc>)
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	440b      	add	r3, r1
 8002e3a:	601a      	str	r2, [r3, #0]
                        Debug_Send_DMA("CMD: M%u -> %.0f RPM\r\n", motor_idx, new_value);
 8002e3c:	68bc      	ldr	r4, [r7, #8]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fd fb99 	bl	8000578 <__aeabi_f2d>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4621      	mov	r1, r4
 8002e4c:	4837      	ldr	r0, [pc, #220]	@ (8002f2c <process_uart_command+0x2f0>)
 8002e4e:	f7ff feb7 	bl	8002bc0 <Debug_Send_DMA>
 8002e52:	e044      	b.n	8002ede <process_uart_command+0x2a2>
                    }
                }
                // --- Handle PWM motors (10–13)
                else if (motor_idx >= 10 && motor_idx <= 13) {
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b09      	cmp	r3, #9
 8002e58:	d938      	bls.n	8002ecc <process_uart_command+0x290>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b0d      	cmp	r3, #13
 8002e5e:	d835      	bhi.n	8002ecc <process_uart_command+0x290>
                    if (new_value >= 500 && new_value <= 2500) {
 8002e60:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e64:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002f30 <process_uart_command+0x2f4>
 8002e68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e70:	db22      	blt.n	8002eb8 <process_uart_command+0x27c>
 8002e72:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e76:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002f34 <process_uart_command+0x2f8>
 8002e7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e82:	d819      	bhi.n	8002eb8 <process_uart_command+0x27c>
                        pwm_targets[motor_idx - 10] = (uint16_t)new_value;
 8002e84:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	3b0a      	subs	r3, #10
 8002e8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e90:	ee17 2a90 	vmov	r2, s15
 8002e94:	b291      	uxth	r1, r2
 8002e96:	4a21      	ldr	r2, [pc, #132]	@ (8002f1c <process_uart_command+0x2e0>)
 8002e98:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        Debug_Send_DMA("CMD: PWM%u -> %.0f us\r\n", motor_idx - 9, new_value);
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f1a3 0409 	sub.w	r4, r3, #9
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fd fb67 	bl	8000578 <__aeabi_f2d>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4621      	mov	r1, r4
 8002eb0:	4821      	ldr	r0, [pc, #132]	@ (8002f38 <process_uart_command+0x2fc>)
 8002eb2:	f7ff fe85 	bl	8002bc0 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8002eb6:	e012      	b.n	8002ede <process_uart_command+0x2a2>
                    } else {
                        Debug_Send_DMA("CMD: PWM value %.0f out of range\r\n", new_value);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fd fb5c 	bl	8000578 <__aeabi_f2d>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	481d      	ldr	r0, [pc, #116]	@ (8002f3c <process_uart_command+0x300>)
 8002ec6:	f7ff fe7b 	bl	8002bc0 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8002eca:	e008      	b.n	8002ede <process_uart_command+0x2a2>
                    }
                } else {
                    Debug_Send_DMA("CMD: Invalid motor index %u\r\n", motor_idx);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	481b      	ldr	r0, [pc, #108]	@ (8002f40 <process_uart_command+0x304>)
 8002ed2:	f7ff fe75 	bl	8002bc0 <Debug_Send_DMA>
 8002ed6:	e002      	b.n	8002ede <process_uart_command+0x2a2>
                }
            } else {
                Debug_Send_DMA("CMD: Bad format. Use <motor>.<value>\r\n");
 8002ed8:	481a      	ldr	r0, [pc, #104]	@ (8002f44 <process_uart_command+0x308>)
 8002eda:	f7ff fe71 	bl	8002bc0 <Debug_Send_DMA>
            }
        }
        line = strtok(NULL, "\r\n");
 8002ede:	490c      	ldr	r1, [pc, #48]	@ (8002f10 <process_uart_command+0x2d4>)
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	f004 fd11 	bl	8007908 <strtok>
 8002ee6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8002eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f47f af13 	bne.w	8002d1a <process_uart_command+0xde>
 8002ef4:	e000      	b.n	8002ef8 <process_uart_command+0x2bc>
    if (bytes_received == 0) return;
 8002ef6:	bf00      	nop
    }
}
 8002ef8:	37ac      	adds	r7, #172	@ 0xac
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd90      	pop	{r4, r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20000988 	.word	0x20000988
 8002f04:	20000a0c 	.word	0x20000a0c
 8002f08:	2000098a 	.word	0x2000098a
 8002f0c:	20000908 	.word	0x20000908
 8002f10:	0800b9b4 	.word	0x0800b9b4
 8002f14:	0800b9b8 	.word	0x0800b9b8
 8002f18:	20000218 	.word	0x20000218
 8002f1c:	20000010 	.word	0x20000010
 8002f20:	0800b9c0 	.word	0x0800b9c0
 8002f24:	0800b9d8 	.word	0x0800b9d8
 8002f28:	461c4000 	.word	0x461c4000
 8002f2c:	0800b9e0 	.word	0x0800b9e0
 8002f30:	43fa0000 	.word	0x43fa0000
 8002f34:	451c4000 	.word	0x451c4000
 8002f38:	0800b9f8 	.word	0x0800b9f8
 8002f3c:	0800ba10 	.word	0x0800ba10
 8002f40:	0800ba34 	.word	0x0800ba34
 8002f44:	0800ba54 	.word	0x0800ba54

08002f48 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f4c:	4b11      	ldr	r3, [pc, #68]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f4e:	4a12      	ldr	r2, [pc, #72]	@ (8002f98 <MX_USART1_UART_Init+0x50>)
 8002f50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f52:	4b10      	ldr	r3, [pc, #64]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f60:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f66:	4b0b      	ldr	r3, [pc, #44]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f6c:	4b09      	ldr	r3, [pc, #36]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f6e:	220c      	movs	r2, #12
 8002f70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f72:	4b08      	ldr	r3, [pc, #32]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f78:	4b06      	ldr	r3, [pc, #24]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f7e:	4805      	ldr	r0, [pc, #20]	@ (8002f94 <MX_USART1_UART_Init+0x4c>)
 8002f80:	f002 fabc 	bl	80054fc <HAL_UART_Init>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f8a:	f7ff f9e9 	bl	8002360 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000a10 	.word	0x20000a10
 8002f98:	40011000 	.word	0x40011000

08002f9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08a      	sub	sp, #40	@ 0x28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	f107 0314 	add.w	r3, r7, #20
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a52      	ldr	r2, [pc, #328]	@ (8003104 <HAL_UART_MspInit+0x168>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	f040 809d 	bne.w	80030fa <HAL_UART_MspInit+0x15e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	4b50      	ldr	r3, [pc, #320]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc8:	4a4f      	ldr	r2, [pc, #316]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fca:	f043 0310 	orr.w	r3, r3, #16
 8002fce:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd4:	f003 0310 	and.w	r3, r3, #16
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	4b49      	ldr	r3, [pc, #292]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe4:	4a48      	ldr	r2, [pc, #288]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fe6:	f043 0301 	orr.w	r3, r3, #1
 8002fea:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fec:	4b46      	ldr	r3, [pc, #280]	@ (8003108 <HAL_UART_MspInit+0x16c>)
 8002fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ff8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffe:	2302      	movs	r3, #2
 8003000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003002:	2300      	movs	r3, #0
 8003004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003006:	2303      	movs	r3, #3
 8003008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800300a:	2307      	movs	r3, #7
 800300c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300e:	f107 0314 	add.w	r3, r7, #20
 8003012:	4619      	mov	r1, r3
 8003014:	483d      	ldr	r0, [pc, #244]	@ (800310c <HAL_UART_MspInit+0x170>)
 8003016:	f000 fe59 	bl	8003ccc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800301a:	4b3d      	ldr	r3, [pc, #244]	@ (8003110 <HAL_UART_MspInit+0x174>)
 800301c:	4a3d      	ldr	r2, [pc, #244]	@ (8003114 <HAL_UART_MspInit+0x178>)
 800301e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003020:	4b3b      	ldr	r3, [pc, #236]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003022:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003026:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003028:	4b39      	ldr	r3, [pc, #228]	@ (8003110 <HAL_UART_MspInit+0x174>)
 800302a:	2240      	movs	r2, #64	@ 0x40
 800302c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800302e:	4b38      	ldr	r3, [pc, #224]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003030:	2200      	movs	r2, #0
 8003032:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003034:	4b36      	ldr	r3, [pc, #216]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003036:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800303a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800303c:	4b34      	ldr	r3, [pc, #208]	@ (8003110 <HAL_UART_MspInit+0x174>)
 800303e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003042:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003044:	4b32      	ldr	r3, [pc, #200]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003046:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800304a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800304c:	4b30      	ldr	r3, [pc, #192]	@ (8003110 <HAL_UART_MspInit+0x174>)
 800304e:	2200      	movs	r2, #0
 8003050:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003052:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003054:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003058:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800305a:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <HAL_UART_MspInit+0x174>)
 800305c:	2200      	movs	r2, #0
 800305e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003060:	482b      	ldr	r0, [pc, #172]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003062:	f000 fa31 	bl	80034c8 <HAL_DMA_Init>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 800306c:	f7ff f978 	bl	8002360 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a27      	ldr	r2, [pc, #156]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003074:	639a      	str	r2, [r3, #56]	@ 0x38
 8003076:	4a26      	ldr	r2, [pc, #152]	@ (8003110 <HAL_UART_MspInit+0x174>)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800307c:	4b26      	ldr	r3, [pc, #152]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 800307e:	4a27      	ldr	r2, [pc, #156]	@ (800311c <HAL_UART_MspInit+0x180>)
 8003080:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003082:	4b25      	ldr	r3, [pc, #148]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 8003084:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003088:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800308a:	4b23      	ldr	r3, [pc, #140]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 800308c:	2200      	movs	r2, #0
 800308e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003090:	4b21      	ldr	r3, [pc, #132]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 8003092:	2200      	movs	r2, #0
 8003094:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003096:	4b20      	ldr	r3, [pc, #128]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 8003098:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800309c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800309e:	4b1e      	ldr	r3, [pc, #120]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80030b0:	4b19      	ldr	r3, [pc, #100]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030b6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030b8:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030be:	4816      	ldr	r0, [pc, #88]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030c0:	f000 fa02 	bl	80034c8 <HAL_DMA_Init>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 80030ca:	f7ff f949 	bl	8002360 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a11      	ldr	r2, [pc, #68]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030d4:	4a10      	ldr	r2, [pc, #64]	@ (8003118 <HAL_UART_MspInit+0x17c>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030da:	2200      	movs	r2, #0
 80030dc:	2100      	movs	r1, #0
 80030de:	2025      	movs	r0, #37	@ 0x25
 80030e0:	f000 f9bb 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030e4:	2025      	movs	r0, #37	@ 0x25
 80030e6:	f000 f9d4 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80030ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <HAL_UART_MspInit+0x184>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003120 <HAL_UART_MspInit+0x184>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0210 	orr.w	r2, r2, #16
 80030f8:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030fa:	bf00      	nop
 80030fc:	3728      	adds	r7, #40	@ 0x28
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40011000 	.word	0x40011000
 8003108:	40023800 	.word	0x40023800
 800310c:	40020000 	.word	0x40020000
 8003110:	20000a58 	.word	0x20000a58
 8003114:	400264b8 	.word	0x400264b8
 8003118:	20000ab8 	.word	0x20000ab8
 800311c:	40026440 	.word	0x40026440
 8003120:	20000a10 	.word	0x20000a10

08003124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003124:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800315c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003128:	f7ff faec 	bl	8002704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800312c:	480c      	ldr	r0, [pc, #48]	@ (8003160 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800312e:	490d      	ldr	r1, [pc, #52]	@ (8003164 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003130:	4a0d      	ldr	r2, [pc, #52]	@ (8003168 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003134:	e002      	b.n	800313c <LoopCopyDataInit>

08003136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800313a:	3304      	adds	r3, #4

0800313c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800313c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800313e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003140:	d3f9      	bcc.n	8003136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003142:	4a0a      	ldr	r2, [pc, #40]	@ (800316c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003144:	4c0a      	ldr	r4, [pc, #40]	@ (8003170 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003148:	e001      	b.n	800314e <LoopFillZerobss>

0800314a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800314a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800314c:	3204      	adds	r2, #4

0800314e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800314e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003150:	d3fb      	bcc.n	800314a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003152:	f004 fc85 	bl	8007a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003156:	f7fe fef7 	bl	8001f48 <main>
  bx  lr    
 800315a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800315c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003164:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003168:	0800bfe4 	.word	0x0800bfe4
  ldr r2, =_sbss
 800316c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003170:	20000c68 	.word	0x20000c68

08003174 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003174:	e7fe      	b.n	8003174 <ADC_IRQHandler>
	...

08003178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800317c:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <HAL_Init+0x40>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a0d      	ldr	r2, [pc, #52]	@ (80031b8 <HAL_Init+0x40>)
 8003182:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003186:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003188:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <HAL_Init+0x40>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a0a      	ldr	r2, [pc, #40]	@ (80031b8 <HAL_Init+0x40>)
 800318e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003192:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003194:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <HAL_Init+0x40>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a07      	ldr	r2, [pc, #28]	@ (80031b8 <HAL_Init+0x40>)
 800319a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800319e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031a0:	2003      	movs	r0, #3
 80031a2:	f000 f94f 	bl	8003444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031a6:	200f      	movs	r0, #15
 80031a8:	f000 f808 	bl	80031bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031ac:	f7ff f92e 	bl	800240c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40023c00 	.word	0x40023c00

080031bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031c4:	4b12      	ldr	r3, [pc, #72]	@ (8003210 <HAL_InitTick+0x54>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	4b12      	ldr	r3, [pc, #72]	@ (8003214 <HAL_InitTick+0x58>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	4619      	mov	r1, r3
 80031ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f967 	bl	80034ae <HAL_SYSTICK_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e00e      	b.n	8003208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b0f      	cmp	r3, #15
 80031ee:	d80a      	bhi.n	8003206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031f0:	2200      	movs	r2, #0
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	f04f 30ff 	mov.w	r0, #4294967295
 80031f8:	f000 f92f 	bl	800345a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031fc:	4a06      	ldr	r2, [pc, #24]	@ (8003218 <HAL_InitTick+0x5c>)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	e000      	b.n	8003208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
}
 8003208:	4618      	mov	r0, r3
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20000018 	.word	0x20000018
 8003214:	20000020 	.word	0x20000020
 8003218:	2000001c 	.word	0x2000001c

0800321c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003220:	4b06      	ldr	r3, [pc, #24]	@ (800323c <HAL_IncTick+0x20>)
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_IncTick+0x24>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4413      	add	r3, r2
 800322c:	4a04      	ldr	r2, [pc, #16]	@ (8003240 <HAL_IncTick+0x24>)
 800322e:	6013      	str	r3, [r2, #0]
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	20000020 	.word	0x20000020
 8003240:	20000b18 	.word	0x20000b18

08003244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  return uwTick;
 8003248:	4b03      	ldr	r3, [pc, #12]	@ (8003258 <HAL_GetTick+0x14>)
 800324a:	681b      	ldr	r3, [r3, #0]
}
 800324c:	4618      	mov	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	20000b18 	.word	0x20000b18

0800325c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003264:	f7ff ffee 	bl	8003244 <HAL_GetTick>
 8003268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003274:	d005      	beq.n	8003282 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003276:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <HAL_Delay+0x44>)
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4413      	add	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003282:	bf00      	nop
 8003284:	f7ff ffde 	bl	8003244 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	429a      	cmp	r2, r3
 8003292:	d8f7      	bhi.n	8003284 <HAL_Delay+0x28>
  {
  }
}
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000020 	.word	0x20000020

080032a4 <__NVIC_SetPriorityGrouping>:
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032b4:	4b0c      	ldr	r3, [pc, #48]	@ (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032c0:	4013      	ands	r3, r2
 80032c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032d6:	4a04      	ldr	r2, [pc, #16]	@ (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	60d3      	str	r3, [r2, #12]
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_GetPriorityGrouping>:
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f0:	4b04      	ldr	r3, [pc, #16]	@ (8003304 <__NVIC_GetPriorityGrouping+0x18>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	f003 0307 	and.w	r3, r3, #7
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_EnableIRQ>:
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	2b00      	cmp	r3, #0
 8003318:	db0b      	blt.n	8003332 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	4907      	ldr	r1, [pc, #28]	@ (8003340 <__NVIC_EnableIRQ+0x38>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	2001      	movs	r0, #1
 800332a:	fa00 f202 	lsl.w	r2, r0, r2
 800332e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	e000e100 	.word	0xe000e100

08003344 <__NVIC_SetPriority>:
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	6039      	str	r1, [r7, #0]
 800334e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	2b00      	cmp	r3, #0
 8003356:	db0a      	blt.n	800336e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	b2da      	uxtb	r2, r3
 800335c:	490c      	ldr	r1, [pc, #48]	@ (8003390 <__NVIC_SetPriority+0x4c>)
 800335e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003362:	0112      	lsls	r2, r2, #4
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	440b      	add	r3, r1
 8003368:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800336c:	e00a      	b.n	8003384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	4908      	ldr	r1, [pc, #32]	@ (8003394 <__NVIC_SetPriority+0x50>)
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	3b04      	subs	r3, #4
 800337c:	0112      	lsls	r2, r2, #4
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	440b      	add	r3, r1
 8003382:	761a      	strb	r2, [r3, #24]
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	e000e100 	.word	0xe000e100
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003398:	b480      	push	{r7}
 800339a:	b089      	sub	sp, #36	@ 0x24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f1c3 0307 	rsb	r3, r3, #7
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	bf28      	it	cs
 80033b6:	2304      	movcs	r3, #4
 80033b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	3304      	adds	r3, #4
 80033be:	2b06      	cmp	r3, #6
 80033c0:	d902      	bls.n	80033c8 <NVIC_EncodePriority+0x30>
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	3b03      	subs	r3, #3
 80033c6:	e000      	b.n	80033ca <NVIC_EncodePriority+0x32>
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033cc:	f04f 32ff 	mov.w	r2, #4294967295
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43da      	mvns	r2, r3
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	401a      	ands	r2, r3
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033e0:	f04f 31ff 	mov.w	r1, #4294967295
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ea:	43d9      	mvns	r1, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f0:	4313      	orrs	r3, r2
         );
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3724      	adds	r7, #36	@ 0x24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003410:	d301      	bcc.n	8003416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003412:	2301      	movs	r3, #1
 8003414:	e00f      	b.n	8003436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003416:	4a0a      	ldr	r2, [pc, #40]	@ (8003440 <SysTick_Config+0x40>)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800341e:	210f      	movs	r1, #15
 8003420:	f04f 30ff 	mov.w	r0, #4294967295
 8003424:	f7ff ff8e 	bl	8003344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003428:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <SysTick_Config+0x40>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800342e:	4b04      	ldr	r3, [pc, #16]	@ (8003440 <SysTick_Config+0x40>)
 8003430:	2207      	movs	r2, #7
 8003432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff29 	bl	80032a4 <__NVIC_SetPriorityGrouping>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	4603      	mov	r3, r0
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003468:	2300      	movs	r3, #0
 800346a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800346c:	f7ff ff3e 	bl	80032ec <__NVIC_GetPriorityGrouping>
 8003470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	6978      	ldr	r0, [r7, #20]
 8003478:	f7ff ff8e 	bl	8003398 <NVIC_EncodePriority>
 800347c:	4602      	mov	r2, r0
 800347e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff5d 	bl	8003344 <__NVIC_SetPriority>
}
 800348a:	bf00      	nop
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800349c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff31 	bl	8003308 <__NVIC_EnableIRQ>
}
 80034a6:	bf00      	nop
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff ffa2 	bl	8003400 <SysTick_Config>
 80034bc:	4603      	mov	r3, r0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034d4:	f7ff feb6 	bl	8003244 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e099      	b.n	8003618 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0201 	bic.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003504:	e00f      	b.n	8003526 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003506:	f7ff fe9d 	bl	8003244 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b05      	cmp	r3, #5
 8003512:	d908      	bls.n	8003526 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2220      	movs	r2, #32
 8003518:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2203      	movs	r2, #3
 800351e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e078      	b.n	8003618 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e8      	bne.n	8003506 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	4b38      	ldr	r3, [pc, #224]	@ (8003620 <HAL_DMA_Init+0x158>)
 8003540:	4013      	ands	r3, r2
 8003542:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003552:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800355e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800356a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	4313      	orrs	r3, r2
 8003576:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	2b04      	cmp	r3, #4
 800357e:	d107      	bne.n	8003590 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003588:	4313      	orrs	r3, r2
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	4313      	orrs	r3, r2
 800358e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f023 0307 	bic.w	r3, r3, #7
 80035a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d117      	bne.n	80035ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00e      	beq.n	80035ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fb01 	bl	8003bd4 <DMA_CheckFifoParam>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2240      	movs	r2, #64	@ 0x40
 80035dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80035e6:	2301      	movs	r3, #1
 80035e8:	e016      	b.n	8003618 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 fab8 	bl	8003b68 <DMA_CalcBaseAndBitshift>
 80035f8:	4603      	mov	r3, r0
 80035fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003600:	223f      	movs	r2, #63	@ 0x3f
 8003602:	409a      	lsls	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	f010803f 	.word	0xf010803f

08003624 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
 8003630:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_DMA_Start_IT+0x26>
 8003646:	2302      	movs	r3, #2
 8003648:	e040      	b.n	80036cc <HAL_DMA_Start_IT+0xa8>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b01      	cmp	r3, #1
 800365c:	d12f      	bne.n	80036be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2202      	movs	r2, #2
 8003662:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	68b9      	ldr	r1, [r7, #8]
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 fa4a 	bl	8003b0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800367c:	223f      	movs	r2, #63	@ 0x3f
 800367e:	409a      	lsls	r2, r3
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 0216 	orr.w	r2, r2, #22
 8003692:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003698:	2b00      	cmp	r3, #0
 800369a:	d007      	beq.n	80036ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0208 	orr.w	r2, r2, #8
 80036aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f042 0201 	orr.w	r2, r2, #1
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	e005      	b.n	80036ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
 80036c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036e2:	f7ff fdaf 	bl	8003244 <HAL_GetTick>
 80036e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d008      	beq.n	8003706 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2280      	movs	r2, #128	@ 0x80
 80036f8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e052      	b.n	80037ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 0216 	bic.w	r2, r2, #22
 8003714:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695a      	ldr	r2, [r3, #20]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003724:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	2b00      	cmp	r3, #0
 800372c:	d103      	bne.n	8003736 <HAL_DMA_Abort+0x62>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0208 	bic.w	r2, r2, #8
 8003744:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0201 	bic.w	r2, r2, #1
 8003754:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003756:	e013      	b.n	8003780 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003758:	f7ff fd74 	bl	8003244 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b05      	cmp	r3, #5
 8003764:	d90c      	bls.n	8003780 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2220      	movs	r2, #32
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2203      	movs	r2, #3
 8003770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e015      	b.n	80037ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1e4      	bne.n	8003758 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003792:	223f      	movs	r2, #63	@ 0x3f
 8003794:	409a      	lsls	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d004      	beq.n	80037d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2280      	movs	r2, #128	@ 0x80
 80037cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e00c      	b.n	80037ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2205      	movs	r2, #5
 80037d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0201 	bic.w	r2, r2, #1
 80037e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003804:	4b8e      	ldr	r3, [pc, #568]	@ (8003a40 <HAL_DMA_IRQHandler+0x248>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a8e      	ldr	r2, [pc, #568]	@ (8003a44 <HAL_DMA_IRQHandler+0x24c>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	0a9b      	lsrs	r3, r3, #10
 8003810:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003816:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003822:	2208      	movs	r2, #8
 8003824:	409a      	lsls	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	4013      	ands	r3, r2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d01a      	beq.n	8003864 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d013      	beq.n	8003864 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 0204 	bic.w	r2, r2, #4
 800384a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003850:	2208      	movs	r2, #8
 8003852:	409a      	lsls	r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385c:	f043 0201 	orr.w	r2, r3, #1
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003868:	2201      	movs	r2, #1
 800386a:	409a      	lsls	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d012      	beq.n	800389a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00b      	beq.n	800389a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003886:	2201      	movs	r2, #1
 8003888:	409a      	lsls	r2, r3
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003892:	f043 0202 	orr.w	r2, r3, #2
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389e:	2204      	movs	r2, #4
 80038a0:	409a      	lsls	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	4013      	ands	r3, r2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d012      	beq.n	80038d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00b      	beq.n	80038d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	2204      	movs	r2, #4
 80038be:	409a      	lsls	r2, r3
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c8:	f043 0204 	orr.w	r2, r3, #4
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d4:	2210      	movs	r2, #16
 80038d6:	409a      	lsls	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4013      	ands	r3, r2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d043      	beq.n	8003968 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0308 	and.w	r3, r3, #8
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d03c      	beq.n	8003968 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f2:	2210      	movs	r2, #16
 80038f4:	409a      	lsls	r2, r3
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d018      	beq.n	800393a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d108      	bne.n	8003928 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391a:	2b00      	cmp	r3, #0
 800391c:	d024      	beq.n	8003968 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	4798      	blx	r3
 8003926:	e01f      	b.n	8003968 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01b      	beq.n	8003968 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	4798      	blx	r3
 8003938:	e016      	b.n	8003968 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d107      	bne.n	8003958 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 0208 	bic.w	r2, r2, #8
 8003956:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396c:	2220      	movs	r2, #32
 800396e:	409a      	lsls	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4013      	ands	r3, r2
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 808f 	beq.w	8003a98 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 8087 	beq.w	8003a98 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398e:	2220      	movs	r2, #32
 8003990:	409a      	lsls	r2, r3
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b05      	cmp	r3, #5
 80039a0:	d136      	bne.n	8003a10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0216 	bic.w	r2, r2, #22
 80039b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	695a      	ldr	r2, [r3, #20]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <HAL_DMA_IRQHandler+0x1da>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d007      	beq.n	80039e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0208 	bic.w	r2, r2, #8
 80039e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e6:	223f      	movs	r2, #63	@ 0x3f
 80039e8:	409a      	lsls	r2, r3
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d07e      	beq.n	8003b04 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	4798      	blx	r3
        }
        return;
 8003a0e:	e079      	b.n	8003b04 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d01d      	beq.n	8003a5a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10d      	bne.n	8003a48 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d031      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
 8003a3c:	e02c      	b.n	8003a98 <HAL_DMA_IRQHandler+0x2a0>
 8003a3e:	bf00      	nop
 8003a40:	20000018 	.word	0x20000018
 8003a44:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d023      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	4798      	blx	r3
 8003a58:	e01e      	b.n	8003a98 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10f      	bne.n	8003a88 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0210 	bic.w	r2, r2, #16
 8003a76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d032      	beq.n	8003b06 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d022      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2205      	movs	r2, #5
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 0201 	bic.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	60bb      	str	r3, [r7, #8]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d307      	bcc.n	8003ae0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f2      	bne.n	8003ac4 <HAL_DMA_IRQHandler+0x2cc>
 8003ade:	e000      	b.n	8003ae2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ae0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d005      	beq.n	8003b06 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	4798      	blx	r3
 8003b02:	e000      	b.n	8003b06 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b04:	bf00      	nop
    }
  }
}
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
 8003b18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	2b40      	cmp	r3, #64	@ 0x40
 8003b38:	d108      	bne.n	8003b4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b4a:	e007      	b.n	8003b5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	60da      	str	r2, [r3, #12]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	3b10      	subs	r3, #16
 8003b78:	4a14      	ldr	r2, [pc, #80]	@ (8003bcc <DMA_CalcBaseAndBitshift+0x64>)
 8003b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7e:	091b      	lsrs	r3, r3, #4
 8003b80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b82:	4a13      	ldr	r2, [pc, #76]	@ (8003bd0 <DMA_CalcBaseAndBitshift+0x68>)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4413      	add	r3, r2
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b03      	cmp	r3, #3
 8003b94:	d909      	bls.n	8003baa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b9e:	f023 0303 	bic.w	r3, r3, #3
 8003ba2:	1d1a      	adds	r2, r3, #4
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ba8:	e007      	b.n	8003bba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bb2:	f023 0303 	bic.w	r3, r3, #3
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	aaaaaaab 	.word	0xaaaaaaab
 8003bd0:	0800bb2c 	.word	0x0800bb2c

08003bd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d11f      	bne.n	8003c2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d856      	bhi.n	8003ca2 <DMA_CheckFifoParam+0xce>
 8003bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bfc <DMA_CheckFifoParam+0x28>)
 8003bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfa:	bf00      	nop
 8003bfc:	08003c0d 	.word	0x08003c0d
 8003c00:	08003c1f 	.word	0x08003c1f
 8003c04:	08003c0d 	.word	0x08003c0d
 8003c08:	08003ca3 	.word	0x08003ca3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d046      	beq.n	8003ca6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c1c:	e043      	b.n	8003ca6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c22:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c26:	d140      	bne.n	8003caa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2c:	e03d      	b.n	8003caa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c36:	d121      	bne.n	8003c7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d837      	bhi.n	8003cae <DMA_CheckFifoParam+0xda>
 8003c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c44 <DMA_CheckFifoParam+0x70>)
 8003c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c44:	08003c55 	.word	0x08003c55
 8003c48:	08003c5b 	.word	0x08003c5b
 8003c4c:	08003c55 	.word	0x08003c55
 8003c50:	08003c6d 	.word	0x08003c6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      break;
 8003c58:	e030      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d025      	beq.n	8003cb2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c6a:	e022      	b.n	8003cb2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c70:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c74:	d11f      	bne.n	8003cb6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c7a:	e01c      	b.n	8003cb6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d903      	bls.n	8003c8a <DMA_CheckFifoParam+0xb6>
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d003      	beq.n	8003c90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c88:	e018      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c8e:	e015      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00e      	beq.n	8003cba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ca0:	e00b      	b.n	8003cba <DMA_CheckFifoParam+0xe6>
      break;
 8003ca2:	bf00      	nop
 8003ca4:	e00a      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;
 8003ca6:	bf00      	nop
 8003ca8:	e008      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;
 8003caa:	bf00      	nop
 8003cac:	e006      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;
 8003cae:	bf00      	nop
 8003cb0:	e004      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;
 8003cb2:	bf00      	nop
 8003cb4:	e002      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;   
 8003cb6:	bf00      	nop
 8003cb8:	e000      	b.n	8003cbc <DMA_CheckFifoParam+0xe8>
      break;
 8003cba:	bf00      	nop
    }
  } 
  
  return status; 
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop

08003ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	@ 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	e159      	b.n	8003f9c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ce8:	2201      	movs	r2, #1
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	f040 8148 	bne.w	8003f96 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f003 0303 	and.w	r3, r3, #3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d005      	beq.n	8003d1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d130      	bne.n	8003d80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	2203      	movs	r2, #3
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4013      	ands	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d54:	2201      	movs	r2, #1
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4013      	ands	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f003 0201 	and.w	r2, r3, #1
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	fa02 f303 	lsl.w	r3, r2, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d017      	beq.n	8003dbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d123      	bne.n	8003e10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	08da      	lsrs	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3208      	adds	r2, #8
 8003dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	220f      	movs	r2, #15
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691a      	ldr	r2, [r3, #16]
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	08da      	lsrs	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	3208      	adds	r2, #8
 8003e0a:	69b9      	ldr	r1, [r7, #24]
 8003e0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4013      	ands	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0203 	and.w	r2, r3, #3
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80a2 	beq.w	8003f96 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e52:	2300      	movs	r3, #0
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	4b57      	ldr	r3, [pc, #348]	@ (8003fb4 <HAL_GPIO_Init+0x2e8>)
 8003e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5a:	4a56      	ldr	r2, [pc, #344]	@ (8003fb4 <HAL_GPIO_Init+0x2e8>)
 8003e5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e62:	4b54      	ldr	r3, [pc, #336]	@ (8003fb4 <HAL_GPIO_Init+0x2e8>)
 8003e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e6e:	4a52      	ldr	r2, [pc, #328]	@ (8003fb8 <HAL_GPIO_Init+0x2ec>)
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	089b      	lsrs	r3, r3, #2
 8003e74:	3302      	adds	r3, #2
 8003e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	220f      	movs	r2, #15
 8003e86:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a49      	ldr	r2, [pc, #292]	@ (8003fbc <HAL_GPIO_Init+0x2f0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d019      	beq.n	8003ece <HAL_GPIO_Init+0x202>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a48      	ldr	r2, [pc, #288]	@ (8003fc0 <HAL_GPIO_Init+0x2f4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d013      	beq.n	8003eca <HAL_GPIO_Init+0x1fe>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a47      	ldr	r2, [pc, #284]	@ (8003fc4 <HAL_GPIO_Init+0x2f8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00d      	beq.n	8003ec6 <HAL_GPIO_Init+0x1fa>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a46      	ldr	r2, [pc, #280]	@ (8003fc8 <HAL_GPIO_Init+0x2fc>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <HAL_GPIO_Init+0x1f6>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a45      	ldr	r2, [pc, #276]	@ (8003fcc <HAL_GPIO_Init+0x300>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d101      	bne.n	8003ebe <HAL_GPIO_Init+0x1f2>
 8003eba:	2304      	movs	r3, #4
 8003ebc:	e008      	b.n	8003ed0 <HAL_GPIO_Init+0x204>
 8003ebe:	2307      	movs	r3, #7
 8003ec0:	e006      	b.n	8003ed0 <HAL_GPIO_Init+0x204>
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e004      	b.n	8003ed0 <HAL_GPIO_Init+0x204>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	e002      	b.n	8003ed0 <HAL_GPIO_Init+0x204>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e000      	b.n	8003ed0 <HAL_GPIO_Init+0x204>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	69fa      	ldr	r2, [r7, #28]
 8003ed2:	f002 0203 	and.w	r2, r2, #3
 8003ed6:	0092      	lsls	r2, r2, #2
 8003ed8:	4093      	lsls	r3, r2
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ee0:	4935      	ldr	r1, [pc, #212]	@ (8003fb8 <HAL_GPIO_Init+0x2ec>)
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	089b      	lsrs	r3, r3, #2
 8003ee6:	3302      	adds	r3, #2
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eee:	4b38      	ldr	r3, [pc, #224]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4013      	ands	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f12:	4a2f      	ldr	r2, [pc, #188]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f18:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	43db      	mvns	r3, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4013      	ands	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d003      	beq.n	8003f3c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f3c:	4a24      	ldr	r2, [pc, #144]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f42:	4b23      	ldr	r3, [pc, #140]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f66:	4a1a      	ldr	r2, [pc, #104]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f6c:	4b18      	ldr	r3, [pc, #96]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	43db      	mvns	r3, r3
 8003f76:	69ba      	ldr	r2, [r7, #24]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f90:	4a0f      	ldr	r2, [pc, #60]	@ (8003fd0 <HAL_GPIO_Init+0x304>)
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	61fb      	str	r3, [r7, #28]
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	2b0f      	cmp	r3, #15
 8003fa0:	f67f aea2 	bls.w	8003ce8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	3724      	adds	r7, #36	@ 0x24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	40013800 	.word	0x40013800
 8003fbc:	40020000 	.word	0x40020000
 8003fc0:	40020400 	.word	0x40020400
 8003fc4:	40020800 	.word	0x40020800
 8003fc8:	40020c00 	.word	0x40020c00
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	40013c00 	.word	0x40013c00

08003fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	807b      	strh	r3, [r7, #2]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fe4:	787b      	ldrb	r3, [r7, #1]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fea:	887a      	ldrh	r2, [r7, #2]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ff0:	e003      	b.n	8003ffa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ff2:	887b      	ldrh	r3, [r7, #2]
 8003ff4:	041a      	lsls	r2, r3, #16
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	619a      	str	r2, [r3, #24]
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e267      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d075      	beq.n	8004112 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004026:	4b88      	ldr	r3, [pc, #544]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
 800402e:	2b04      	cmp	r3, #4
 8004030:	d00c      	beq.n	800404c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004032:	4b85      	ldr	r3, [pc, #532]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800403a:	2b08      	cmp	r3, #8
 800403c:	d112      	bne.n	8004064 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800403e:	4b82      	ldr	r3, [pc, #520]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004046:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800404a:	d10b      	bne.n	8004064 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800404c:	4b7e      	ldr	r3, [pc, #504]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d05b      	beq.n	8004110 <HAL_RCC_OscConfig+0x108>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d157      	bne.n	8004110 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e242      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800406c:	d106      	bne.n	800407c <HAL_RCC_OscConfig+0x74>
 800406e:	4b76      	ldr	r3, [pc, #472]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a75      	ldr	r2, [pc, #468]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	e01d      	b.n	80040b8 <HAL_RCC_OscConfig+0xb0>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004084:	d10c      	bne.n	80040a0 <HAL_RCC_OscConfig+0x98>
 8004086:	4b70      	ldr	r3, [pc, #448]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a6f      	ldr	r2, [pc, #444]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800408c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	4b6d      	ldr	r3, [pc, #436]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a6c      	ldr	r2, [pc, #432]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	e00b      	b.n	80040b8 <HAL_RCC_OscConfig+0xb0>
 80040a0:	4b69      	ldr	r3, [pc, #420]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a68      	ldr	r2, [pc, #416]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80040a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4b66      	ldr	r3, [pc, #408]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a65      	ldr	r2, [pc, #404]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80040b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d013      	beq.n	80040e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c0:	f7ff f8c0 	bl	8003244 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040c8:	f7ff f8bc 	bl	8003244 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b64      	cmp	r3, #100	@ 0x64
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e207      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040da:	4b5b      	ldr	r3, [pc, #364]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0f0      	beq.n	80040c8 <HAL_RCC_OscConfig+0xc0>
 80040e6:	e014      	b.n	8004112 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e8:	f7ff f8ac 	bl	8003244 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f0:	f7ff f8a8 	bl	8003244 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b64      	cmp	r3, #100	@ 0x64
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e1f3      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004102:	4b51      	ldr	r3, [pc, #324]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0xe8>
 800410e:	e000      	b.n	8004112 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d063      	beq.n	80041e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800411e:	4b4a      	ldr	r3, [pc, #296]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00b      	beq.n	8004142 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800412a:	4b47      	ldr	r3, [pc, #284]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004132:	2b08      	cmp	r3, #8
 8004134:	d11c      	bne.n	8004170 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004136:	4b44      	ldr	r3, [pc, #272]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d116      	bne.n	8004170 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004142:	4b41      	ldr	r3, [pc, #260]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <HAL_RCC_OscConfig+0x152>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d001      	beq.n	800415a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e1c7      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800415a:	4b3b      	ldr	r3, [pc, #236]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	4937      	ldr	r1, [pc, #220]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800416a:	4313      	orrs	r3, r2
 800416c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800416e:	e03a      	b.n	80041e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d020      	beq.n	80041ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004178:	4b34      	ldr	r3, [pc, #208]	@ (800424c <HAL_RCC_OscConfig+0x244>)
 800417a:	2201      	movs	r2, #1
 800417c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417e:	f7ff f861 	bl	8003244 <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004186:	f7ff f85d 	bl	8003244 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e1a8      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004198:	4b2b      	ldr	r3, [pc, #172]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a4:	4b28      	ldr	r3, [pc, #160]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	4925      	ldr	r1, [pc, #148]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	600b      	str	r3, [r1, #0]
 80041b8:	e015      	b.n	80041e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ba:	4b24      	ldr	r3, [pc, #144]	@ (800424c <HAL_RCC_OscConfig+0x244>)
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c0:	f7ff f840 	bl	8003244 <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c8:	f7ff f83c 	bl	8003244 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e187      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041da:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1f0      	bne.n	80041c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d036      	beq.n	8004260 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d016      	beq.n	8004228 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041fa:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <HAL_RCC_OscConfig+0x248>)
 80041fc:	2201      	movs	r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004200:	f7ff f820 	bl	8003244 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004208:	f7ff f81c 	bl	8003244 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e167      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421a:	4b0b      	ldr	r3, [pc, #44]	@ (8004248 <HAL_RCC_OscConfig+0x240>)
 800421c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCC_OscConfig+0x200>
 8004226:	e01b      	b.n	8004260 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004228:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <HAL_RCC_OscConfig+0x248>)
 800422a:	2200      	movs	r2, #0
 800422c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800422e:	f7ff f809 	bl	8003244 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004234:	e00e      	b.n	8004254 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004236:	f7ff f805 	bl	8003244 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d907      	bls.n	8004254 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e150      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
 8004248:	40023800 	.word	0x40023800
 800424c:	42470000 	.word	0x42470000
 8004250:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004254:	4b88      	ldr	r3, [pc, #544]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1ea      	bne.n	8004236 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 8097 	beq.w	800439c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800426e:	2300      	movs	r3, #0
 8004270:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004272:	4b81      	ldr	r3, [pc, #516]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10f      	bne.n	800429e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	60bb      	str	r3, [r7, #8]
 8004282:	4b7d      	ldr	r3, [pc, #500]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	4a7c      	ldr	r2, [pc, #496]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800428c:	6413      	str	r3, [r2, #64]	@ 0x40
 800428e:	4b7a      	ldr	r3, [pc, #488]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800429a:	2301      	movs	r3, #1
 800429c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429e:	4b77      	ldr	r3, [pc, #476]	@ (800447c <HAL_RCC_OscConfig+0x474>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d118      	bne.n	80042dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042aa:	4b74      	ldr	r3, [pc, #464]	@ (800447c <HAL_RCC_OscConfig+0x474>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a73      	ldr	r2, [pc, #460]	@ (800447c <HAL_RCC_OscConfig+0x474>)
 80042b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042b6:	f7fe ffc5 	bl	8003244 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042bc:	e008      	b.n	80042d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042be:	f7fe ffc1 	bl	8003244 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e10c      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d0:	4b6a      	ldr	r3, [pc, #424]	@ (800447c <HAL_RCC_OscConfig+0x474>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d0f0      	beq.n	80042be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d106      	bne.n	80042f2 <HAL_RCC_OscConfig+0x2ea>
 80042e4:	4b64      	ldr	r3, [pc, #400]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 80042e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e8:	4a63      	ldr	r2, [pc, #396]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 80042ea:	f043 0301 	orr.w	r3, r3, #1
 80042ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f0:	e01c      	b.n	800432c <HAL_RCC_OscConfig+0x324>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	2b05      	cmp	r3, #5
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0x30c>
 80042fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 80042fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fe:	4a5e      	ldr	r2, [pc, #376]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004300:	f043 0304 	orr.w	r3, r3, #4
 8004304:	6713      	str	r3, [r2, #112]	@ 0x70
 8004306:	4b5c      	ldr	r3, [pc, #368]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430a:	4a5b      	ldr	r2, [pc, #364]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 800430c:	f043 0301 	orr.w	r3, r3, #1
 8004310:	6713      	str	r3, [r2, #112]	@ 0x70
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0x324>
 8004314:	4b58      	ldr	r3, [pc, #352]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004318:	4a57      	ldr	r2, [pc, #348]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 800431a:	f023 0301 	bic.w	r3, r3, #1
 800431e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004320:	4b55      	ldr	r3, [pc, #340]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004324:	4a54      	ldr	r2, [pc, #336]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004326:	f023 0304 	bic.w	r3, r3, #4
 800432a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d015      	beq.n	8004360 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004334:	f7fe ff86 	bl	8003244 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433a:	e00a      	b.n	8004352 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433c:	f7fe ff82 	bl	8003244 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800434a:	4293      	cmp	r3, r2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e0cb      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004352:	4b49      	ldr	r3, [pc, #292]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0ee      	beq.n	800433c <HAL_RCC_OscConfig+0x334>
 800435e:	e014      	b.n	800438a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004360:	f7fe ff70 	bl	8003244 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004366:	e00a      	b.n	800437e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004368:	f7fe ff6c 	bl	8003244 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004376:	4293      	cmp	r3, r2
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e0b5      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437e:	4b3e      	ldr	r3, [pc, #248]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1ee      	bne.n	8004368 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800438a:	7dfb      	ldrb	r3, [r7, #23]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d105      	bne.n	800439c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004390:	4b39      	ldr	r3, [pc, #228]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004394:	4a38      	ldr	r2, [pc, #224]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800439a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80a1 	beq.w	80044e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043a6:	4b34      	ldr	r3, [pc, #208]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d05c      	beq.n	800446c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d141      	bne.n	800443e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ba:	4b31      	ldr	r3, [pc, #196]	@ (8004480 <HAL_RCC_OscConfig+0x478>)
 80043bc:	2200      	movs	r2, #0
 80043be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c0:	f7fe ff40 	bl	8003244 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043c8:	f7fe ff3c 	bl	8003244 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e087      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043da:	4b27      	ldr	r3, [pc, #156]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1f0      	bne.n	80043c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	69da      	ldr	r2, [r3, #28]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	019b      	lsls	r3, r3, #6
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fc:	085b      	lsrs	r3, r3, #1
 80043fe:	3b01      	subs	r3, #1
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	061b      	lsls	r3, r3, #24
 800440a:	491b      	ldr	r1, [pc, #108]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 800440c:	4313      	orrs	r3, r2
 800440e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004410:	4b1b      	ldr	r3, [pc, #108]	@ (8004480 <HAL_RCC_OscConfig+0x478>)
 8004412:	2201      	movs	r2, #1
 8004414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004416:	f7fe ff15 	bl	8003244 <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441e:	f7fe ff11 	bl	8003244 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e05c      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004430:	4b11      	ldr	r3, [pc, #68]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x416>
 800443c:	e054      	b.n	80044e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800443e:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <HAL_RCC_OscConfig+0x478>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004444:	f7fe fefe 	bl	8003244 <HAL_GetTick>
 8004448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444c:	f7fe fefa 	bl	8003244 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e045      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445e:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <HAL_RCC_OscConfig+0x470>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x444>
 800446a:	e03d      	b.n	80044e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d107      	bne.n	8004484 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e038      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
 8004478:	40023800 	.word	0x40023800
 800447c:	40007000 	.word	0x40007000
 8004480:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004484:	4b1b      	ldr	r3, [pc, #108]	@ (80044f4 <HAL_RCC_OscConfig+0x4ec>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d028      	beq.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449c:	429a      	cmp	r2, r3
 800449e:	d121      	bne.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d11a      	bne.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044b4:	4013      	ands	r3, r2
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044bc:	4293      	cmp	r3, r2
 80044be:	d111      	bne.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ca:	085b      	lsrs	r3, r3, #1
 80044cc:	3b01      	subs	r3, #1
 80044ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d107      	bne.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d001      	beq.n	80044e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3718      	adds	r7, #24
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	40023800 	.word	0x40023800

080044f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0cc      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800450c:	4b68      	ldr	r3, [pc, #416]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d90c      	bls.n	8004534 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800451a:	4b65      	ldr	r3, [pc, #404]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004522:	4b63      	ldr	r3, [pc, #396]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d001      	beq.n	8004534 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0b8      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d020      	beq.n	8004582 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b00      	cmp	r3, #0
 800454a:	d005      	beq.n	8004558 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800454c:	4b59      	ldr	r3, [pc, #356]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	4a58      	ldr	r2, [pc, #352]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004552:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004556:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0308 	and.w	r3, r3, #8
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004564:	4b53      	ldr	r3, [pc, #332]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	4a52      	ldr	r2, [pc, #328]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800456e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004570:	4b50      	ldr	r3, [pc, #320]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	494d      	ldr	r1, [pc, #308]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	4313      	orrs	r3, r2
 8004580:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	2b00      	cmp	r3, #0
 800458c:	d044      	beq.n	8004618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d107      	bne.n	80045a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004596:	4b47      	ldr	r3, [pc, #284]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d119      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e07f      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d003      	beq.n	80045b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045b2:	2b03      	cmp	r3, #3
 80045b4:	d107      	bne.n	80045c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b6:	4b3f      	ldr	r3, [pc, #252]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d109      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e06f      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c6:	4b3b      	ldr	r3, [pc, #236]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e067      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045d6:	4b37      	ldr	r3, [pc, #220]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f023 0203 	bic.w	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	4934      	ldr	r1, [pc, #208]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045e8:	f7fe fe2c 	bl	8003244 <HAL_GetTick>
 80045ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ee:	e00a      	b.n	8004606 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045f0:	f7fe fe28 	bl	8003244 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045fe:	4293      	cmp	r3, r2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e04f      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004606:	4b2b      	ldr	r3, [pc, #172]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 020c 	and.w	r2, r3, #12
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	429a      	cmp	r2, r3
 8004616:	d1eb      	bne.n	80045f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004618:	4b25      	ldr	r3, [pc, #148]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d20c      	bcs.n	8004640 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b22      	ldr	r3, [pc, #136]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800462e:	4b20      	ldr	r3, [pc, #128]	@ (80046b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d001      	beq.n	8004640 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e032      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b00      	cmp	r3, #0
 800464a:	d008      	beq.n	800465e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800464c:	4b19      	ldr	r3, [pc, #100]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	4916      	ldr	r1, [pc, #88]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	4313      	orrs	r3, r2
 800465c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800466a:	4b12      	ldr	r3, [pc, #72]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	490e      	ldr	r1, [pc, #56]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800467e:	f000 f821 	bl	80046c4 <HAL_RCC_GetSysClockFreq>
 8004682:	4602      	mov	r2, r0
 8004684:	4b0b      	ldr	r3, [pc, #44]	@ (80046b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	091b      	lsrs	r3, r3, #4
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	490a      	ldr	r1, [pc, #40]	@ (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004690:	5ccb      	ldrb	r3, [r1, r3]
 8004692:	fa22 f303 	lsr.w	r3, r2, r3
 8004696:	4a09      	ldr	r2, [pc, #36]	@ (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800469a:	4b09      	ldr	r3, [pc, #36]	@ (80046c0 <HAL_RCC_ClockConfig+0x1c8>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fe fd8c 	bl	80031bc <HAL_InitTick>

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40023c00 	.word	0x40023c00
 80046b4:	40023800 	.word	0x40023800
 80046b8:	0800bb14 	.word	0x0800bb14
 80046bc:	20000018 	.word	0x20000018
 80046c0:	2000001c 	.word	0x2000001c

080046c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046c8:	b090      	sub	sp, #64	@ 0x40
 80046ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046cc:	2300      	movs	r3, #0
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046dc:	4b59      	ldr	r3, [pc, #356]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f003 030c 	and.w	r3, r3, #12
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	d00d      	beq.n	8004704 <HAL_RCC_GetSysClockFreq+0x40>
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	f200 80a1 	bhi.w	8004830 <HAL_RCC_GetSysClockFreq+0x16c>
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <HAL_RCC_GetSysClockFreq+0x34>
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d003      	beq.n	80046fe <HAL_RCC_GetSysClockFreq+0x3a>
 80046f6:	e09b      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046f8:	4b53      	ldr	r3, [pc, #332]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x184>)
 80046fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046fc:	e09b      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046fe:	4b53      	ldr	r3, [pc, #332]	@ (800484c <HAL_RCC_GetSysClockFreq+0x188>)
 8004700:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004702:	e098      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004704:	4b4f      	ldr	r3, [pc, #316]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800470e:	4b4d      	ldr	r3, [pc, #308]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d028      	beq.n	800476c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800471a:	4b4a      	ldr	r3, [pc, #296]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	099b      	lsrs	r3, r3, #6
 8004720:	2200      	movs	r2, #0
 8004722:	623b      	str	r3, [r7, #32]
 8004724:	627a      	str	r2, [r7, #36]	@ 0x24
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800472c:	2100      	movs	r1, #0
 800472e:	4b47      	ldr	r3, [pc, #284]	@ (800484c <HAL_RCC_GetSysClockFreq+0x188>)
 8004730:	fb03 f201 	mul.w	r2, r3, r1
 8004734:	2300      	movs	r3, #0
 8004736:	fb00 f303 	mul.w	r3, r0, r3
 800473a:	4413      	add	r3, r2
 800473c:	4a43      	ldr	r2, [pc, #268]	@ (800484c <HAL_RCC_GetSysClockFreq+0x188>)
 800473e:	fba0 1202 	umull	r1, r2, r0, r2
 8004742:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004744:	460a      	mov	r2, r1
 8004746:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800474a:	4413      	add	r3, r2
 800474c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800474e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004750:	2200      	movs	r2, #0
 8004752:	61bb      	str	r3, [r7, #24]
 8004754:	61fa      	str	r2, [r7, #28]
 8004756:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800475a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800475e:	f7fc faab 	bl	8000cb8 <__aeabi_uldivmod>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	4613      	mov	r3, r2
 8004768:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800476a:	e053      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800476c:	4b35      	ldr	r3, [pc, #212]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	099b      	lsrs	r3, r3, #6
 8004772:	2200      	movs	r2, #0
 8004774:	613b      	str	r3, [r7, #16]
 8004776:	617a      	str	r2, [r7, #20]
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800477e:	f04f 0b00 	mov.w	fp, #0
 8004782:	4652      	mov	r2, sl
 8004784:	465b      	mov	r3, fp
 8004786:	f04f 0000 	mov.w	r0, #0
 800478a:	f04f 0100 	mov.w	r1, #0
 800478e:	0159      	lsls	r1, r3, #5
 8004790:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004794:	0150      	lsls	r0, r2, #5
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	ebb2 080a 	subs.w	r8, r2, sl
 800479e:	eb63 090b 	sbc.w	r9, r3, fp
 80047a2:	f04f 0200 	mov.w	r2, #0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047b6:	ebb2 0408 	subs.w	r4, r2, r8
 80047ba:	eb63 0509 	sbc.w	r5, r3, r9
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	00eb      	lsls	r3, r5, #3
 80047c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047cc:	00e2      	lsls	r2, r4, #3
 80047ce:	4614      	mov	r4, r2
 80047d0:	461d      	mov	r5, r3
 80047d2:	eb14 030a 	adds.w	r3, r4, sl
 80047d6:	603b      	str	r3, [r7, #0]
 80047d8:	eb45 030b 	adc.w	r3, r5, fp
 80047dc:	607b      	str	r3, [r7, #4]
 80047de:	f04f 0200 	mov.w	r2, #0
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ea:	4629      	mov	r1, r5
 80047ec:	028b      	lsls	r3, r1, #10
 80047ee:	4621      	mov	r1, r4
 80047f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047f4:	4621      	mov	r1, r4
 80047f6:	028a      	lsls	r2, r1, #10
 80047f8:	4610      	mov	r0, r2
 80047fa:	4619      	mov	r1, r3
 80047fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047fe:	2200      	movs	r2, #0
 8004800:	60bb      	str	r3, [r7, #8]
 8004802:	60fa      	str	r2, [r7, #12]
 8004804:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004808:	f7fc fa56 	bl	8000cb8 <__aeabi_uldivmod>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	4613      	mov	r3, r2
 8004812:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004814:	4b0b      	ldr	r3, [pc, #44]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x180>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	3301      	adds	r3, #1
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004824:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800482e:	e002      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004830:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x184>)
 8004832:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004838:	4618      	mov	r0, r3
 800483a:	3740      	adds	r7, #64	@ 0x40
 800483c:	46bd      	mov	sp, r7
 800483e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004842:	bf00      	nop
 8004844:	40023800 	.word	0x40023800
 8004848:	00f42400 	.word	0x00f42400
 800484c:	017d7840 	.word	0x017d7840

08004850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004854:	4b03      	ldr	r3, [pc, #12]	@ (8004864 <HAL_RCC_GetHCLKFreq+0x14>)
 8004856:	681b      	ldr	r3, [r3, #0]
}
 8004858:	4618      	mov	r0, r3
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	20000018 	.word	0x20000018

08004868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800486c:	f7ff fff0 	bl	8004850 <HAL_RCC_GetHCLKFreq>
 8004870:	4602      	mov	r2, r0
 8004872:	4b05      	ldr	r3, [pc, #20]	@ (8004888 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	0a9b      	lsrs	r3, r3, #10
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	4903      	ldr	r1, [pc, #12]	@ (800488c <HAL_RCC_GetPCLK1Freq+0x24>)
 800487e:	5ccb      	ldrb	r3, [r1, r3]
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004884:	4618      	mov	r0, r3
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40023800 	.word	0x40023800
 800488c:	0800bb24 	.word	0x0800bb24

08004890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004894:	f7ff ffdc 	bl	8004850 <HAL_RCC_GetHCLKFreq>
 8004898:	4602      	mov	r2, r0
 800489a:	4b05      	ldr	r3, [pc, #20]	@ (80048b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	0b5b      	lsrs	r3, r3, #13
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	4903      	ldr	r1, [pc, #12]	@ (80048b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048a6:	5ccb      	ldrb	r3, [r1, r3]
 80048a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40023800 	.word	0x40023800
 80048b4:	0800bb24 	.word	0x0800bb24

080048b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e041      	b.n	800494e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fe f876 	bl	80029d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3304      	adds	r3, #4
 80048f4:	4619      	mov	r1, r3
 80048f6:	4610      	mov	r0, r2
 80048f8:	f000 fac0 	bl	8004e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b082      	sub	sp, #8
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e041      	b.n	80049ec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d106      	bne.n	8004982 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 f839 	bl	80049f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2202      	movs	r2, #2
 8004986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	3304      	adds	r3, #4
 8004992:	4619      	mov	r1, r3
 8004994:	4610      	mov	r0, r2
 8004996:	f000 fa71 	bl	8004e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d109      	bne.n	8004a2c <HAL_TIM_PWM_Start+0x24>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	e022      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d109      	bne.n	8004a46 <HAL_TIM_PWM_Start+0x3e>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	bf14      	ite	ne
 8004a3e:	2301      	movne	r3, #1
 8004a40:	2300      	moveq	r3, #0
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	e015      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d109      	bne.n	8004a60 <HAL_TIM_PWM_Start+0x58>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	e008      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	bf14      	ite	ne
 8004a6c:	2301      	movne	r3, #1
 8004a6e:	2300      	moveq	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e068      	b.n	8004b4c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d104      	bne.n	8004a8a <HAL_TIM_PWM_Start+0x82>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a88:	e013      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d104      	bne.n	8004a9a <HAL_TIM_PWM_Start+0x92>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a98:	e00b      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d104      	bne.n	8004aaa <HAL_TIM_PWM_Start+0xa2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa8:	e003      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2202      	movs	r2, #2
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	6839      	ldr	r1, [r7, #0]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fc8a 	bl	80053d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a23      	ldr	r2, [pc, #140]	@ (8004b54 <HAL_TIM_PWM_Start+0x14c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d107      	bne.n	8004ada <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ad8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a1d      	ldr	r2, [pc, #116]	@ (8004b54 <HAL_TIM_PWM_Start+0x14c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d018      	beq.n	8004b16 <HAL_TIM_PWM_Start+0x10e>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aec:	d013      	beq.n	8004b16 <HAL_TIM_PWM_Start+0x10e>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <HAL_TIM_PWM_Start+0x150>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d00e      	beq.n	8004b16 <HAL_TIM_PWM_Start+0x10e>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a17      	ldr	r2, [pc, #92]	@ (8004b5c <HAL_TIM_PWM_Start+0x154>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d009      	beq.n	8004b16 <HAL_TIM_PWM_Start+0x10e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a16      	ldr	r2, [pc, #88]	@ (8004b60 <HAL_TIM_PWM_Start+0x158>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d004      	beq.n	8004b16 <HAL_TIM_PWM_Start+0x10e>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a14      	ldr	r2, [pc, #80]	@ (8004b64 <HAL_TIM_PWM_Start+0x15c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d111      	bne.n	8004b3a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b06      	cmp	r3, #6
 8004b26:	d010      	beq.n	8004b4a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0201 	orr.w	r2, r2, #1
 8004b36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b38:	e007      	b.n	8004b4a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 0201 	orr.w	r2, r2, #1
 8004b48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40010000 	.word	0x40010000
 8004b58:	40000400 	.word	0x40000400
 8004b5c:	40000800 	.word	0x40000800
 8004b60:	40000c00 	.word	0x40000c00
 8004b64:	40014000 	.word	0x40014000

08004b68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e0ae      	b.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b0c      	cmp	r3, #12
 8004b92:	f200 809f 	bhi.w	8004cd4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b96:	a201      	add	r2, pc, #4	@ (adr r2, 8004b9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9c:	08004bd1 	.word	0x08004bd1
 8004ba0:	08004cd5 	.word	0x08004cd5
 8004ba4:	08004cd5 	.word	0x08004cd5
 8004ba8:	08004cd5 	.word	0x08004cd5
 8004bac:	08004c11 	.word	0x08004c11
 8004bb0:	08004cd5 	.word	0x08004cd5
 8004bb4:	08004cd5 	.word	0x08004cd5
 8004bb8:	08004cd5 	.word	0x08004cd5
 8004bbc:	08004c53 	.word	0x08004c53
 8004bc0:	08004cd5 	.word	0x08004cd5
 8004bc4:	08004cd5 	.word	0x08004cd5
 8004bc8:	08004cd5 	.word	0x08004cd5
 8004bcc:	08004c93 	.word	0x08004c93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68b9      	ldr	r1, [r7, #8]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f9d6 	bl	8004f88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699a      	ldr	r2, [r3, #24]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0208 	orr.w	r2, r2, #8
 8004bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	699a      	ldr	r2, [r3, #24]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0204 	bic.w	r2, r2, #4
 8004bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6999      	ldr	r1, [r3, #24]
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	619a      	str	r2, [r3, #24]
      break;
 8004c0e:	e064      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fa1c 	bl	8005054 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699a      	ldr	r2, [r3, #24]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6999      	ldr	r1, [r3, #24]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	619a      	str	r2, [r3, #24]
      break;
 8004c50:	e043      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 fa67 	bl	800512c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0208 	orr.w	r2, r2, #8
 8004c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	69da      	ldr	r2, [r3, #28]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0204 	bic.w	r2, r2, #4
 8004c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	69d9      	ldr	r1, [r3, #28]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	691a      	ldr	r2, [r3, #16]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	61da      	str	r2, [r3, #28]
      break;
 8004c90:	e023      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68b9      	ldr	r1, [r7, #8]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fab1 	bl	8005200 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69da      	ldr	r2, [r3, #28]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	69da      	ldr	r2, [r3, #28]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69d9      	ldr	r1, [r3, #28]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	021a      	lsls	r2, r3, #8
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	61da      	str	r2, [r3, #28]
      break;
 8004cd2:	e002      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004cd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_TIM_ConfigClockSource+0x1c>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e0b4      	b.n	8004e72 <HAL_TIM_ConfigClockSource+0x186>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d40:	d03e      	beq.n	8004dc0 <HAL_TIM_ConfigClockSource+0xd4>
 8004d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d46:	f200 8087 	bhi.w	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d4e:	f000 8086 	beq.w	8004e5e <HAL_TIM_ConfigClockSource+0x172>
 8004d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d56:	d87f      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d58:	2b70      	cmp	r3, #112	@ 0x70
 8004d5a:	d01a      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0xa6>
 8004d5c:	2b70      	cmp	r3, #112	@ 0x70
 8004d5e:	d87b      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d60:	2b60      	cmp	r3, #96	@ 0x60
 8004d62:	d050      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x11a>
 8004d64:	2b60      	cmp	r3, #96	@ 0x60
 8004d66:	d877      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d68:	2b50      	cmp	r3, #80	@ 0x50
 8004d6a:	d03c      	beq.n	8004de6 <HAL_TIM_ConfigClockSource+0xfa>
 8004d6c:	2b50      	cmp	r3, #80	@ 0x50
 8004d6e:	d873      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d70:	2b40      	cmp	r3, #64	@ 0x40
 8004d72:	d058      	beq.n	8004e26 <HAL_TIM_ConfigClockSource+0x13a>
 8004d74:	2b40      	cmp	r3, #64	@ 0x40
 8004d76:	d86f      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d78:	2b30      	cmp	r3, #48	@ 0x30
 8004d7a:	d064      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d7c:	2b30      	cmp	r3, #48	@ 0x30
 8004d7e:	d86b      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d060      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d867      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d05c      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d8c:	2b10      	cmp	r3, #16
 8004d8e:	d05a      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d90:	e062      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004da2:	f000 faf7 	bl	8005394 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004db4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	609a      	str	r2, [r3, #8]
      break;
 8004dbe:	e04f      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dd0:	f000 fae0 	bl	8005394 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004de2:	609a      	str	r2, [r3, #8]
      break;
 8004de4:	e03c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df2:	461a      	mov	r2, r3
 8004df4:	f000 fa54 	bl	80052a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2150      	movs	r1, #80	@ 0x50
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 faad 	bl	800535e <TIM_ITRx_SetConfig>
      break;
 8004e04:	e02c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e12:	461a      	mov	r2, r3
 8004e14:	f000 fa73 	bl	80052fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2160      	movs	r1, #96	@ 0x60
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 fa9d 	bl	800535e <TIM_ITRx_SetConfig>
      break;
 8004e24:	e01c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e32:	461a      	mov	r2, r3
 8004e34:	f000 fa34 	bl	80052a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2140      	movs	r1, #64	@ 0x40
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 fa8d 	bl	800535e <TIM_ITRx_SetConfig>
      break;
 8004e44:	e00c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4619      	mov	r1, r3
 8004e50:	4610      	mov	r0, r2
 8004e52:	f000 fa84 	bl	800535e <TIM_ITRx_SetConfig>
      break;
 8004e56:	e003      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e5c:	e000      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
	...

08004e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a37      	ldr	r2, [pc, #220]	@ (8004f6c <TIM_Base_SetConfig+0xf0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00f      	beq.n	8004eb4 <TIM_Base_SetConfig+0x38>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e9a:	d00b      	beq.n	8004eb4 <TIM_Base_SetConfig+0x38>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a34      	ldr	r2, [pc, #208]	@ (8004f70 <TIM_Base_SetConfig+0xf4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d007      	beq.n	8004eb4 <TIM_Base_SetConfig+0x38>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a33      	ldr	r2, [pc, #204]	@ (8004f74 <TIM_Base_SetConfig+0xf8>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d003      	beq.n	8004eb4 <TIM_Base_SetConfig+0x38>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a32      	ldr	r2, [pc, #200]	@ (8004f78 <TIM_Base_SetConfig+0xfc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d108      	bne.n	8004ec6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a28      	ldr	r2, [pc, #160]	@ (8004f6c <TIM_Base_SetConfig+0xf0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d01b      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ed4:	d017      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a25      	ldr	r2, [pc, #148]	@ (8004f70 <TIM_Base_SetConfig+0xf4>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d013      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a24      	ldr	r2, [pc, #144]	@ (8004f74 <TIM_Base_SetConfig+0xf8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d00f      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a23      	ldr	r2, [pc, #140]	@ (8004f78 <TIM_Base_SetConfig+0xfc>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00b      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a22      	ldr	r2, [pc, #136]	@ (8004f7c <TIM_Base_SetConfig+0x100>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d007      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a21      	ldr	r2, [pc, #132]	@ (8004f80 <TIM_Base_SetConfig+0x104>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d003      	beq.n	8004f06 <TIM_Base_SetConfig+0x8a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a20      	ldr	r2, [pc, #128]	@ (8004f84 <TIM_Base_SetConfig+0x108>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d108      	bne.n	8004f18 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a0c      	ldr	r2, [pc, #48]	@ (8004f6c <TIM_Base_SetConfig+0xf0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d103      	bne.n	8004f46 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f043 0204 	orr.w	r2, r3, #4
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	601a      	str	r2, [r3, #0]
}
 8004f5e:	bf00      	nop
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800
 8004f78:	40000c00 	.word	0x40000c00
 8004f7c:	40014000 	.word	0x40014000
 8004f80:	40014400 	.word	0x40014400
 8004f84:	40014800 	.word	0x40014800

08004f88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b087      	sub	sp, #28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	f023 0201 	bic.w	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 0303 	bic.w	r3, r3, #3
 8004fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f023 0302 	bic.w	r3, r3, #2
 8004fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1c      	ldr	r2, [pc, #112]	@ (8005050 <TIM_OC1_SetConfig+0xc8>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d10c      	bne.n	8004ffe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0308 	bic.w	r3, r3, #8
 8004fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f023 0304 	bic.w	r3, r3, #4
 8004ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a13      	ldr	r2, [pc, #76]	@ (8005050 <TIM_OC1_SetConfig+0xc8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d111      	bne.n	800502a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800500c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	621a      	str	r2, [r3, #32]
}
 8005044:	bf00      	nop
 8005046:	371c      	adds	r7, #28
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	40010000 	.word	0x40010000

08005054 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	f023 0210 	bic.w	r2, r3, #16
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800508a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	021b      	lsls	r3, r3, #8
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f023 0320 	bic.w	r3, r3, #32
 800509e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005128 <TIM_OC2_SetConfig+0xd4>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d10d      	bne.n	80050d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	011b      	lsls	r3, r3, #4
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a15      	ldr	r2, [pc, #84]	@ (8005128 <TIM_OC2_SetConfig+0xd4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d113      	bne.n	8005100 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	621a      	str	r2, [r3, #32]
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40010000 	.word	0x40010000

0800512c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800512c:	b480      	push	{r7}
 800512e:	b087      	sub	sp, #28
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	69db      	ldr	r3, [r3, #28]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0303 	bic.w	r3, r3, #3
 8005162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	697a      	ldr	r2, [r7, #20]
 800517e:	4313      	orrs	r3, r2
 8005180:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a1d      	ldr	r2, [pc, #116]	@ (80051fc <TIM_OC3_SetConfig+0xd0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d10d      	bne.n	80051a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005190:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	021b      	lsls	r3, r3, #8
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a14      	ldr	r2, [pc, #80]	@ (80051fc <TIM_OC3_SetConfig+0xd0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d113      	bne.n	80051d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	011b      	lsls	r3, r3, #4
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	621a      	str	r2, [r3, #32]
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	40010000 	.word	0x40010000

08005200 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a1b      	ldr	r3, [r3, #32]
 8005214:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800522e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	021b      	lsls	r3, r3, #8
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	4313      	orrs	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800524a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	031b      	lsls	r3, r3, #12
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	4313      	orrs	r3, r2
 8005256:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a10      	ldr	r2, [pc, #64]	@ (800529c <TIM_OC4_SetConfig+0x9c>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d109      	bne.n	8005274 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005266:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	019b      	lsls	r3, r3, #6
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685a      	ldr	r2, [r3, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	bf00      	nop
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40010000 	.word	0x40010000

080052a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b087      	sub	sp, #28
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f023 0201 	bic.w	r2, r3, #1
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f023 030a 	bic.w	r3, r3, #10
 80052dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	621a      	str	r2, [r3, #32]
}
 80052f2:	bf00      	nop
 80052f4:	371c      	adds	r7, #28
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052fe:	b480      	push	{r7}
 8005300:	b087      	sub	sp, #28
 8005302:	af00      	add	r7, sp, #0
 8005304:	60f8      	str	r0, [r7, #12]
 8005306:	60b9      	str	r1, [r7, #8]
 8005308:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f023 0210 	bic.w	r2, r3, #16
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005328:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	031b      	lsls	r3, r3, #12
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800533a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	621a      	str	r2, [r3, #32]
}
 8005352:	bf00      	nop
 8005354:	371c      	adds	r7, #28
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800535e:	b480      	push	{r7}
 8005360:	b085      	sub	sp, #20
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
 8005366:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005374:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4313      	orrs	r3, r2
 800537c:	f043 0307 	orr.w	r3, r3, #7
 8005380:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	609a      	str	r2, [r3, #8]
}
 8005388:	bf00      	nop
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005394:	b480      	push	{r7}
 8005396:	b087      	sub	sp, #28
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	021a      	lsls	r2, r3, #8
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	431a      	orrs	r2, r3
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	4313      	orrs	r3, r2
 80053c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	609a      	str	r2, [r3, #8]
}
 80053c8:	bf00      	nop
 80053ca:	371c      	adds	r7, #28
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f003 031f 	and.w	r3, r3, #31
 80053e6:	2201      	movs	r2, #1
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a1a      	ldr	r2, [r3, #32]
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	43db      	mvns	r3, r3
 80053f6:	401a      	ands	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6a1a      	ldr	r2, [r3, #32]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	f003 031f 	and.w	r3, r3, #31
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	fa01 f303 	lsl.w	r3, r1, r3
 800540c:	431a      	orrs	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	621a      	str	r2, [r3, #32]
}
 8005412:	bf00      	nop
 8005414:	371c      	adds	r7, #28
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
	...

08005420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005430:	2b01      	cmp	r3, #1
 8005432:	d101      	bne.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005434:	2302      	movs	r3, #2
 8005436:	e050      	b.n	80054da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800545e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1c      	ldr	r2, [pc, #112]	@ (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d018      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005484:	d013      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a18      	ldr	r2, [pc, #96]	@ (80054ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00e      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a16      	ldr	r2, [pc, #88]	@ (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a15      	ldr	r2, [pc, #84]	@ (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a13      	ldr	r2, [pc, #76]	@ (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d10c      	bne.n	80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40014000 	.word	0x40014000

080054fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e042      	b.n	8005594 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d106      	bne.n	8005528 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fd fd3a 	bl	8002f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2224      	movs	r2, #36	@ 0x24
 800552c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68da      	ldr	r2, [r3, #12]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800553e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 ff6f 	bl	8006424 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695a      	ldr	r2, [r3, #20]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005564:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005574:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3708      	adds	r7, #8
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b08a      	sub	sp, #40	@ 0x28
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	4613      	mov	r3, r2
 80055aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b20      	cmp	r3, #32
 80055ba:	d175      	bne.n	80056a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <HAL_UART_Transmit+0x2c>
 80055c2:	88fb      	ldrh	r3, [r7, #6]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e06e      	b.n	80056aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2221      	movs	r2, #33	@ 0x21
 80055d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055da:	f7fd fe33 	bl	8003244 <HAL_GetTick>
 80055de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	88fa      	ldrh	r2, [r7, #6]
 80055e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	88fa      	ldrh	r2, [r7, #6]
 80055ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f4:	d108      	bne.n	8005608 <HAL_UART_Transmit+0x6c>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d104      	bne.n	8005608 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	61bb      	str	r3, [r7, #24]
 8005606:	e003      	b.n	8005610 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800560c:	2300      	movs	r3, #0
 800560e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005610:	e02e      	b.n	8005670 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2200      	movs	r2, #0
 800561a:	2180      	movs	r1, #128	@ 0x80
 800561c:	68f8      	ldr	r0, [r7, #12]
 800561e:	f000 fc3f 	bl	8005ea0 <UART_WaitOnFlagUntilTimeout>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e03a      	b.n	80056aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10b      	bne.n	8005652 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005648:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	3302      	adds	r3, #2
 800564e:	61bb      	str	r3, [r7, #24]
 8005650:	e007      	b.n	8005662 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	781a      	ldrb	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	3301      	adds	r3, #1
 8005660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005666:	b29b      	uxth	r3, r3
 8005668:	3b01      	subs	r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005674:	b29b      	uxth	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1cb      	bne.n	8005612 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	2200      	movs	r2, #0
 8005682:	2140      	movs	r1, #64	@ 0x40
 8005684:	68f8      	ldr	r0, [r7, #12]
 8005686:	f000 fc0b 	bl	8005ea0 <UART_WaitOnFlagUntilTimeout>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e006      	b.n	80056aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	e000      	b.n	80056aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056a8:	2302      	movs	r3, #2
  }
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b084      	sub	sp, #16
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	4613      	mov	r3, r2
 80056be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d112      	bne.n	80056f2 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d002      	beq.n	80056d8 <HAL_UART_Receive_DMA+0x26>
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e00b      	b.n	80056f4 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80056e2:	88fb      	ldrh	r3, [r7, #6]
 80056e4:	461a      	mov	r2, r3
 80056e6:	68b9      	ldr	r1, [r7, #8]
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 fc33 	bl	8005f54 <UART_Start_Receive_DMA>
 80056ee:	4603      	mov	r3, r0
 80056f0:	e000      	b.n	80056f4 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80056f2:	2302      	movs	r3, #2
  }
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b0ba      	sub	sp, #232	@ 0xe8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005722:	2300      	movs	r3, #0
 8005724:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005728:	2300      	movs	r3, #0
 800572a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800572e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800573a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10f      	bne.n	8005762 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b00      	cmp	r3, #0
 800574c:	d009      	beq.n	8005762 <HAL_UART_IRQHandler+0x66>
 800574e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005752:	f003 0320 	and.w	r3, r3, #32
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 fda4 	bl	80062a8 <UART_Receive_IT>
      return;
 8005760:	e273      	b.n	8005c4a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005762:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 80de 	beq.w	8005928 <HAL_UART_IRQHandler+0x22c>
 800576c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d106      	bne.n	8005786 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800577c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 80d1 	beq.w	8005928 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00b      	beq.n	80057aa <HAL_UART_IRQHandler+0xae>
 8005792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579a:	2b00      	cmp	r3, #0
 800579c:	d005      	beq.n	80057aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a2:	f043 0201 	orr.w	r2, r3, #1
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00b      	beq.n	80057ce <HAL_UART_IRQHandler+0xd2>
 80057b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d005      	beq.n	80057ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c6:	f043 0202 	orr.w	r2, r3, #2
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00b      	beq.n	80057f2 <HAL_UART_IRQHandler+0xf6>
 80057da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d005      	beq.n	80057f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ea:	f043 0204 	orr.w	r2, r3, #4
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80057f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057f6:	f003 0308 	and.w	r3, r3, #8
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d011      	beq.n	8005822 <HAL_UART_IRQHandler+0x126>
 80057fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005802:	f003 0320 	and.w	r3, r3, #32
 8005806:	2b00      	cmp	r3, #0
 8005808:	d105      	bne.n	8005816 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800580a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581a:	f043 0208 	orr.w	r2, r3, #8
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 820a 	beq.w	8005c40 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800582c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005830:	f003 0320 	and.w	r3, r3, #32
 8005834:	2b00      	cmp	r3, #0
 8005836:	d008      	beq.n	800584a <HAL_UART_IRQHandler+0x14e>
 8005838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800583c:	f003 0320 	and.w	r3, r3, #32
 8005840:	2b00      	cmp	r3, #0
 8005842:	d002      	beq.n	800584a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 fd2f 	bl	80062a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	695b      	ldr	r3, [r3, #20]
 8005850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	bf0c      	ite	eq
 8005858:	2301      	moveq	r3, #1
 800585a:	2300      	movne	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005866:	f003 0308 	and.w	r3, r3, #8
 800586a:	2b00      	cmp	r3, #0
 800586c:	d103      	bne.n	8005876 <HAL_UART_IRQHandler+0x17a>
 800586e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005872:	2b00      	cmp	r3, #0
 8005874:	d04f      	beq.n	8005916 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fc3a 	bl	80060f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005886:	2b40      	cmp	r3, #64	@ 0x40
 8005888:	d141      	bne.n	800590e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3314      	adds	r3, #20
 8005890:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005894:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3314      	adds	r3, #20
 80058b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058c6:	e841 2300 	strex	r3, r2, [r1]
 80058ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1d9      	bne.n	800588a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d013      	beq.n	8005906 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e2:	4a8a      	ldr	r2, [pc, #552]	@ (8005b0c <HAL_UART_IRQHandler+0x410>)
 80058e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7fd ff62 	bl	80037b4 <HAL_DMA_Abort_IT>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d016      	beq.n	8005924 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005900:	4610      	mov	r0, r2
 8005902:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005904:	e00e      	b.n	8005924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f9b6 	bl	8005c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590c:	e00a      	b.n	8005924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f9b2 	bl	8005c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005914:	e006      	b.n	8005924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f9ae 	bl	8005c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005922:	e18d      	b.n	8005c40 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005924:	bf00      	nop
    return;
 8005926:	e18b      	b.n	8005c40 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800592c:	2b01      	cmp	r3, #1
 800592e:	f040 8167 	bne.w	8005c00 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005936:	f003 0310 	and.w	r3, r3, #16
 800593a:	2b00      	cmp	r3, #0
 800593c:	f000 8160 	beq.w	8005c00 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005944:	f003 0310 	and.w	r3, r3, #16
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8159 	beq.w	8005c00 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800594e:	2300      	movs	r3, #0
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	60bb      	str	r3, [r7, #8]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596e:	2b40      	cmp	r3, #64	@ 0x40
 8005970:	f040 80ce 	bne.w	8005b10 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005980:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 80a9 	beq.w	8005adc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800598e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005992:	429a      	cmp	r2, r3
 8005994:	f080 80a2 	bcs.w	8005adc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800599e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059aa:	f000 8088 	beq.w	8005abe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80059da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80059de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80059e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80059f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1d9      	bne.n	80059ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3314      	adds	r3, #20
 8005a00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3314      	adds	r3, #20
 8005a1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1e1      	bne.n	80059fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	3314      	adds	r3, #20
 8005a3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a40:	e853 3f00 	ldrex	r3, [r3]
 8005a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3314      	adds	r3, #20
 8005a56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a62:	e841 2300 	strex	r3, r2, [r1]
 8005a66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1e3      	bne.n	8005a36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	330c      	adds	r3, #12
 8005a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a86:	e853 3f00 	ldrex	r3, [r3]
 8005a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a8e:	f023 0310 	bic.w	r3, r3, #16
 8005a92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005aa0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005aa2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005aa6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005aae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e3      	bne.n	8005a7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7fd fe0b 	bl	80036d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f8d9 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ada:	e0b3      	b.n	8005c44 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ae0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	f040 80ad 	bne.w	8005c44 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af4:	f040 80a6 	bne.w	8005c44 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b02:	4619      	mov	r1, r3
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f8c1 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
      return;
 8005b0a:	e09b      	b.n	8005c44 <HAL_UART_IRQHandler+0x548>
 8005b0c:	080061b7 	.word	0x080061b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 808e 	beq.w	8005c48 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8089 	beq.w	8005c48 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	330c      	adds	r3, #12
 8005b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	330c      	adds	r3, #12
 8005b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005b5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e3      	bne.n	8005b36 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3314      	adds	r3, #20
 8005b74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	f023 0301 	bic.w	r3, r3, #1
 8005b84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3314      	adds	r3, #20
 8005b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005b92:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e3      	bne.n	8005b6e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	330c      	adds	r3, #12
 8005bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0310 	bic.w	r3, r3, #16
 8005bca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005bd8:	61fa      	str	r2, [r7, #28]
 8005bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	69b9      	ldr	r1, [r7, #24]
 8005bde:	69fa      	ldr	r2, [r7, #28]
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	617b      	str	r3, [r7, #20]
   return(result);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e3      	bne.n	8005bb4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2202      	movs	r2, #2
 8005bf0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f000 f847 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005bfe:	e023      	b.n	8005c48 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d009      	beq.n	8005c20 <HAL_UART_IRQHandler+0x524>
 8005c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d003      	beq.n	8005c20 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fadd 	bl	80061d8 <UART_Transmit_IT>
    return;
 8005c1e:	e014      	b.n	8005c4a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00e      	beq.n	8005c4a <HAL_UART_IRQHandler+0x54e>
 8005c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d008      	beq.n	8005c4a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 fb1d 	bl	8006278 <UART_EndTransmit_IT>
    return;
 8005c3e:	e004      	b.n	8005c4a <HAL_UART_IRQHandler+0x54e>
    return;
 8005c40:	bf00      	nop
 8005c42:	e002      	b.n	8005c4a <HAL_UART_IRQHandler+0x54e>
      return;
 8005c44:	bf00      	nop
 8005c46:	e000      	b.n	8005c4a <HAL_UART_IRQHandler+0x54e>
      return;
 8005c48:	bf00      	nop
  }
}
 8005c4a:	37e8      	adds	r7, #232	@ 0xe8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	460b      	mov	r3, r1
 8005c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b09c      	sub	sp, #112	@ 0x70
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d172      	bne.n	8005da6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005cc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	330c      	adds	r3, #12
 8005ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd0:	e853 3f00 	ldrex	r3, [r3]
 8005cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	330c      	adds	r3, #12
 8005ce4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005ce6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ce8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005cec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e5      	bne.n	8005cc6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3314      	adds	r3, #20
 8005d00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3314      	adds	r3, #20
 8005d18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005d1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e5      	bne.n	8005cfa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3314      	adds	r3, #20
 8005d34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d44:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3314      	adds	r3, #20
 8005d4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e5      	bne.n	8005d2e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d64:	2220      	movs	r2, #32
 8005d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d119      	bne.n	8005da6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	330c      	adds	r3, #12
 8005d78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f023 0310 	bic.w	r3, r3, #16
 8005d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	330c      	adds	r3, #12
 8005d90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005d92:	61fa      	str	r2, [r7, #28]
 8005d94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	69b9      	ldr	r1, [r7, #24]
 8005d98:	69fa      	ldr	r2, [r7, #28]
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	617b      	str	r3, [r7, #20]
   return(result);
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e5      	bne.n	8005d72 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005da8:	2200      	movs	r2, #0
 8005daa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d106      	bne.n	8005dc2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005db4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005db6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005db8:	4619      	mov	r1, r3
 8005dba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005dbc:	f7ff ff66 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dc0:	e002      	b.n	8005dc8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005dc2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005dc4:	f7ff ff44 	bl	8005c50 <HAL_UART_RxCpltCallback>
}
 8005dc8:	bf00      	nop
 8005dca:	3770      	adds	r7, #112	@ 0x70
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ddc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2201      	movs	r2, #1
 8005de2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d108      	bne.n	8005dfe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005df0:	085b      	lsrs	r3, r3, #1
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	4619      	mov	r1, r3
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f7ff ff48 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dfc:	e002      	b.n	8005e04 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f7ff ff30 	bl	8005c64 <HAL_UART_RxHalfCpltCallback>
}
 8005e04:	bf00      	nop
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	695b      	ldr	r3, [r3, #20]
 8005e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e28:	2b80      	cmp	r3, #128	@ 0x80
 8005e2a:	bf0c      	ite	eq
 8005e2c:	2301      	moveq	r3, #1
 8005e2e:	2300      	movne	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b21      	cmp	r3, #33	@ 0x21
 8005e3e:	d108      	bne.n	8005e52 <UART_DMAError+0x46>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005e4c:	68b8      	ldr	r0, [r7, #8]
 8005e4e:	f000 f927 	bl	80060a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5c:	2b40      	cmp	r3, #64	@ 0x40
 8005e5e:	bf0c      	ite	eq
 8005e60:	2301      	moveq	r3, #1
 8005e62:	2300      	movne	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	2b22      	cmp	r3, #34	@ 0x22
 8005e72:	d108      	bne.n	8005e86 <UART_DMAError+0x7a>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d005      	beq.n	8005e86 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005e80:	68b8      	ldr	r0, [r7, #8]
 8005e82:	f000 f935 	bl	80060f0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8a:	f043 0210 	orr.w	r2, r3, #16
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e92:	68b8      	ldr	r0, [r7, #8]
 8005e94:	f7ff fef0 	bl	8005c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e98:	bf00      	nop
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	4613      	mov	r3, r2
 8005eae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb0:	e03b      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb8:	d037      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eba:	f7fd f9c3 	bl	8003244 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d302      	bcc.n	8005ed0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e03a      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f003 0304 	and.w	r3, r3, #4
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d023      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	2b80      	cmp	r3, #128	@ 0x80
 8005ee6:	d020      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	2b40      	cmp	r3, #64	@ 0x40
 8005eec:	d01d      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	2b08      	cmp	r3, #8
 8005efa:	d116      	bne.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	617b      	str	r3, [r7, #20]
 8005f10:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 f8ec 	bl	80060f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2208      	movs	r2, #8
 8005f1c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e00f      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	4013      	ands	r3, r2
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	bf0c      	ite	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	79fb      	ldrb	r3, [r7, #7]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d0b4      	beq.n	8005eb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b098      	sub	sp, #96	@ 0x60
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	88fa      	ldrh	r2, [r7, #6]
 8005f6c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2222      	movs	r2, #34	@ 0x22
 8005f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f80:	4a44      	ldr	r2, [pc, #272]	@ (8006094 <UART_Start_Receive_DMA+0x140>)
 8005f82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f88:	4a43      	ldr	r2, [pc, #268]	@ (8006098 <UART_Start_Receive_DMA+0x144>)
 8005f8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f90:	4a42      	ldr	r2, [pc, #264]	@ (800609c <UART_Start_Receive_DMA+0x148>)
 8005f92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f98:	2200      	movs	r2, #0
 8005f9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005f9c:	f107 0308 	add.w	r3, r7, #8
 8005fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	3304      	adds	r3, #4
 8005fac:	4619      	mov	r1, r3
 8005fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	f7fd fb36 	bl	8003624 <HAL_DMA_Start_IT>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2210      	movs	r2, #16
 8005fc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e05d      	b.n	800608c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	613b      	str	r3, [r7, #16]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	613b      	str	r3, [r7, #16]
 8005fe4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d019      	beq.n	8006022 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	330c      	adds	r3, #12
 8005ff4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006004:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	330c      	adds	r3, #12
 800600c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800600e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006010:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006012:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006014:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006016:	e841 2300 	strex	r3, r2, [r1]
 800601a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800601c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1e5      	bne.n	8005fee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3314      	adds	r3, #20
 8006028:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006034:	f043 0301 	orr.w	r3, r3, #1
 8006038:	657b      	str	r3, [r7, #84]	@ 0x54
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3314      	adds	r3, #20
 8006040:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006042:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006044:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006046:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006048:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1e5      	bne.n	8006022 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3314      	adds	r3, #20
 800605c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	617b      	str	r3, [r7, #20]
   return(result);
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800606c:	653b      	str	r3, [r7, #80]	@ 0x50
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3314      	adds	r3, #20
 8006074:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006076:	627a      	str	r2, [r7, #36]	@ 0x24
 8006078:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607a:	6a39      	ldr	r1, [r7, #32]
 800607c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	61fb      	str	r3, [r7, #28]
   return(result);
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1e5      	bne.n	8006056 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	3760      	adds	r7, #96	@ 0x60
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	08005ca5 	.word	0x08005ca5
 8006098:	08005dd1 	.word	0x08005dd1
 800609c:	08005e0d 	.word	0x08005e0d

080060a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b089      	sub	sp, #36	@ 0x24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	330c      	adds	r3, #12
 80060ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80060be:	61fb      	str	r3, [r7, #28]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	330c      	adds	r3, #12
 80060c6:	69fa      	ldr	r2, [r7, #28]
 80060c8:	61ba      	str	r2, [r7, #24]
 80060ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	6979      	ldr	r1, [r7, #20]
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	613b      	str	r3, [r7, #16]
   return(result);
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e5      	bne.n	80060a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80060e4:	bf00      	nop
 80060e6:	3724      	adds	r7, #36	@ 0x24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b095      	sub	sp, #84	@ 0x54
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	330c      	adds	r3, #12
 80060fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006102:	e853 3f00 	ldrex	r3, [r3]
 8006106:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800610e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	330c      	adds	r3, #12
 8006116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006118:	643a      	str	r2, [r7, #64]	@ 0x40
 800611a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800611e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006120:	e841 2300 	strex	r3, r2, [r1]
 8006124:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1e5      	bne.n	80060f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	3314      	adds	r3, #20
 8006132:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	6a3b      	ldr	r3, [r7, #32]
 8006136:	e853 3f00 	ldrex	r3, [r3]
 800613a:	61fb      	str	r3, [r7, #28]
   return(result);
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	f023 0301 	bic.w	r3, r3, #1
 8006142:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3314      	adds	r3, #20
 800614a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800614c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006150:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006154:	e841 2300 	strex	r3, r2, [r1]
 8006158:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1e5      	bne.n	800612c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006164:	2b01      	cmp	r3, #1
 8006166:	d119      	bne.n	800619c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	330c      	adds	r3, #12
 800616e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	e853 3f00 	ldrex	r3, [r3]
 8006176:	60bb      	str	r3, [r7, #8]
   return(result);
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f023 0310 	bic.w	r3, r3, #16
 800617e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	330c      	adds	r3, #12
 8006186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006188:	61ba      	str	r2, [r7, #24]
 800618a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618c:	6979      	ldr	r1, [r7, #20]
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	e841 2300 	strex	r3, r2, [r1]
 8006194:	613b      	str	r3, [r7, #16]
   return(result);
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e5      	bne.n	8006168 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2220      	movs	r2, #32
 80061a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80061aa:	bf00      	nop
 80061ac:	3754      	adds	r7, #84	@ 0x54
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b084      	sub	sp, #16
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f7ff fd54 	bl	8005c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061d0:	bf00      	nop
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b21      	cmp	r3, #33	@ 0x21
 80061ea:	d13e      	bne.n	800626a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061f4:	d114      	bne.n	8006220 <UART_Transmit_IT+0x48>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d110      	bne.n	8006220 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	461a      	mov	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006212:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	1c9a      	adds	r2, r3, #2
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	621a      	str	r2, [r3, #32]
 800621e:	e008      	b.n	8006232 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	1c59      	adds	r1, r3, #1
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6211      	str	r1, [r2, #32]
 800622a:	781a      	ldrb	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b01      	subs	r3, #1
 800623a:	b29b      	uxth	r3, r3
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	4619      	mov	r1, r3
 8006240:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10f      	bne.n	8006266 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68da      	ldr	r2, [r3, #12]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006254:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006264:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006266:	2300      	movs	r3, #0
 8006268:	e000      	b.n	800626c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800626a:	2302      	movs	r3, #2
  }
}
 800626c:	4618      	mov	r0, r3
 800626e:	3714      	adds	r7, #20
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800628e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7fb ffe1 	bl	8002260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08c      	sub	sp, #48	@ 0x30
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80062b0:	2300      	movs	r3, #0
 80062b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80062b4:	2300      	movs	r3, #0
 80062b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b22      	cmp	r3, #34	@ 0x22
 80062c2:	f040 80aa 	bne.w	800641a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ce:	d115      	bne.n	80062fc <UART_Receive_IT+0x54>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d111      	bne.n	80062fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f4:	1c9a      	adds	r2, r3, #2
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80062fa:	e024      	b.n	8006346 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006300:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800630a:	d007      	beq.n	800631c <UART_Receive_IT+0x74>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10a      	bne.n	800632a <UART_Receive_IT+0x82>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d106      	bne.n	800632a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	b2da      	uxtb	r2, r3
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	701a      	strb	r2, [r3, #0]
 8006328:	e008      	b.n	800633c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	b2db      	uxtb	r3, r3
 8006332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006336:	b2da      	uxtb	r2, r3
 8006338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800634a:	b29b      	uxth	r3, r3
 800634c:	3b01      	subs	r3, #1
 800634e:	b29b      	uxth	r3, r3
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	4619      	mov	r1, r3
 8006354:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006356:	2b00      	cmp	r3, #0
 8006358:	d15d      	bne.n	8006416 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68da      	ldr	r2, [r3, #12]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f022 0220 	bic.w	r2, r2, #32
 8006368:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68da      	ldr	r2, [r3, #12]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006378:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	695a      	ldr	r2, [r3, #20]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0201 	bic.w	r2, r2, #1
 8006388:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2220      	movs	r2, #32
 800638e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800639c:	2b01      	cmp	r3, #1
 800639e:	d135      	bne.n	800640c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	330c      	adds	r3, #12
 80063ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	e853 3f00 	ldrex	r3, [r3]
 80063b4:	613b      	str	r3, [r7, #16]
   return(result);
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	f023 0310 	bic.w	r3, r3, #16
 80063bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	330c      	adds	r3, #12
 80063c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063c6:	623a      	str	r2, [r7, #32]
 80063c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ca:	69f9      	ldr	r1, [r7, #28]
 80063cc:	6a3a      	ldr	r2, [r7, #32]
 80063ce:	e841 2300 	strex	r3, r2, [r1]
 80063d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1e5      	bne.n	80063a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b10      	cmp	r3, #16
 80063e6:	d10a      	bne.n	80063fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063e8:	2300      	movs	r3, #0
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	60fb      	str	r3, [r7, #12]
 80063fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006402:	4619      	mov	r1, r3
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fc41 	bl	8005c8c <HAL_UARTEx_RxEventCallback>
 800640a:	e002      	b.n	8006412 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f7ff fc1f 	bl	8005c50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006412:	2300      	movs	r3, #0
 8006414:	e002      	b.n	800641c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006416:	2300      	movs	r3, #0
 8006418:	e000      	b.n	800641c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800641a:	2302      	movs	r3, #2
  }
}
 800641c:	4618      	mov	r0, r3
 800641e:	3730      	adds	r7, #48	@ 0x30
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006428:	b0c0      	sub	sp, #256	@ 0x100
 800642a:	af00      	add	r7, sp, #0
 800642c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800643c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006440:	68d9      	ldr	r1, [r3, #12]
 8006442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	ea40 0301 	orr.w	r3, r0, r1
 800644c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	431a      	orrs	r2, r3
 800645c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	431a      	orrs	r2, r3
 8006464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800647c:	f021 010c 	bic.w	r1, r1, #12
 8006480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800648a:	430b      	orrs	r3, r1
 800648c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800648e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800649a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649e:	6999      	ldr	r1, [r3, #24]
 80064a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	ea40 0301 	orr.w	r3, r0, r1
 80064aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	4b8f      	ldr	r3, [pc, #572]	@ (80066f0 <UART_SetConfig+0x2cc>)
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d005      	beq.n	80064c4 <UART_SetConfig+0xa0>
 80064b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b8d      	ldr	r3, [pc, #564]	@ (80066f4 <UART_SetConfig+0x2d0>)
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d104      	bne.n	80064ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064c4:	f7fe f9e4 	bl	8004890 <HAL_RCC_GetPCLK2Freq>
 80064c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064cc:	e003      	b.n	80064d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064ce:	f7fe f9cb 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 80064d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064da:	69db      	ldr	r3, [r3, #28]
 80064dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064e0:	f040 810c 	bne.w	80066fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064e8:	2200      	movs	r2, #0
 80064ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80064ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80064f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80064f6:	4622      	mov	r2, r4
 80064f8:	462b      	mov	r3, r5
 80064fa:	1891      	adds	r1, r2, r2
 80064fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80064fe:	415b      	adcs	r3, r3
 8006500:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006502:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006506:	4621      	mov	r1, r4
 8006508:	eb12 0801 	adds.w	r8, r2, r1
 800650c:	4629      	mov	r1, r5
 800650e:	eb43 0901 	adc.w	r9, r3, r1
 8006512:	f04f 0200 	mov.w	r2, #0
 8006516:	f04f 0300 	mov.w	r3, #0
 800651a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800651e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006522:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006526:	4690      	mov	r8, r2
 8006528:	4699      	mov	r9, r3
 800652a:	4623      	mov	r3, r4
 800652c:	eb18 0303 	adds.w	r3, r8, r3
 8006530:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006534:	462b      	mov	r3, r5
 8006536:	eb49 0303 	adc.w	r3, r9, r3
 800653a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800653e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800654a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800654e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006552:	460b      	mov	r3, r1
 8006554:	18db      	adds	r3, r3, r3
 8006556:	653b      	str	r3, [r7, #80]	@ 0x50
 8006558:	4613      	mov	r3, r2
 800655a:	eb42 0303 	adc.w	r3, r2, r3
 800655e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006560:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006564:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006568:	f7fa fba6 	bl	8000cb8 <__aeabi_uldivmod>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4b61      	ldr	r3, [pc, #388]	@ (80066f8 <UART_SetConfig+0x2d4>)
 8006572:	fba3 2302 	umull	r2, r3, r3, r2
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	011c      	lsls	r4, r3, #4
 800657a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800657e:	2200      	movs	r2, #0
 8006580:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006584:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006588:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800658c:	4642      	mov	r2, r8
 800658e:	464b      	mov	r3, r9
 8006590:	1891      	adds	r1, r2, r2
 8006592:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006594:	415b      	adcs	r3, r3
 8006596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006598:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800659c:	4641      	mov	r1, r8
 800659e:	eb12 0a01 	adds.w	sl, r2, r1
 80065a2:	4649      	mov	r1, r9
 80065a4:	eb43 0b01 	adc.w	fp, r3, r1
 80065a8:	f04f 0200 	mov.w	r2, #0
 80065ac:	f04f 0300 	mov.w	r3, #0
 80065b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80065b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80065b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065bc:	4692      	mov	sl, r2
 80065be:	469b      	mov	fp, r3
 80065c0:	4643      	mov	r3, r8
 80065c2:	eb1a 0303 	adds.w	r3, sl, r3
 80065c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065ca:	464b      	mov	r3, r9
 80065cc:	eb4b 0303 	adc.w	r3, fp, r3
 80065d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80065e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80065e8:	460b      	mov	r3, r1
 80065ea:	18db      	adds	r3, r3, r3
 80065ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80065ee:	4613      	mov	r3, r2
 80065f0:	eb42 0303 	adc.w	r3, r2, r3
 80065f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80065f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80065fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80065fe:	f7fa fb5b 	bl	8000cb8 <__aeabi_uldivmod>
 8006602:	4602      	mov	r2, r0
 8006604:	460b      	mov	r3, r1
 8006606:	4611      	mov	r1, r2
 8006608:	4b3b      	ldr	r3, [pc, #236]	@ (80066f8 <UART_SetConfig+0x2d4>)
 800660a:	fba3 2301 	umull	r2, r3, r3, r1
 800660e:	095b      	lsrs	r3, r3, #5
 8006610:	2264      	movs	r2, #100	@ 0x64
 8006612:	fb02 f303 	mul.w	r3, r2, r3
 8006616:	1acb      	subs	r3, r1, r3
 8006618:	00db      	lsls	r3, r3, #3
 800661a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800661e:	4b36      	ldr	r3, [pc, #216]	@ (80066f8 <UART_SetConfig+0x2d4>)
 8006620:	fba3 2302 	umull	r2, r3, r3, r2
 8006624:	095b      	lsrs	r3, r3, #5
 8006626:	005b      	lsls	r3, r3, #1
 8006628:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800662c:	441c      	add	r4, r3
 800662e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006632:	2200      	movs	r2, #0
 8006634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006638:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800663c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006640:	4642      	mov	r2, r8
 8006642:	464b      	mov	r3, r9
 8006644:	1891      	adds	r1, r2, r2
 8006646:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006648:	415b      	adcs	r3, r3
 800664a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800664c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006650:	4641      	mov	r1, r8
 8006652:	1851      	adds	r1, r2, r1
 8006654:	6339      	str	r1, [r7, #48]	@ 0x30
 8006656:	4649      	mov	r1, r9
 8006658:	414b      	adcs	r3, r1
 800665a:	637b      	str	r3, [r7, #52]	@ 0x34
 800665c:	f04f 0200 	mov.w	r2, #0
 8006660:	f04f 0300 	mov.w	r3, #0
 8006664:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006668:	4659      	mov	r1, fp
 800666a:	00cb      	lsls	r3, r1, #3
 800666c:	4651      	mov	r1, sl
 800666e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006672:	4651      	mov	r1, sl
 8006674:	00ca      	lsls	r2, r1, #3
 8006676:	4610      	mov	r0, r2
 8006678:	4619      	mov	r1, r3
 800667a:	4603      	mov	r3, r0
 800667c:	4642      	mov	r2, r8
 800667e:	189b      	adds	r3, r3, r2
 8006680:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006684:	464b      	mov	r3, r9
 8006686:	460a      	mov	r2, r1
 8006688:	eb42 0303 	adc.w	r3, r2, r3
 800668c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800669c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80066a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066a4:	460b      	mov	r3, r1
 80066a6:	18db      	adds	r3, r3, r3
 80066a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066aa:	4613      	mov	r3, r2
 80066ac:	eb42 0303 	adc.w	r3, r2, r3
 80066b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80066ba:	f7fa fafd 	bl	8000cb8 <__aeabi_uldivmod>
 80066be:	4602      	mov	r2, r0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4b0d      	ldr	r3, [pc, #52]	@ (80066f8 <UART_SetConfig+0x2d4>)
 80066c4:	fba3 1302 	umull	r1, r3, r3, r2
 80066c8:	095b      	lsrs	r3, r3, #5
 80066ca:	2164      	movs	r1, #100	@ 0x64
 80066cc:	fb01 f303 	mul.w	r3, r1, r3
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	3332      	adds	r3, #50	@ 0x32
 80066d6:	4a08      	ldr	r2, [pc, #32]	@ (80066f8 <UART_SetConfig+0x2d4>)
 80066d8:	fba2 2303 	umull	r2, r3, r2, r3
 80066dc:	095b      	lsrs	r3, r3, #5
 80066de:	f003 0207 	and.w	r2, r3, #7
 80066e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4422      	add	r2, r4
 80066ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80066ec:	e106      	b.n	80068fc <UART_SetConfig+0x4d8>
 80066ee:	bf00      	nop
 80066f0:	40011000 	.word	0x40011000
 80066f4:	40011400 	.word	0x40011400
 80066f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006700:	2200      	movs	r2, #0
 8006702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006706:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800670a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800670e:	4642      	mov	r2, r8
 8006710:	464b      	mov	r3, r9
 8006712:	1891      	adds	r1, r2, r2
 8006714:	6239      	str	r1, [r7, #32]
 8006716:	415b      	adcs	r3, r3
 8006718:	627b      	str	r3, [r7, #36]	@ 0x24
 800671a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800671e:	4641      	mov	r1, r8
 8006720:	1854      	adds	r4, r2, r1
 8006722:	4649      	mov	r1, r9
 8006724:	eb43 0501 	adc.w	r5, r3, r1
 8006728:	f04f 0200 	mov.w	r2, #0
 800672c:	f04f 0300 	mov.w	r3, #0
 8006730:	00eb      	lsls	r3, r5, #3
 8006732:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006736:	00e2      	lsls	r2, r4, #3
 8006738:	4614      	mov	r4, r2
 800673a:	461d      	mov	r5, r3
 800673c:	4643      	mov	r3, r8
 800673e:	18e3      	adds	r3, r4, r3
 8006740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006744:	464b      	mov	r3, r9
 8006746:	eb45 0303 	adc.w	r3, r5, r3
 800674a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800674e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800675a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800675e:	f04f 0200 	mov.w	r2, #0
 8006762:	f04f 0300 	mov.w	r3, #0
 8006766:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800676a:	4629      	mov	r1, r5
 800676c:	008b      	lsls	r3, r1, #2
 800676e:	4621      	mov	r1, r4
 8006770:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006774:	4621      	mov	r1, r4
 8006776:	008a      	lsls	r2, r1, #2
 8006778:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800677c:	f7fa fa9c 	bl	8000cb8 <__aeabi_uldivmod>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4b60      	ldr	r3, [pc, #384]	@ (8006908 <UART_SetConfig+0x4e4>)
 8006786:	fba3 2302 	umull	r2, r3, r3, r2
 800678a:	095b      	lsrs	r3, r3, #5
 800678c:	011c      	lsls	r4, r3, #4
 800678e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006792:	2200      	movs	r2, #0
 8006794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006798:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800679c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067a0:	4642      	mov	r2, r8
 80067a2:	464b      	mov	r3, r9
 80067a4:	1891      	adds	r1, r2, r2
 80067a6:	61b9      	str	r1, [r7, #24]
 80067a8:	415b      	adcs	r3, r3
 80067aa:	61fb      	str	r3, [r7, #28]
 80067ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067b0:	4641      	mov	r1, r8
 80067b2:	1851      	adds	r1, r2, r1
 80067b4:	6139      	str	r1, [r7, #16]
 80067b6:	4649      	mov	r1, r9
 80067b8:	414b      	adcs	r3, r1
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	f04f 0200 	mov.w	r2, #0
 80067c0:	f04f 0300 	mov.w	r3, #0
 80067c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067c8:	4659      	mov	r1, fp
 80067ca:	00cb      	lsls	r3, r1, #3
 80067cc:	4651      	mov	r1, sl
 80067ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067d2:	4651      	mov	r1, sl
 80067d4:	00ca      	lsls	r2, r1, #3
 80067d6:	4610      	mov	r0, r2
 80067d8:	4619      	mov	r1, r3
 80067da:	4603      	mov	r3, r0
 80067dc:	4642      	mov	r2, r8
 80067de:	189b      	adds	r3, r3, r2
 80067e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067e4:	464b      	mov	r3, r9
 80067e6:	460a      	mov	r2, r1
 80067e8:	eb42 0303 	adc.w	r3, r2, r3
 80067ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80067fc:	f04f 0200 	mov.w	r2, #0
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006808:	4649      	mov	r1, r9
 800680a:	008b      	lsls	r3, r1, #2
 800680c:	4641      	mov	r1, r8
 800680e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006812:	4641      	mov	r1, r8
 8006814:	008a      	lsls	r2, r1, #2
 8006816:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800681a:	f7fa fa4d 	bl	8000cb8 <__aeabi_uldivmod>
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	4611      	mov	r1, r2
 8006824:	4b38      	ldr	r3, [pc, #224]	@ (8006908 <UART_SetConfig+0x4e4>)
 8006826:	fba3 2301 	umull	r2, r3, r3, r1
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	2264      	movs	r2, #100	@ 0x64
 800682e:	fb02 f303 	mul.w	r3, r2, r3
 8006832:	1acb      	subs	r3, r1, r3
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	3332      	adds	r3, #50	@ 0x32
 8006838:	4a33      	ldr	r2, [pc, #204]	@ (8006908 <UART_SetConfig+0x4e4>)
 800683a:	fba2 2303 	umull	r2, r3, r2, r3
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006844:	441c      	add	r4, r3
 8006846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800684a:	2200      	movs	r2, #0
 800684c:	673b      	str	r3, [r7, #112]	@ 0x70
 800684e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006850:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006854:	4642      	mov	r2, r8
 8006856:	464b      	mov	r3, r9
 8006858:	1891      	adds	r1, r2, r2
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	415b      	adcs	r3, r3
 800685e:	60fb      	str	r3, [r7, #12]
 8006860:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006864:	4641      	mov	r1, r8
 8006866:	1851      	adds	r1, r2, r1
 8006868:	6039      	str	r1, [r7, #0]
 800686a:	4649      	mov	r1, r9
 800686c:	414b      	adcs	r3, r1
 800686e:	607b      	str	r3, [r7, #4]
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800687c:	4659      	mov	r1, fp
 800687e:	00cb      	lsls	r3, r1, #3
 8006880:	4651      	mov	r1, sl
 8006882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006886:	4651      	mov	r1, sl
 8006888:	00ca      	lsls	r2, r1, #3
 800688a:	4610      	mov	r0, r2
 800688c:	4619      	mov	r1, r3
 800688e:	4603      	mov	r3, r0
 8006890:	4642      	mov	r2, r8
 8006892:	189b      	adds	r3, r3, r2
 8006894:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006896:	464b      	mov	r3, r9
 8006898:	460a      	mov	r2, r1
 800689a:	eb42 0303 	adc.w	r3, r2, r3
 800689e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80068aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80068b8:	4649      	mov	r1, r9
 80068ba:	008b      	lsls	r3, r1, #2
 80068bc:	4641      	mov	r1, r8
 80068be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068c2:	4641      	mov	r1, r8
 80068c4:	008a      	lsls	r2, r1, #2
 80068c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068ca:	f7fa f9f5 	bl	8000cb8 <__aeabi_uldivmod>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006908 <UART_SetConfig+0x4e4>)
 80068d4:	fba3 1302 	umull	r1, r3, r3, r2
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	2164      	movs	r1, #100	@ 0x64
 80068dc:	fb01 f303 	mul.w	r3, r1, r3
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	3332      	adds	r3, #50	@ 0x32
 80068e6:	4a08      	ldr	r2, [pc, #32]	@ (8006908 <UART_SetConfig+0x4e4>)
 80068e8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	f003 020f 	and.w	r2, r3, #15
 80068f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4422      	add	r2, r4
 80068fa:	609a      	str	r2, [r3, #8]
}
 80068fc:	bf00      	nop
 80068fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006902:	46bd      	mov	sp, r7
 8006904:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006908:	51eb851f 	.word	0x51eb851f

0800690c <__cvt>:
 800690c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	ec57 6b10 	vmov	r6, r7, d0
 8006914:	2f00      	cmp	r7, #0
 8006916:	460c      	mov	r4, r1
 8006918:	4619      	mov	r1, r3
 800691a:	463b      	mov	r3, r7
 800691c:	bfbb      	ittet	lt
 800691e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006922:	461f      	movlt	r7, r3
 8006924:	2300      	movge	r3, #0
 8006926:	232d      	movlt	r3, #45	@ 0x2d
 8006928:	700b      	strb	r3, [r1, #0]
 800692a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800692c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006930:	4691      	mov	r9, r2
 8006932:	f023 0820 	bic.w	r8, r3, #32
 8006936:	bfbc      	itt	lt
 8006938:	4632      	movlt	r2, r6
 800693a:	4616      	movlt	r6, r2
 800693c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006940:	d005      	beq.n	800694e <__cvt+0x42>
 8006942:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006946:	d100      	bne.n	800694a <__cvt+0x3e>
 8006948:	3401      	adds	r4, #1
 800694a:	2102      	movs	r1, #2
 800694c:	e000      	b.n	8006950 <__cvt+0x44>
 800694e:	2103      	movs	r1, #3
 8006950:	ab03      	add	r3, sp, #12
 8006952:	9301      	str	r3, [sp, #4]
 8006954:	ab02      	add	r3, sp, #8
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	ec47 6b10 	vmov	d0, r6, r7
 800695c:	4653      	mov	r3, sl
 800695e:	4622      	mov	r2, r4
 8006960:	f001 f962 	bl	8007c28 <_dtoa_r>
 8006964:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006968:	4605      	mov	r5, r0
 800696a:	d119      	bne.n	80069a0 <__cvt+0x94>
 800696c:	f019 0f01 	tst.w	r9, #1
 8006970:	d00e      	beq.n	8006990 <__cvt+0x84>
 8006972:	eb00 0904 	add.w	r9, r0, r4
 8006976:	2200      	movs	r2, #0
 8006978:	2300      	movs	r3, #0
 800697a:	4630      	mov	r0, r6
 800697c:	4639      	mov	r1, r7
 800697e:	f7fa f8bb 	bl	8000af8 <__aeabi_dcmpeq>
 8006982:	b108      	cbz	r0, 8006988 <__cvt+0x7c>
 8006984:	f8cd 900c 	str.w	r9, [sp, #12]
 8006988:	2230      	movs	r2, #48	@ 0x30
 800698a:	9b03      	ldr	r3, [sp, #12]
 800698c:	454b      	cmp	r3, r9
 800698e:	d31e      	bcc.n	80069ce <__cvt+0xc2>
 8006990:	9b03      	ldr	r3, [sp, #12]
 8006992:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006994:	1b5b      	subs	r3, r3, r5
 8006996:	4628      	mov	r0, r5
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	b004      	add	sp, #16
 800699c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069a4:	eb00 0904 	add.w	r9, r0, r4
 80069a8:	d1e5      	bne.n	8006976 <__cvt+0x6a>
 80069aa:	7803      	ldrb	r3, [r0, #0]
 80069ac:	2b30      	cmp	r3, #48	@ 0x30
 80069ae:	d10a      	bne.n	80069c6 <__cvt+0xba>
 80069b0:	2200      	movs	r2, #0
 80069b2:	2300      	movs	r3, #0
 80069b4:	4630      	mov	r0, r6
 80069b6:	4639      	mov	r1, r7
 80069b8:	f7fa f89e 	bl	8000af8 <__aeabi_dcmpeq>
 80069bc:	b918      	cbnz	r0, 80069c6 <__cvt+0xba>
 80069be:	f1c4 0401 	rsb	r4, r4, #1
 80069c2:	f8ca 4000 	str.w	r4, [sl]
 80069c6:	f8da 3000 	ldr.w	r3, [sl]
 80069ca:	4499      	add	r9, r3
 80069cc:	e7d3      	b.n	8006976 <__cvt+0x6a>
 80069ce:	1c59      	adds	r1, r3, #1
 80069d0:	9103      	str	r1, [sp, #12]
 80069d2:	701a      	strb	r2, [r3, #0]
 80069d4:	e7d9      	b.n	800698a <__cvt+0x7e>

080069d6 <__exponent>:
 80069d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069d8:	2900      	cmp	r1, #0
 80069da:	bfba      	itte	lt
 80069dc:	4249      	neglt	r1, r1
 80069de:	232d      	movlt	r3, #45	@ 0x2d
 80069e0:	232b      	movge	r3, #43	@ 0x2b
 80069e2:	2909      	cmp	r1, #9
 80069e4:	7002      	strb	r2, [r0, #0]
 80069e6:	7043      	strb	r3, [r0, #1]
 80069e8:	dd29      	ble.n	8006a3e <__exponent+0x68>
 80069ea:	f10d 0307 	add.w	r3, sp, #7
 80069ee:	461d      	mov	r5, r3
 80069f0:	270a      	movs	r7, #10
 80069f2:	461a      	mov	r2, r3
 80069f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80069f8:	fb07 1416 	mls	r4, r7, r6, r1
 80069fc:	3430      	adds	r4, #48	@ 0x30
 80069fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a02:	460c      	mov	r4, r1
 8006a04:	2c63      	cmp	r4, #99	@ 0x63
 8006a06:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	dcf1      	bgt.n	80069f2 <__exponent+0x1c>
 8006a0e:	3130      	adds	r1, #48	@ 0x30
 8006a10:	1e94      	subs	r4, r2, #2
 8006a12:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a16:	1c41      	adds	r1, r0, #1
 8006a18:	4623      	mov	r3, r4
 8006a1a:	42ab      	cmp	r3, r5
 8006a1c:	d30a      	bcc.n	8006a34 <__exponent+0x5e>
 8006a1e:	f10d 0309 	add.w	r3, sp, #9
 8006a22:	1a9b      	subs	r3, r3, r2
 8006a24:	42ac      	cmp	r4, r5
 8006a26:	bf88      	it	hi
 8006a28:	2300      	movhi	r3, #0
 8006a2a:	3302      	adds	r3, #2
 8006a2c:	4403      	add	r3, r0
 8006a2e:	1a18      	subs	r0, r3, r0
 8006a30:	b003      	add	sp, #12
 8006a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a34:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a38:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a3c:	e7ed      	b.n	8006a1a <__exponent+0x44>
 8006a3e:	2330      	movs	r3, #48	@ 0x30
 8006a40:	3130      	adds	r1, #48	@ 0x30
 8006a42:	7083      	strb	r3, [r0, #2]
 8006a44:	70c1      	strb	r1, [r0, #3]
 8006a46:	1d03      	adds	r3, r0, #4
 8006a48:	e7f1      	b.n	8006a2e <__exponent+0x58>
	...

08006a4c <_printf_float>:
 8006a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a50:	b08d      	sub	sp, #52	@ 0x34
 8006a52:	460c      	mov	r4, r1
 8006a54:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006a58:	4616      	mov	r6, r2
 8006a5a:	461f      	mov	r7, r3
 8006a5c:	4605      	mov	r5, r0
 8006a5e:	f000 ffaf 	bl	80079c0 <_localeconv_r>
 8006a62:	6803      	ldr	r3, [r0, #0]
 8006a64:	9304      	str	r3, [sp, #16]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7f9 fc1a 	bl	80002a0 <strlen>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a70:	f8d8 3000 	ldr.w	r3, [r8]
 8006a74:	9005      	str	r0, [sp, #20]
 8006a76:	3307      	adds	r3, #7
 8006a78:	f023 0307 	bic.w	r3, r3, #7
 8006a7c:	f103 0208 	add.w	r2, r3, #8
 8006a80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a84:	f8d4 b000 	ldr.w	fp, [r4]
 8006a88:	f8c8 2000 	str.w	r2, [r8]
 8006a8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a94:	9307      	str	r3, [sp, #28]
 8006a96:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aa2:	4b9c      	ldr	r3, [pc, #624]	@ (8006d14 <_printf_float+0x2c8>)
 8006aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa8:	f7fa f858 	bl	8000b5c <__aeabi_dcmpun>
 8006aac:	bb70      	cbnz	r0, 8006b0c <_printf_float+0xc0>
 8006aae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ab2:	4b98      	ldr	r3, [pc, #608]	@ (8006d14 <_printf_float+0x2c8>)
 8006ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab8:	f7fa f832 	bl	8000b20 <__aeabi_dcmple>
 8006abc:	bb30      	cbnz	r0, 8006b0c <_printf_float+0xc0>
 8006abe:	2200      	movs	r2, #0
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	4640      	mov	r0, r8
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	f7fa f821 	bl	8000b0c <__aeabi_dcmplt>
 8006aca:	b110      	cbz	r0, 8006ad2 <_printf_float+0x86>
 8006acc:	232d      	movs	r3, #45	@ 0x2d
 8006ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad2:	4a91      	ldr	r2, [pc, #580]	@ (8006d18 <_printf_float+0x2cc>)
 8006ad4:	4b91      	ldr	r3, [pc, #580]	@ (8006d1c <_printf_float+0x2d0>)
 8006ad6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006ada:	bf8c      	ite	hi
 8006adc:	4690      	movhi	r8, r2
 8006ade:	4698      	movls	r8, r3
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	6123      	str	r3, [r4, #16]
 8006ae4:	f02b 0304 	bic.w	r3, fp, #4
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	f04f 0900 	mov.w	r9, #0
 8006aee:	9700      	str	r7, [sp, #0]
 8006af0:	4633      	mov	r3, r6
 8006af2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006af4:	4621      	mov	r1, r4
 8006af6:	4628      	mov	r0, r5
 8006af8:	f000 f9d2 	bl	8006ea0 <_printf_common>
 8006afc:	3001      	adds	r0, #1
 8006afe:	f040 808d 	bne.w	8006c1c <_printf_float+0x1d0>
 8006b02:	f04f 30ff 	mov.w	r0, #4294967295
 8006b06:	b00d      	add	sp, #52	@ 0x34
 8006b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	464b      	mov	r3, r9
 8006b10:	4640      	mov	r0, r8
 8006b12:	4649      	mov	r1, r9
 8006b14:	f7fa f822 	bl	8000b5c <__aeabi_dcmpun>
 8006b18:	b140      	cbz	r0, 8006b2c <_printf_float+0xe0>
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	bfbc      	itt	lt
 8006b20:	232d      	movlt	r3, #45	@ 0x2d
 8006b22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b26:	4a7e      	ldr	r2, [pc, #504]	@ (8006d20 <_printf_float+0x2d4>)
 8006b28:	4b7e      	ldr	r3, [pc, #504]	@ (8006d24 <_printf_float+0x2d8>)
 8006b2a:	e7d4      	b.n	8006ad6 <_printf_float+0x8a>
 8006b2c:	6863      	ldr	r3, [r4, #4]
 8006b2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006b32:	9206      	str	r2, [sp, #24]
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	d13b      	bne.n	8006bb0 <_printf_float+0x164>
 8006b38:	2306      	movs	r3, #6
 8006b3a:	6063      	str	r3, [r4, #4]
 8006b3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006b40:	2300      	movs	r3, #0
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	9303      	str	r3, [sp, #12]
 8006b46:	ab0a      	add	r3, sp, #40	@ 0x28
 8006b48:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006b4c:	ab09      	add	r3, sp, #36	@ 0x24
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	6861      	ldr	r1, [r4, #4]
 8006b52:	ec49 8b10 	vmov	d0, r8, r9
 8006b56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f7ff fed6 	bl	800690c <__cvt>
 8006b60:	9b06      	ldr	r3, [sp, #24]
 8006b62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b64:	2b47      	cmp	r3, #71	@ 0x47
 8006b66:	4680      	mov	r8, r0
 8006b68:	d129      	bne.n	8006bbe <_printf_float+0x172>
 8006b6a:	1cc8      	adds	r0, r1, #3
 8006b6c:	db02      	blt.n	8006b74 <_printf_float+0x128>
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	4299      	cmp	r1, r3
 8006b72:	dd41      	ble.n	8006bf8 <_printf_float+0x1ac>
 8006b74:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b78:	fa5f fa8a 	uxtb.w	sl, sl
 8006b7c:	3901      	subs	r1, #1
 8006b7e:	4652      	mov	r2, sl
 8006b80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b84:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b86:	f7ff ff26 	bl	80069d6 <__exponent>
 8006b8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b8c:	1813      	adds	r3, r2, r0
 8006b8e:	2a01      	cmp	r2, #1
 8006b90:	4681      	mov	r9, r0
 8006b92:	6123      	str	r3, [r4, #16]
 8006b94:	dc02      	bgt.n	8006b9c <_printf_float+0x150>
 8006b96:	6822      	ldr	r2, [r4, #0]
 8006b98:	07d2      	lsls	r2, r2, #31
 8006b9a:	d501      	bpl.n	8006ba0 <_printf_float+0x154>
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	6123      	str	r3, [r4, #16]
 8006ba0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0a2      	beq.n	8006aee <_printf_float+0xa2>
 8006ba8:	232d      	movs	r3, #45	@ 0x2d
 8006baa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bae:	e79e      	b.n	8006aee <_printf_float+0xa2>
 8006bb0:	9a06      	ldr	r2, [sp, #24]
 8006bb2:	2a47      	cmp	r2, #71	@ 0x47
 8006bb4:	d1c2      	bne.n	8006b3c <_printf_float+0xf0>
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1c0      	bne.n	8006b3c <_printf_float+0xf0>
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e7bd      	b.n	8006b3a <_printf_float+0xee>
 8006bbe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006bc2:	d9db      	bls.n	8006b7c <_printf_float+0x130>
 8006bc4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006bc8:	d118      	bne.n	8006bfc <_printf_float+0x1b0>
 8006bca:	2900      	cmp	r1, #0
 8006bcc:	6863      	ldr	r3, [r4, #4]
 8006bce:	dd0b      	ble.n	8006be8 <_printf_float+0x19c>
 8006bd0:	6121      	str	r1, [r4, #16]
 8006bd2:	b913      	cbnz	r3, 8006bda <_printf_float+0x18e>
 8006bd4:	6822      	ldr	r2, [r4, #0]
 8006bd6:	07d0      	lsls	r0, r2, #31
 8006bd8:	d502      	bpl.n	8006be0 <_printf_float+0x194>
 8006bda:	3301      	adds	r3, #1
 8006bdc:	440b      	add	r3, r1
 8006bde:	6123      	str	r3, [r4, #16]
 8006be0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006be2:	f04f 0900 	mov.w	r9, #0
 8006be6:	e7db      	b.n	8006ba0 <_printf_float+0x154>
 8006be8:	b913      	cbnz	r3, 8006bf0 <_printf_float+0x1a4>
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	07d2      	lsls	r2, r2, #31
 8006bee:	d501      	bpl.n	8006bf4 <_printf_float+0x1a8>
 8006bf0:	3302      	adds	r3, #2
 8006bf2:	e7f4      	b.n	8006bde <_printf_float+0x192>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e7f2      	b.n	8006bde <_printf_float+0x192>
 8006bf8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfe:	4299      	cmp	r1, r3
 8006c00:	db05      	blt.n	8006c0e <_printf_float+0x1c2>
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	6121      	str	r1, [r4, #16]
 8006c06:	07d8      	lsls	r0, r3, #31
 8006c08:	d5ea      	bpl.n	8006be0 <_printf_float+0x194>
 8006c0a:	1c4b      	adds	r3, r1, #1
 8006c0c:	e7e7      	b.n	8006bde <_printf_float+0x192>
 8006c0e:	2900      	cmp	r1, #0
 8006c10:	bfd4      	ite	le
 8006c12:	f1c1 0202 	rsble	r2, r1, #2
 8006c16:	2201      	movgt	r2, #1
 8006c18:	4413      	add	r3, r2
 8006c1a:	e7e0      	b.n	8006bde <_printf_float+0x192>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	055a      	lsls	r2, r3, #21
 8006c20:	d407      	bmi.n	8006c32 <_printf_float+0x1e6>
 8006c22:	6923      	ldr	r3, [r4, #16]
 8006c24:	4642      	mov	r2, r8
 8006c26:	4631      	mov	r1, r6
 8006c28:	4628      	mov	r0, r5
 8006c2a:	47b8      	blx	r7
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	d12b      	bne.n	8006c88 <_printf_float+0x23c>
 8006c30:	e767      	b.n	8006b02 <_printf_float+0xb6>
 8006c32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c36:	f240 80dd 	bls.w	8006df4 <_printf_float+0x3a8>
 8006c3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c3e:	2200      	movs	r2, #0
 8006c40:	2300      	movs	r3, #0
 8006c42:	f7f9 ff59 	bl	8000af8 <__aeabi_dcmpeq>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	d033      	beq.n	8006cb2 <_printf_float+0x266>
 8006c4a:	4a37      	ldr	r2, [pc, #220]	@ (8006d28 <_printf_float+0x2dc>)
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	4631      	mov	r1, r6
 8006c50:	4628      	mov	r0, r5
 8006c52:	47b8      	blx	r7
 8006c54:	3001      	adds	r0, #1
 8006c56:	f43f af54 	beq.w	8006b02 <_printf_float+0xb6>
 8006c5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006c5e:	4543      	cmp	r3, r8
 8006c60:	db02      	blt.n	8006c68 <_printf_float+0x21c>
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	07d8      	lsls	r0, r3, #31
 8006c66:	d50f      	bpl.n	8006c88 <_printf_float+0x23c>
 8006c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	4628      	mov	r0, r5
 8006c70:	47b8      	blx	r7
 8006c72:	3001      	adds	r0, #1
 8006c74:	f43f af45 	beq.w	8006b02 <_printf_float+0xb6>
 8006c78:	f04f 0900 	mov.w	r9, #0
 8006c7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c80:	f104 0a1a 	add.w	sl, r4, #26
 8006c84:	45c8      	cmp	r8, r9
 8006c86:	dc09      	bgt.n	8006c9c <_printf_float+0x250>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	079b      	lsls	r3, r3, #30
 8006c8c:	f100 8103 	bmi.w	8006e96 <_printf_float+0x44a>
 8006c90:	68e0      	ldr	r0, [r4, #12]
 8006c92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c94:	4298      	cmp	r0, r3
 8006c96:	bfb8      	it	lt
 8006c98:	4618      	movlt	r0, r3
 8006c9a:	e734      	b.n	8006b06 <_printf_float+0xba>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	4652      	mov	r2, sl
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f af2b 	beq.w	8006b02 <_printf_float+0xb6>
 8006cac:	f109 0901 	add.w	r9, r9, #1
 8006cb0:	e7e8      	b.n	8006c84 <_printf_float+0x238>
 8006cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	dc39      	bgt.n	8006d2c <_printf_float+0x2e0>
 8006cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006d28 <_printf_float+0x2dc>)
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	47b8      	blx	r7
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	f43f af1d 	beq.w	8006b02 <_printf_float+0xb6>
 8006cc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ccc:	ea59 0303 	orrs.w	r3, r9, r3
 8006cd0:	d102      	bne.n	8006cd8 <_printf_float+0x28c>
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	07d9      	lsls	r1, r3, #31
 8006cd6:	d5d7      	bpl.n	8006c88 <_printf_float+0x23c>
 8006cd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cdc:	4631      	mov	r1, r6
 8006cde:	4628      	mov	r0, r5
 8006ce0:	47b8      	blx	r7
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	f43f af0d 	beq.w	8006b02 <_printf_float+0xb6>
 8006ce8:	f04f 0a00 	mov.w	sl, #0
 8006cec:	f104 0b1a 	add.w	fp, r4, #26
 8006cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf2:	425b      	negs	r3, r3
 8006cf4:	4553      	cmp	r3, sl
 8006cf6:	dc01      	bgt.n	8006cfc <_printf_float+0x2b0>
 8006cf8:	464b      	mov	r3, r9
 8006cfa:	e793      	b.n	8006c24 <_printf_float+0x1d8>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	465a      	mov	r2, fp
 8006d00:	4631      	mov	r1, r6
 8006d02:	4628      	mov	r0, r5
 8006d04:	47b8      	blx	r7
 8006d06:	3001      	adds	r0, #1
 8006d08:	f43f aefb 	beq.w	8006b02 <_printf_float+0xb6>
 8006d0c:	f10a 0a01 	add.w	sl, sl, #1
 8006d10:	e7ee      	b.n	8006cf0 <_printf_float+0x2a4>
 8006d12:	bf00      	nop
 8006d14:	7fefffff 	.word	0x7fefffff
 8006d18:	0800bb38 	.word	0x0800bb38
 8006d1c:	0800bb34 	.word	0x0800bb34
 8006d20:	0800bb40 	.word	0x0800bb40
 8006d24:	0800bb3c 	.word	0x0800bb3c
 8006d28:	0800bd10 	.word	0x0800bd10
 8006d2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d32:	4553      	cmp	r3, sl
 8006d34:	bfa8      	it	ge
 8006d36:	4653      	movge	r3, sl
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	4699      	mov	r9, r3
 8006d3c:	dc36      	bgt.n	8006dac <_printf_float+0x360>
 8006d3e:	f04f 0b00 	mov.w	fp, #0
 8006d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d46:	f104 021a 	add.w	r2, r4, #26
 8006d4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d4c:	9306      	str	r3, [sp, #24]
 8006d4e:	eba3 0309 	sub.w	r3, r3, r9
 8006d52:	455b      	cmp	r3, fp
 8006d54:	dc31      	bgt.n	8006dba <_printf_float+0x36e>
 8006d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d58:	459a      	cmp	sl, r3
 8006d5a:	dc3a      	bgt.n	8006dd2 <_printf_float+0x386>
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	07da      	lsls	r2, r3, #31
 8006d60:	d437      	bmi.n	8006dd2 <_printf_float+0x386>
 8006d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d64:	ebaa 0903 	sub.w	r9, sl, r3
 8006d68:	9b06      	ldr	r3, [sp, #24]
 8006d6a:	ebaa 0303 	sub.w	r3, sl, r3
 8006d6e:	4599      	cmp	r9, r3
 8006d70:	bfa8      	it	ge
 8006d72:	4699      	movge	r9, r3
 8006d74:	f1b9 0f00 	cmp.w	r9, #0
 8006d78:	dc33      	bgt.n	8006de2 <_printf_float+0x396>
 8006d7a:	f04f 0800 	mov.w	r8, #0
 8006d7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d82:	f104 0b1a 	add.w	fp, r4, #26
 8006d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d88:	ebaa 0303 	sub.w	r3, sl, r3
 8006d8c:	eba3 0309 	sub.w	r3, r3, r9
 8006d90:	4543      	cmp	r3, r8
 8006d92:	f77f af79 	ble.w	8006c88 <_printf_float+0x23c>
 8006d96:	2301      	movs	r3, #1
 8006d98:	465a      	mov	r2, fp
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b8      	blx	r7
 8006da0:	3001      	adds	r0, #1
 8006da2:	f43f aeae 	beq.w	8006b02 <_printf_float+0xb6>
 8006da6:	f108 0801 	add.w	r8, r8, #1
 8006daa:	e7ec      	b.n	8006d86 <_printf_float+0x33a>
 8006dac:	4642      	mov	r2, r8
 8006dae:	4631      	mov	r1, r6
 8006db0:	4628      	mov	r0, r5
 8006db2:	47b8      	blx	r7
 8006db4:	3001      	adds	r0, #1
 8006db6:	d1c2      	bne.n	8006d3e <_printf_float+0x2f2>
 8006db8:	e6a3      	b.n	8006b02 <_printf_float+0xb6>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	4631      	mov	r1, r6
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	9206      	str	r2, [sp, #24]
 8006dc2:	47b8      	blx	r7
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	f43f ae9c 	beq.w	8006b02 <_printf_float+0xb6>
 8006dca:	9a06      	ldr	r2, [sp, #24]
 8006dcc:	f10b 0b01 	add.w	fp, fp, #1
 8006dd0:	e7bb      	b.n	8006d4a <_printf_float+0x2fe>
 8006dd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	4628      	mov	r0, r5
 8006dda:	47b8      	blx	r7
 8006ddc:	3001      	adds	r0, #1
 8006dde:	d1c0      	bne.n	8006d62 <_printf_float+0x316>
 8006de0:	e68f      	b.n	8006b02 <_printf_float+0xb6>
 8006de2:	9a06      	ldr	r2, [sp, #24]
 8006de4:	464b      	mov	r3, r9
 8006de6:	4442      	add	r2, r8
 8006de8:	4631      	mov	r1, r6
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b8      	blx	r7
 8006dee:	3001      	adds	r0, #1
 8006df0:	d1c3      	bne.n	8006d7a <_printf_float+0x32e>
 8006df2:	e686      	b.n	8006b02 <_printf_float+0xb6>
 8006df4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006df8:	f1ba 0f01 	cmp.w	sl, #1
 8006dfc:	dc01      	bgt.n	8006e02 <_printf_float+0x3b6>
 8006dfe:	07db      	lsls	r3, r3, #31
 8006e00:	d536      	bpl.n	8006e70 <_printf_float+0x424>
 8006e02:	2301      	movs	r3, #1
 8006e04:	4642      	mov	r2, r8
 8006e06:	4631      	mov	r1, r6
 8006e08:	4628      	mov	r0, r5
 8006e0a:	47b8      	blx	r7
 8006e0c:	3001      	adds	r0, #1
 8006e0e:	f43f ae78 	beq.w	8006b02 <_printf_float+0xb6>
 8006e12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	f43f ae70 	beq.w	8006b02 <_printf_float+0xb6>
 8006e22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e26:	2200      	movs	r2, #0
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e2e:	f7f9 fe63 	bl	8000af8 <__aeabi_dcmpeq>
 8006e32:	b9c0      	cbnz	r0, 8006e66 <_printf_float+0x41a>
 8006e34:	4653      	mov	r3, sl
 8006e36:	f108 0201 	add.w	r2, r8, #1
 8006e3a:	4631      	mov	r1, r6
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	47b8      	blx	r7
 8006e40:	3001      	adds	r0, #1
 8006e42:	d10c      	bne.n	8006e5e <_printf_float+0x412>
 8006e44:	e65d      	b.n	8006b02 <_printf_float+0xb6>
 8006e46:	2301      	movs	r3, #1
 8006e48:	465a      	mov	r2, fp
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	47b8      	blx	r7
 8006e50:	3001      	adds	r0, #1
 8006e52:	f43f ae56 	beq.w	8006b02 <_printf_float+0xb6>
 8006e56:	f108 0801 	add.w	r8, r8, #1
 8006e5a:	45d0      	cmp	r8, sl
 8006e5c:	dbf3      	blt.n	8006e46 <_printf_float+0x3fa>
 8006e5e:	464b      	mov	r3, r9
 8006e60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e64:	e6df      	b.n	8006c26 <_printf_float+0x1da>
 8006e66:	f04f 0800 	mov.w	r8, #0
 8006e6a:	f104 0b1a 	add.w	fp, r4, #26
 8006e6e:	e7f4      	b.n	8006e5a <_printf_float+0x40e>
 8006e70:	2301      	movs	r3, #1
 8006e72:	4642      	mov	r2, r8
 8006e74:	e7e1      	b.n	8006e3a <_printf_float+0x3ee>
 8006e76:	2301      	movs	r3, #1
 8006e78:	464a      	mov	r2, r9
 8006e7a:	4631      	mov	r1, r6
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	47b8      	blx	r7
 8006e80:	3001      	adds	r0, #1
 8006e82:	f43f ae3e 	beq.w	8006b02 <_printf_float+0xb6>
 8006e86:	f108 0801 	add.w	r8, r8, #1
 8006e8a:	68e3      	ldr	r3, [r4, #12]
 8006e8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e8e:	1a5b      	subs	r3, r3, r1
 8006e90:	4543      	cmp	r3, r8
 8006e92:	dcf0      	bgt.n	8006e76 <_printf_float+0x42a>
 8006e94:	e6fc      	b.n	8006c90 <_printf_float+0x244>
 8006e96:	f04f 0800 	mov.w	r8, #0
 8006e9a:	f104 0919 	add.w	r9, r4, #25
 8006e9e:	e7f4      	b.n	8006e8a <_printf_float+0x43e>

08006ea0 <_printf_common>:
 8006ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea4:	4616      	mov	r6, r2
 8006ea6:	4698      	mov	r8, r3
 8006ea8:	688a      	ldr	r2, [r1, #8]
 8006eaa:	690b      	ldr	r3, [r1, #16]
 8006eac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	bfb8      	it	lt
 8006eb4:	4613      	movlt	r3, r2
 8006eb6:	6033      	str	r3, [r6, #0]
 8006eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ebc:	4607      	mov	r7, r0
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	b10a      	cbz	r2, 8006ec6 <_printf_common+0x26>
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	6033      	str	r3, [r6, #0]
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	0699      	lsls	r1, r3, #26
 8006eca:	bf42      	ittt	mi
 8006ecc:	6833      	ldrmi	r3, [r6, #0]
 8006ece:	3302      	addmi	r3, #2
 8006ed0:	6033      	strmi	r3, [r6, #0]
 8006ed2:	6825      	ldr	r5, [r4, #0]
 8006ed4:	f015 0506 	ands.w	r5, r5, #6
 8006ed8:	d106      	bne.n	8006ee8 <_printf_common+0x48>
 8006eda:	f104 0a19 	add.w	sl, r4, #25
 8006ede:	68e3      	ldr	r3, [r4, #12]
 8006ee0:	6832      	ldr	r2, [r6, #0]
 8006ee2:	1a9b      	subs	r3, r3, r2
 8006ee4:	42ab      	cmp	r3, r5
 8006ee6:	dc26      	bgt.n	8006f36 <_printf_common+0x96>
 8006ee8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006eec:	6822      	ldr	r2, [r4, #0]
 8006eee:	3b00      	subs	r3, #0
 8006ef0:	bf18      	it	ne
 8006ef2:	2301      	movne	r3, #1
 8006ef4:	0692      	lsls	r2, r2, #26
 8006ef6:	d42b      	bmi.n	8006f50 <_printf_common+0xb0>
 8006ef8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006efc:	4641      	mov	r1, r8
 8006efe:	4638      	mov	r0, r7
 8006f00:	47c8      	blx	r9
 8006f02:	3001      	adds	r0, #1
 8006f04:	d01e      	beq.n	8006f44 <_printf_common+0xa4>
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	6922      	ldr	r2, [r4, #16]
 8006f0a:	f003 0306 	and.w	r3, r3, #6
 8006f0e:	2b04      	cmp	r3, #4
 8006f10:	bf02      	ittt	eq
 8006f12:	68e5      	ldreq	r5, [r4, #12]
 8006f14:	6833      	ldreq	r3, [r6, #0]
 8006f16:	1aed      	subeq	r5, r5, r3
 8006f18:	68a3      	ldr	r3, [r4, #8]
 8006f1a:	bf0c      	ite	eq
 8006f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f20:	2500      	movne	r5, #0
 8006f22:	4293      	cmp	r3, r2
 8006f24:	bfc4      	itt	gt
 8006f26:	1a9b      	subgt	r3, r3, r2
 8006f28:	18ed      	addgt	r5, r5, r3
 8006f2a:	2600      	movs	r6, #0
 8006f2c:	341a      	adds	r4, #26
 8006f2e:	42b5      	cmp	r5, r6
 8006f30:	d11a      	bne.n	8006f68 <_printf_common+0xc8>
 8006f32:	2000      	movs	r0, #0
 8006f34:	e008      	b.n	8006f48 <_printf_common+0xa8>
 8006f36:	2301      	movs	r3, #1
 8006f38:	4652      	mov	r2, sl
 8006f3a:	4641      	mov	r1, r8
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	47c8      	blx	r9
 8006f40:	3001      	adds	r0, #1
 8006f42:	d103      	bne.n	8006f4c <_printf_common+0xac>
 8006f44:	f04f 30ff 	mov.w	r0, #4294967295
 8006f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f4c:	3501      	adds	r5, #1
 8006f4e:	e7c6      	b.n	8006ede <_printf_common+0x3e>
 8006f50:	18e1      	adds	r1, r4, r3
 8006f52:	1c5a      	adds	r2, r3, #1
 8006f54:	2030      	movs	r0, #48	@ 0x30
 8006f56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f5a:	4422      	add	r2, r4
 8006f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f64:	3302      	adds	r3, #2
 8006f66:	e7c7      	b.n	8006ef8 <_printf_common+0x58>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	4622      	mov	r2, r4
 8006f6c:	4641      	mov	r1, r8
 8006f6e:	4638      	mov	r0, r7
 8006f70:	47c8      	blx	r9
 8006f72:	3001      	adds	r0, #1
 8006f74:	d0e6      	beq.n	8006f44 <_printf_common+0xa4>
 8006f76:	3601      	adds	r6, #1
 8006f78:	e7d9      	b.n	8006f2e <_printf_common+0x8e>
	...

08006f7c <_printf_i>:
 8006f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f80:	7e0f      	ldrb	r7, [r1, #24]
 8006f82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f84:	2f78      	cmp	r7, #120	@ 0x78
 8006f86:	4691      	mov	r9, r2
 8006f88:	4680      	mov	r8, r0
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	469a      	mov	sl, r3
 8006f8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f92:	d807      	bhi.n	8006fa4 <_printf_i+0x28>
 8006f94:	2f62      	cmp	r7, #98	@ 0x62
 8006f96:	d80a      	bhi.n	8006fae <_printf_i+0x32>
 8006f98:	2f00      	cmp	r7, #0
 8006f9a:	f000 80d1 	beq.w	8007140 <_printf_i+0x1c4>
 8006f9e:	2f58      	cmp	r7, #88	@ 0x58
 8006fa0:	f000 80b8 	beq.w	8007114 <_printf_i+0x198>
 8006fa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fac:	e03a      	b.n	8007024 <_printf_i+0xa8>
 8006fae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fb2:	2b15      	cmp	r3, #21
 8006fb4:	d8f6      	bhi.n	8006fa4 <_printf_i+0x28>
 8006fb6:	a101      	add	r1, pc, #4	@ (adr r1, 8006fbc <_printf_i+0x40>)
 8006fb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fbc:	08007015 	.word	0x08007015
 8006fc0:	08007029 	.word	0x08007029
 8006fc4:	08006fa5 	.word	0x08006fa5
 8006fc8:	08006fa5 	.word	0x08006fa5
 8006fcc:	08006fa5 	.word	0x08006fa5
 8006fd0:	08006fa5 	.word	0x08006fa5
 8006fd4:	08007029 	.word	0x08007029
 8006fd8:	08006fa5 	.word	0x08006fa5
 8006fdc:	08006fa5 	.word	0x08006fa5
 8006fe0:	08006fa5 	.word	0x08006fa5
 8006fe4:	08006fa5 	.word	0x08006fa5
 8006fe8:	08007127 	.word	0x08007127
 8006fec:	08007053 	.word	0x08007053
 8006ff0:	080070e1 	.word	0x080070e1
 8006ff4:	08006fa5 	.word	0x08006fa5
 8006ff8:	08006fa5 	.word	0x08006fa5
 8006ffc:	08007149 	.word	0x08007149
 8007000:	08006fa5 	.word	0x08006fa5
 8007004:	08007053 	.word	0x08007053
 8007008:	08006fa5 	.word	0x08006fa5
 800700c:	08006fa5 	.word	0x08006fa5
 8007010:	080070e9 	.word	0x080070e9
 8007014:	6833      	ldr	r3, [r6, #0]
 8007016:	1d1a      	adds	r2, r3, #4
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	6032      	str	r2, [r6, #0]
 800701c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007020:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007024:	2301      	movs	r3, #1
 8007026:	e09c      	b.n	8007162 <_printf_i+0x1e6>
 8007028:	6833      	ldr	r3, [r6, #0]
 800702a:	6820      	ldr	r0, [r4, #0]
 800702c:	1d19      	adds	r1, r3, #4
 800702e:	6031      	str	r1, [r6, #0]
 8007030:	0606      	lsls	r6, r0, #24
 8007032:	d501      	bpl.n	8007038 <_printf_i+0xbc>
 8007034:	681d      	ldr	r5, [r3, #0]
 8007036:	e003      	b.n	8007040 <_printf_i+0xc4>
 8007038:	0645      	lsls	r5, r0, #25
 800703a:	d5fb      	bpl.n	8007034 <_printf_i+0xb8>
 800703c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007040:	2d00      	cmp	r5, #0
 8007042:	da03      	bge.n	800704c <_printf_i+0xd0>
 8007044:	232d      	movs	r3, #45	@ 0x2d
 8007046:	426d      	negs	r5, r5
 8007048:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800704c:	4858      	ldr	r0, [pc, #352]	@ (80071b0 <_printf_i+0x234>)
 800704e:	230a      	movs	r3, #10
 8007050:	e011      	b.n	8007076 <_printf_i+0xfa>
 8007052:	6821      	ldr	r1, [r4, #0]
 8007054:	6833      	ldr	r3, [r6, #0]
 8007056:	0608      	lsls	r0, r1, #24
 8007058:	f853 5b04 	ldr.w	r5, [r3], #4
 800705c:	d402      	bmi.n	8007064 <_printf_i+0xe8>
 800705e:	0649      	lsls	r1, r1, #25
 8007060:	bf48      	it	mi
 8007062:	b2ad      	uxthmi	r5, r5
 8007064:	2f6f      	cmp	r7, #111	@ 0x6f
 8007066:	4852      	ldr	r0, [pc, #328]	@ (80071b0 <_printf_i+0x234>)
 8007068:	6033      	str	r3, [r6, #0]
 800706a:	bf14      	ite	ne
 800706c:	230a      	movne	r3, #10
 800706e:	2308      	moveq	r3, #8
 8007070:	2100      	movs	r1, #0
 8007072:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007076:	6866      	ldr	r6, [r4, #4]
 8007078:	60a6      	str	r6, [r4, #8]
 800707a:	2e00      	cmp	r6, #0
 800707c:	db05      	blt.n	800708a <_printf_i+0x10e>
 800707e:	6821      	ldr	r1, [r4, #0]
 8007080:	432e      	orrs	r6, r5
 8007082:	f021 0104 	bic.w	r1, r1, #4
 8007086:	6021      	str	r1, [r4, #0]
 8007088:	d04b      	beq.n	8007122 <_printf_i+0x1a6>
 800708a:	4616      	mov	r6, r2
 800708c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007090:	fb03 5711 	mls	r7, r3, r1, r5
 8007094:	5dc7      	ldrb	r7, [r0, r7]
 8007096:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800709a:	462f      	mov	r7, r5
 800709c:	42bb      	cmp	r3, r7
 800709e:	460d      	mov	r5, r1
 80070a0:	d9f4      	bls.n	800708c <_printf_i+0x110>
 80070a2:	2b08      	cmp	r3, #8
 80070a4:	d10b      	bne.n	80070be <_printf_i+0x142>
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	07df      	lsls	r7, r3, #31
 80070aa:	d508      	bpl.n	80070be <_printf_i+0x142>
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	6861      	ldr	r1, [r4, #4]
 80070b0:	4299      	cmp	r1, r3
 80070b2:	bfde      	ittt	le
 80070b4:	2330      	movle	r3, #48	@ 0x30
 80070b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070be:	1b92      	subs	r2, r2, r6
 80070c0:	6122      	str	r2, [r4, #16]
 80070c2:	f8cd a000 	str.w	sl, [sp]
 80070c6:	464b      	mov	r3, r9
 80070c8:	aa03      	add	r2, sp, #12
 80070ca:	4621      	mov	r1, r4
 80070cc:	4640      	mov	r0, r8
 80070ce:	f7ff fee7 	bl	8006ea0 <_printf_common>
 80070d2:	3001      	adds	r0, #1
 80070d4:	d14a      	bne.n	800716c <_printf_i+0x1f0>
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	b004      	add	sp, #16
 80070dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e0:	6823      	ldr	r3, [r4, #0]
 80070e2:	f043 0320 	orr.w	r3, r3, #32
 80070e6:	6023      	str	r3, [r4, #0]
 80070e8:	4832      	ldr	r0, [pc, #200]	@ (80071b4 <_printf_i+0x238>)
 80070ea:	2778      	movs	r7, #120	@ 0x78
 80070ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80070f0:	6823      	ldr	r3, [r4, #0]
 80070f2:	6831      	ldr	r1, [r6, #0]
 80070f4:	061f      	lsls	r7, r3, #24
 80070f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80070fa:	d402      	bmi.n	8007102 <_printf_i+0x186>
 80070fc:	065f      	lsls	r7, r3, #25
 80070fe:	bf48      	it	mi
 8007100:	b2ad      	uxthmi	r5, r5
 8007102:	6031      	str	r1, [r6, #0]
 8007104:	07d9      	lsls	r1, r3, #31
 8007106:	bf44      	itt	mi
 8007108:	f043 0320 	orrmi.w	r3, r3, #32
 800710c:	6023      	strmi	r3, [r4, #0]
 800710e:	b11d      	cbz	r5, 8007118 <_printf_i+0x19c>
 8007110:	2310      	movs	r3, #16
 8007112:	e7ad      	b.n	8007070 <_printf_i+0xf4>
 8007114:	4826      	ldr	r0, [pc, #152]	@ (80071b0 <_printf_i+0x234>)
 8007116:	e7e9      	b.n	80070ec <_printf_i+0x170>
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	f023 0320 	bic.w	r3, r3, #32
 800711e:	6023      	str	r3, [r4, #0]
 8007120:	e7f6      	b.n	8007110 <_printf_i+0x194>
 8007122:	4616      	mov	r6, r2
 8007124:	e7bd      	b.n	80070a2 <_printf_i+0x126>
 8007126:	6833      	ldr	r3, [r6, #0]
 8007128:	6825      	ldr	r5, [r4, #0]
 800712a:	6961      	ldr	r1, [r4, #20]
 800712c:	1d18      	adds	r0, r3, #4
 800712e:	6030      	str	r0, [r6, #0]
 8007130:	062e      	lsls	r6, r5, #24
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	d501      	bpl.n	800713a <_printf_i+0x1be>
 8007136:	6019      	str	r1, [r3, #0]
 8007138:	e002      	b.n	8007140 <_printf_i+0x1c4>
 800713a:	0668      	lsls	r0, r5, #25
 800713c:	d5fb      	bpl.n	8007136 <_printf_i+0x1ba>
 800713e:	8019      	strh	r1, [r3, #0]
 8007140:	2300      	movs	r3, #0
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	4616      	mov	r6, r2
 8007146:	e7bc      	b.n	80070c2 <_printf_i+0x146>
 8007148:	6833      	ldr	r3, [r6, #0]
 800714a:	1d1a      	adds	r2, r3, #4
 800714c:	6032      	str	r2, [r6, #0]
 800714e:	681e      	ldr	r6, [r3, #0]
 8007150:	6862      	ldr	r2, [r4, #4]
 8007152:	2100      	movs	r1, #0
 8007154:	4630      	mov	r0, r6
 8007156:	f7f9 f853 	bl	8000200 <memchr>
 800715a:	b108      	cbz	r0, 8007160 <_printf_i+0x1e4>
 800715c:	1b80      	subs	r0, r0, r6
 800715e:	6060      	str	r0, [r4, #4]
 8007160:	6863      	ldr	r3, [r4, #4]
 8007162:	6123      	str	r3, [r4, #16]
 8007164:	2300      	movs	r3, #0
 8007166:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800716a:	e7aa      	b.n	80070c2 <_printf_i+0x146>
 800716c:	6923      	ldr	r3, [r4, #16]
 800716e:	4632      	mov	r2, r6
 8007170:	4649      	mov	r1, r9
 8007172:	4640      	mov	r0, r8
 8007174:	47d0      	blx	sl
 8007176:	3001      	adds	r0, #1
 8007178:	d0ad      	beq.n	80070d6 <_printf_i+0x15a>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	079b      	lsls	r3, r3, #30
 800717e:	d413      	bmi.n	80071a8 <_printf_i+0x22c>
 8007180:	68e0      	ldr	r0, [r4, #12]
 8007182:	9b03      	ldr	r3, [sp, #12]
 8007184:	4298      	cmp	r0, r3
 8007186:	bfb8      	it	lt
 8007188:	4618      	movlt	r0, r3
 800718a:	e7a6      	b.n	80070da <_printf_i+0x15e>
 800718c:	2301      	movs	r3, #1
 800718e:	4632      	mov	r2, r6
 8007190:	4649      	mov	r1, r9
 8007192:	4640      	mov	r0, r8
 8007194:	47d0      	blx	sl
 8007196:	3001      	adds	r0, #1
 8007198:	d09d      	beq.n	80070d6 <_printf_i+0x15a>
 800719a:	3501      	adds	r5, #1
 800719c:	68e3      	ldr	r3, [r4, #12]
 800719e:	9903      	ldr	r1, [sp, #12]
 80071a0:	1a5b      	subs	r3, r3, r1
 80071a2:	42ab      	cmp	r3, r5
 80071a4:	dcf2      	bgt.n	800718c <_printf_i+0x210>
 80071a6:	e7eb      	b.n	8007180 <_printf_i+0x204>
 80071a8:	2500      	movs	r5, #0
 80071aa:	f104 0619 	add.w	r6, r4, #25
 80071ae:	e7f5      	b.n	800719c <_printf_i+0x220>
 80071b0:	0800bb44 	.word	0x0800bb44
 80071b4:	0800bb55 	.word	0x0800bb55

080071b8 <_scanf_float>:
 80071b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071bc:	b087      	sub	sp, #28
 80071be:	4691      	mov	r9, r2
 80071c0:	9303      	str	r3, [sp, #12]
 80071c2:	688b      	ldr	r3, [r1, #8]
 80071c4:	1e5a      	subs	r2, r3, #1
 80071c6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80071ca:	bf81      	itttt	hi
 80071cc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80071d0:	eb03 0b05 	addhi.w	fp, r3, r5
 80071d4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80071d8:	608b      	strhi	r3, [r1, #8]
 80071da:	680b      	ldr	r3, [r1, #0]
 80071dc:	460a      	mov	r2, r1
 80071de:	f04f 0500 	mov.w	r5, #0
 80071e2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80071e6:	f842 3b1c 	str.w	r3, [r2], #28
 80071ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80071ee:	4680      	mov	r8, r0
 80071f0:	460c      	mov	r4, r1
 80071f2:	bf98      	it	ls
 80071f4:	f04f 0b00 	movls.w	fp, #0
 80071f8:	9201      	str	r2, [sp, #4]
 80071fa:	4616      	mov	r6, r2
 80071fc:	46aa      	mov	sl, r5
 80071fe:	462f      	mov	r7, r5
 8007200:	9502      	str	r5, [sp, #8]
 8007202:	68a2      	ldr	r2, [r4, #8]
 8007204:	b15a      	cbz	r2, 800721e <_scanf_float+0x66>
 8007206:	f8d9 3000 	ldr.w	r3, [r9]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b4e      	cmp	r3, #78	@ 0x4e
 800720e:	d863      	bhi.n	80072d8 <_scanf_float+0x120>
 8007210:	2b40      	cmp	r3, #64	@ 0x40
 8007212:	d83b      	bhi.n	800728c <_scanf_float+0xd4>
 8007214:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007218:	b2c8      	uxtb	r0, r1
 800721a:	280e      	cmp	r0, #14
 800721c:	d939      	bls.n	8007292 <_scanf_float+0xda>
 800721e:	b11f      	cbz	r7, 8007228 <_scanf_float+0x70>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007226:	6023      	str	r3, [r4, #0]
 8007228:	f10a 3aff 	add.w	sl, sl, #4294967295
 800722c:	f1ba 0f01 	cmp.w	sl, #1
 8007230:	f200 8114 	bhi.w	800745c <_scanf_float+0x2a4>
 8007234:	9b01      	ldr	r3, [sp, #4]
 8007236:	429e      	cmp	r6, r3
 8007238:	f200 8105 	bhi.w	8007446 <_scanf_float+0x28e>
 800723c:	2001      	movs	r0, #1
 800723e:	b007      	add	sp, #28
 8007240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007244:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007248:	2a0d      	cmp	r2, #13
 800724a:	d8e8      	bhi.n	800721e <_scanf_float+0x66>
 800724c:	a101      	add	r1, pc, #4	@ (adr r1, 8007254 <_scanf_float+0x9c>)
 800724e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007252:	bf00      	nop
 8007254:	0800739d 	.word	0x0800739d
 8007258:	0800721f 	.word	0x0800721f
 800725c:	0800721f 	.word	0x0800721f
 8007260:	0800721f 	.word	0x0800721f
 8007264:	080073f9 	.word	0x080073f9
 8007268:	080073d3 	.word	0x080073d3
 800726c:	0800721f 	.word	0x0800721f
 8007270:	0800721f 	.word	0x0800721f
 8007274:	080073ab 	.word	0x080073ab
 8007278:	0800721f 	.word	0x0800721f
 800727c:	0800721f 	.word	0x0800721f
 8007280:	0800721f 	.word	0x0800721f
 8007284:	0800721f 	.word	0x0800721f
 8007288:	08007367 	.word	0x08007367
 800728c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007290:	e7da      	b.n	8007248 <_scanf_float+0x90>
 8007292:	290e      	cmp	r1, #14
 8007294:	d8c3      	bhi.n	800721e <_scanf_float+0x66>
 8007296:	a001      	add	r0, pc, #4	@ (adr r0, 800729c <_scanf_float+0xe4>)
 8007298:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800729c:	08007357 	.word	0x08007357
 80072a0:	0800721f 	.word	0x0800721f
 80072a4:	08007357 	.word	0x08007357
 80072a8:	080073e7 	.word	0x080073e7
 80072ac:	0800721f 	.word	0x0800721f
 80072b0:	080072f9 	.word	0x080072f9
 80072b4:	0800733d 	.word	0x0800733d
 80072b8:	0800733d 	.word	0x0800733d
 80072bc:	0800733d 	.word	0x0800733d
 80072c0:	0800733d 	.word	0x0800733d
 80072c4:	0800733d 	.word	0x0800733d
 80072c8:	0800733d 	.word	0x0800733d
 80072cc:	0800733d 	.word	0x0800733d
 80072d0:	0800733d 	.word	0x0800733d
 80072d4:	0800733d 	.word	0x0800733d
 80072d8:	2b6e      	cmp	r3, #110	@ 0x6e
 80072da:	d809      	bhi.n	80072f0 <_scanf_float+0x138>
 80072dc:	2b60      	cmp	r3, #96	@ 0x60
 80072de:	d8b1      	bhi.n	8007244 <_scanf_float+0x8c>
 80072e0:	2b54      	cmp	r3, #84	@ 0x54
 80072e2:	d07b      	beq.n	80073dc <_scanf_float+0x224>
 80072e4:	2b59      	cmp	r3, #89	@ 0x59
 80072e6:	d19a      	bne.n	800721e <_scanf_float+0x66>
 80072e8:	2d07      	cmp	r5, #7
 80072ea:	d198      	bne.n	800721e <_scanf_float+0x66>
 80072ec:	2508      	movs	r5, #8
 80072ee:	e02f      	b.n	8007350 <_scanf_float+0x198>
 80072f0:	2b74      	cmp	r3, #116	@ 0x74
 80072f2:	d073      	beq.n	80073dc <_scanf_float+0x224>
 80072f4:	2b79      	cmp	r3, #121	@ 0x79
 80072f6:	e7f6      	b.n	80072e6 <_scanf_float+0x12e>
 80072f8:	6821      	ldr	r1, [r4, #0]
 80072fa:	05c8      	lsls	r0, r1, #23
 80072fc:	d51e      	bpl.n	800733c <_scanf_float+0x184>
 80072fe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007302:	6021      	str	r1, [r4, #0]
 8007304:	3701      	adds	r7, #1
 8007306:	f1bb 0f00 	cmp.w	fp, #0
 800730a:	d003      	beq.n	8007314 <_scanf_float+0x15c>
 800730c:	3201      	adds	r2, #1
 800730e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007312:	60a2      	str	r2, [r4, #8]
 8007314:	68a3      	ldr	r3, [r4, #8]
 8007316:	3b01      	subs	r3, #1
 8007318:	60a3      	str	r3, [r4, #8]
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	3301      	adds	r3, #1
 800731e:	6123      	str	r3, [r4, #16]
 8007320:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007324:	3b01      	subs	r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	f8c9 3004 	str.w	r3, [r9, #4]
 800732c:	f340 8082 	ble.w	8007434 <_scanf_float+0x27c>
 8007330:	f8d9 3000 	ldr.w	r3, [r9]
 8007334:	3301      	adds	r3, #1
 8007336:	f8c9 3000 	str.w	r3, [r9]
 800733a:	e762      	b.n	8007202 <_scanf_float+0x4a>
 800733c:	eb1a 0105 	adds.w	r1, sl, r5
 8007340:	f47f af6d 	bne.w	800721e <_scanf_float+0x66>
 8007344:	6822      	ldr	r2, [r4, #0]
 8007346:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800734a:	6022      	str	r2, [r4, #0]
 800734c:	460d      	mov	r5, r1
 800734e:	468a      	mov	sl, r1
 8007350:	f806 3b01 	strb.w	r3, [r6], #1
 8007354:	e7de      	b.n	8007314 <_scanf_float+0x15c>
 8007356:	6822      	ldr	r2, [r4, #0]
 8007358:	0610      	lsls	r0, r2, #24
 800735a:	f57f af60 	bpl.w	800721e <_scanf_float+0x66>
 800735e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007362:	6022      	str	r2, [r4, #0]
 8007364:	e7f4      	b.n	8007350 <_scanf_float+0x198>
 8007366:	f1ba 0f00 	cmp.w	sl, #0
 800736a:	d10c      	bne.n	8007386 <_scanf_float+0x1ce>
 800736c:	b977      	cbnz	r7, 800738c <_scanf_float+0x1d4>
 800736e:	6822      	ldr	r2, [r4, #0]
 8007370:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007374:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007378:	d108      	bne.n	800738c <_scanf_float+0x1d4>
 800737a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800737e:	6022      	str	r2, [r4, #0]
 8007380:	f04f 0a01 	mov.w	sl, #1
 8007384:	e7e4      	b.n	8007350 <_scanf_float+0x198>
 8007386:	f1ba 0f02 	cmp.w	sl, #2
 800738a:	d050      	beq.n	800742e <_scanf_float+0x276>
 800738c:	2d01      	cmp	r5, #1
 800738e:	d002      	beq.n	8007396 <_scanf_float+0x1de>
 8007390:	2d04      	cmp	r5, #4
 8007392:	f47f af44 	bne.w	800721e <_scanf_float+0x66>
 8007396:	3501      	adds	r5, #1
 8007398:	b2ed      	uxtb	r5, r5
 800739a:	e7d9      	b.n	8007350 <_scanf_float+0x198>
 800739c:	f1ba 0f01 	cmp.w	sl, #1
 80073a0:	f47f af3d 	bne.w	800721e <_scanf_float+0x66>
 80073a4:	f04f 0a02 	mov.w	sl, #2
 80073a8:	e7d2      	b.n	8007350 <_scanf_float+0x198>
 80073aa:	b975      	cbnz	r5, 80073ca <_scanf_float+0x212>
 80073ac:	2f00      	cmp	r7, #0
 80073ae:	f47f af37 	bne.w	8007220 <_scanf_float+0x68>
 80073b2:	6822      	ldr	r2, [r4, #0]
 80073b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80073b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80073bc:	f040 8103 	bne.w	80075c6 <_scanf_float+0x40e>
 80073c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80073c4:	6022      	str	r2, [r4, #0]
 80073c6:	2501      	movs	r5, #1
 80073c8:	e7c2      	b.n	8007350 <_scanf_float+0x198>
 80073ca:	2d03      	cmp	r5, #3
 80073cc:	d0e3      	beq.n	8007396 <_scanf_float+0x1de>
 80073ce:	2d05      	cmp	r5, #5
 80073d0:	e7df      	b.n	8007392 <_scanf_float+0x1da>
 80073d2:	2d02      	cmp	r5, #2
 80073d4:	f47f af23 	bne.w	800721e <_scanf_float+0x66>
 80073d8:	2503      	movs	r5, #3
 80073da:	e7b9      	b.n	8007350 <_scanf_float+0x198>
 80073dc:	2d06      	cmp	r5, #6
 80073de:	f47f af1e 	bne.w	800721e <_scanf_float+0x66>
 80073e2:	2507      	movs	r5, #7
 80073e4:	e7b4      	b.n	8007350 <_scanf_float+0x198>
 80073e6:	6822      	ldr	r2, [r4, #0]
 80073e8:	0591      	lsls	r1, r2, #22
 80073ea:	f57f af18 	bpl.w	800721e <_scanf_float+0x66>
 80073ee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80073f2:	6022      	str	r2, [r4, #0]
 80073f4:	9702      	str	r7, [sp, #8]
 80073f6:	e7ab      	b.n	8007350 <_scanf_float+0x198>
 80073f8:	6822      	ldr	r2, [r4, #0]
 80073fa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80073fe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007402:	d005      	beq.n	8007410 <_scanf_float+0x258>
 8007404:	0550      	lsls	r0, r2, #21
 8007406:	f57f af0a 	bpl.w	800721e <_scanf_float+0x66>
 800740a:	2f00      	cmp	r7, #0
 800740c:	f000 80db 	beq.w	80075c6 <_scanf_float+0x40e>
 8007410:	0591      	lsls	r1, r2, #22
 8007412:	bf58      	it	pl
 8007414:	9902      	ldrpl	r1, [sp, #8]
 8007416:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800741a:	bf58      	it	pl
 800741c:	1a79      	subpl	r1, r7, r1
 800741e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007422:	bf58      	it	pl
 8007424:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007428:	6022      	str	r2, [r4, #0]
 800742a:	2700      	movs	r7, #0
 800742c:	e790      	b.n	8007350 <_scanf_float+0x198>
 800742e:	f04f 0a03 	mov.w	sl, #3
 8007432:	e78d      	b.n	8007350 <_scanf_float+0x198>
 8007434:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007438:	4649      	mov	r1, r9
 800743a:	4640      	mov	r0, r8
 800743c:	4798      	blx	r3
 800743e:	2800      	cmp	r0, #0
 8007440:	f43f aedf 	beq.w	8007202 <_scanf_float+0x4a>
 8007444:	e6eb      	b.n	800721e <_scanf_float+0x66>
 8007446:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800744a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800744e:	464a      	mov	r2, r9
 8007450:	4640      	mov	r0, r8
 8007452:	4798      	blx	r3
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	3b01      	subs	r3, #1
 8007458:	6123      	str	r3, [r4, #16]
 800745a:	e6eb      	b.n	8007234 <_scanf_float+0x7c>
 800745c:	1e6b      	subs	r3, r5, #1
 800745e:	2b06      	cmp	r3, #6
 8007460:	d824      	bhi.n	80074ac <_scanf_float+0x2f4>
 8007462:	2d02      	cmp	r5, #2
 8007464:	d836      	bhi.n	80074d4 <_scanf_float+0x31c>
 8007466:	9b01      	ldr	r3, [sp, #4]
 8007468:	429e      	cmp	r6, r3
 800746a:	f67f aee7 	bls.w	800723c <_scanf_float+0x84>
 800746e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007472:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007476:	464a      	mov	r2, r9
 8007478:	4640      	mov	r0, r8
 800747a:	4798      	blx	r3
 800747c:	6923      	ldr	r3, [r4, #16]
 800747e:	3b01      	subs	r3, #1
 8007480:	6123      	str	r3, [r4, #16]
 8007482:	e7f0      	b.n	8007466 <_scanf_float+0x2ae>
 8007484:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007488:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800748c:	464a      	mov	r2, r9
 800748e:	4640      	mov	r0, r8
 8007490:	4798      	blx	r3
 8007492:	6923      	ldr	r3, [r4, #16]
 8007494:	3b01      	subs	r3, #1
 8007496:	6123      	str	r3, [r4, #16]
 8007498:	f10a 3aff 	add.w	sl, sl, #4294967295
 800749c:	fa5f fa8a 	uxtb.w	sl, sl
 80074a0:	f1ba 0f02 	cmp.w	sl, #2
 80074a4:	d1ee      	bne.n	8007484 <_scanf_float+0x2cc>
 80074a6:	3d03      	subs	r5, #3
 80074a8:	b2ed      	uxtb	r5, r5
 80074aa:	1b76      	subs	r6, r6, r5
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	05da      	lsls	r2, r3, #23
 80074b0:	d530      	bpl.n	8007514 <_scanf_float+0x35c>
 80074b2:	055b      	lsls	r3, r3, #21
 80074b4:	d511      	bpl.n	80074da <_scanf_float+0x322>
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	429e      	cmp	r6, r3
 80074ba:	f67f aebf 	bls.w	800723c <_scanf_float+0x84>
 80074be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074c6:	464a      	mov	r2, r9
 80074c8:	4640      	mov	r0, r8
 80074ca:	4798      	blx	r3
 80074cc:	6923      	ldr	r3, [r4, #16]
 80074ce:	3b01      	subs	r3, #1
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	e7f0      	b.n	80074b6 <_scanf_float+0x2fe>
 80074d4:	46aa      	mov	sl, r5
 80074d6:	46b3      	mov	fp, r6
 80074d8:	e7de      	b.n	8007498 <_scanf_float+0x2e0>
 80074da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80074de:	6923      	ldr	r3, [r4, #16]
 80074e0:	2965      	cmp	r1, #101	@ 0x65
 80074e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80074e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80074ea:	6123      	str	r3, [r4, #16]
 80074ec:	d00c      	beq.n	8007508 <_scanf_float+0x350>
 80074ee:	2945      	cmp	r1, #69	@ 0x45
 80074f0:	d00a      	beq.n	8007508 <_scanf_float+0x350>
 80074f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074f6:	464a      	mov	r2, r9
 80074f8:	4640      	mov	r0, r8
 80074fa:	4798      	blx	r3
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007502:	3b01      	subs	r3, #1
 8007504:	1eb5      	subs	r5, r6, #2
 8007506:	6123      	str	r3, [r4, #16]
 8007508:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800750c:	464a      	mov	r2, r9
 800750e:	4640      	mov	r0, r8
 8007510:	4798      	blx	r3
 8007512:	462e      	mov	r6, r5
 8007514:	6822      	ldr	r2, [r4, #0]
 8007516:	f012 0210 	ands.w	r2, r2, #16
 800751a:	d001      	beq.n	8007520 <_scanf_float+0x368>
 800751c:	2000      	movs	r0, #0
 800751e:	e68e      	b.n	800723e <_scanf_float+0x86>
 8007520:	7032      	strb	r2, [r6, #0]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800752c:	d125      	bne.n	800757a <_scanf_float+0x3c2>
 800752e:	9b02      	ldr	r3, [sp, #8]
 8007530:	429f      	cmp	r7, r3
 8007532:	d00a      	beq.n	800754a <_scanf_float+0x392>
 8007534:	1bda      	subs	r2, r3, r7
 8007536:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800753a:	429e      	cmp	r6, r3
 800753c:	bf28      	it	cs
 800753e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007542:	4922      	ldr	r1, [pc, #136]	@ (80075cc <_scanf_float+0x414>)
 8007544:	4630      	mov	r0, r6
 8007546:	f000 f907 	bl	8007758 <siprintf>
 800754a:	9901      	ldr	r1, [sp, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	4640      	mov	r0, r8
 8007550:	f002 fce6 	bl	8009f20 <_strtod_r>
 8007554:	9b03      	ldr	r3, [sp, #12]
 8007556:	6821      	ldr	r1, [r4, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f011 0f02 	tst.w	r1, #2
 800755e:	ec57 6b10 	vmov	r6, r7, d0
 8007562:	f103 0204 	add.w	r2, r3, #4
 8007566:	d015      	beq.n	8007594 <_scanf_float+0x3dc>
 8007568:	9903      	ldr	r1, [sp, #12]
 800756a:	600a      	str	r2, [r1, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	e9c3 6700 	strd	r6, r7, [r3]
 8007572:	68e3      	ldr	r3, [r4, #12]
 8007574:	3301      	adds	r3, #1
 8007576:	60e3      	str	r3, [r4, #12]
 8007578:	e7d0      	b.n	800751c <_scanf_float+0x364>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d0e4      	beq.n	800754a <_scanf_float+0x392>
 8007580:	9905      	ldr	r1, [sp, #20]
 8007582:	230a      	movs	r3, #10
 8007584:	3101      	adds	r1, #1
 8007586:	4640      	mov	r0, r8
 8007588:	f002 fd4a 	bl	800a020 <_strtol_r>
 800758c:	9b04      	ldr	r3, [sp, #16]
 800758e:	9e05      	ldr	r6, [sp, #20]
 8007590:	1ac2      	subs	r2, r0, r3
 8007592:	e7d0      	b.n	8007536 <_scanf_float+0x37e>
 8007594:	f011 0f04 	tst.w	r1, #4
 8007598:	9903      	ldr	r1, [sp, #12]
 800759a:	600a      	str	r2, [r1, #0]
 800759c:	d1e6      	bne.n	800756c <_scanf_float+0x3b4>
 800759e:	681d      	ldr	r5, [r3, #0]
 80075a0:	4632      	mov	r2, r6
 80075a2:	463b      	mov	r3, r7
 80075a4:	4630      	mov	r0, r6
 80075a6:	4639      	mov	r1, r7
 80075a8:	f7f9 fad8 	bl	8000b5c <__aeabi_dcmpun>
 80075ac:	b128      	cbz	r0, 80075ba <_scanf_float+0x402>
 80075ae:	4808      	ldr	r0, [pc, #32]	@ (80075d0 <_scanf_float+0x418>)
 80075b0:	f000 fa8c 	bl	8007acc <nanf>
 80075b4:	ed85 0a00 	vstr	s0, [r5]
 80075b8:	e7db      	b.n	8007572 <_scanf_float+0x3ba>
 80075ba:	4630      	mov	r0, r6
 80075bc:	4639      	mov	r1, r7
 80075be:	f7f9 fb2b 	bl	8000c18 <__aeabi_d2f>
 80075c2:	6028      	str	r0, [r5, #0]
 80075c4:	e7d5      	b.n	8007572 <_scanf_float+0x3ba>
 80075c6:	2700      	movs	r7, #0
 80075c8:	e62e      	b.n	8007228 <_scanf_float+0x70>
 80075ca:	bf00      	nop
 80075cc:	0800bb66 	.word	0x0800bb66
 80075d0:	0800bc17 	.word	0x0800bc17

080075d4 <std>:
 80075d4:	2300      	movs	r3, #0
 80075d6:	b510      	push	{r4, lr}
 80075d8:	4604      	mov	r4, r0
 80075da:	e9c0 3300 	strd	r3, r3, [r0]
 80075de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075e2:	6083      	str	r3, [r0, #8]
 80075e4:	8181      	strh	r1, [r0, #12]
 80075e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80075e8:	81c2      	strh	r2, [r0, #14]
 80075ea:	6183      	str	r3, [r0, #24]
 80075ec:	4619      	mov	r1, r3
 80075ee:	2208      	movs	r2, #8
 80075f0:	305c      	adds	r0, #92	@ 0x5c
 80075f2:	f000 f981 	bl	80078f8 <memset>
 80075f6:	4b0d      	ldr	r3, [pc, #52]	@ (800762c <std+0x58>)
 80075f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80075fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007630 <std+0x5c>)
 80075fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007634 <std+0x60>)
 8007600:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007602:	4b0d      	ldr	r3, [pc, #52]	@ (8007638 <std+0x64>)
 8007604:	6323      	str	r3, [r4, #48]	@ 0x30
 8007606:	4b0d      	ldr	r3, [pc, #52]	@ (800763c <std+0x68>)
 8007608:	6224      	str	r4, [r4, #32]
 800760a:	429c      	cmp	r4, r3
 800760c:	d006      	beq.n	800761c <std+0x48>
 800760e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007612:	4294      	cmp	r4, r2
 8007614:	d002      	beq.n	800761c <std+0x48>
 8007616:	33d0      	adds	r3, #208	@ 0xd0
 8007618:	429c      	cmp	r4, r3
 800761a:	d105      	bne.n	8007628 <std+0x54>
 800761c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007624:	f000 ba40 	b.w	8007aa8 <__retarget_lock_init_recursive>
 8007628:	bd10      	pop	{r4, pc}
 800762a:	bf00      	nop
 800762c:	080077f5 	.word	0x080077f5
 8007630:	0800781b 	.word	0x0800781b
 8007634:	08007853 	.word	0x08007853
 8007638:	08007877 	.word	0x08007877
 800763c:	20000b1c 	.word	0x20000b1c

08007640 <stdio_exit_handler>:
 8007640:	4a02      	ldr	r2, [pc, #8]	@ (800764c <stdio_exit_handler+0xc>)
 8007642:	4903      	ldr	r1, [pc, #12]	@ (8007650 <stdio_exit_handler+0x10>)
 8007644:	4803      	ldr	r0, [pc, #12]	@ (8007654 <stdio_exit_handler+0x14>)
 8007646:	f000 b869 	b.w	800771c <_fwalk_sglue>
 800764a:	bf00      	nop
 800764c:	20000024 	.word	0x20000024
 8007650:	0800aa19 	.word	0x0800aa19
 8007654:	20000034 	.word	0x20000034

08007658 <cleanup_stdio>:
 8007658:	6841      	ldr	r1, [r0, #4]
 800765a:	4b0c      	ldr	r3, [pc, #48]	@ (800768c <cleanup_stdio+0x34>)
 800765c:	4299      	cmp	r1, r3
 800765e:	b510      	push	{r4, lr}
 8007660:	4604      	mov	r4, r0
 8007662:	d001      	beq.n	8007668 <cleanup_stdio+0x10>
 8007664:	f003 f9d8 	bl	800aa18 <_fflush_r>
 8007668:	68a1      	ldr	r1, [r4, #8]
 800766a:	4b09      	ldr	r3, [pc, #36]	@ (8007690 <cleanup_stdio+0x38>)
 800766c:	4299      	cmp	r1, r3
 800766e:	d002      	beq.n	8007676 <cleanup_stdio+0x1e>
 8007670:	4620      	mov	r0, r4
 8007672:	f003 f9d1 	bl	800aa18 <_fflush_r>
 8007676:	68e1      	ldr	r1, [r4, #12]
 8007678:	4b06      	ldr	r3, [pc, #24]	@ (8007694 <cleanup_stdio+0x3c>)
 800767a:	4299      	cmp	r1, r3
 800767c:	d004      	beq.n	8007688 <cleanup_stdio+0x30>
 800767e:	4620      	mov	r0, r4
 8007680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007684:	f003 b9c8 	b.w	800aa18 <_fflush_r>
 8007688:	bd10      	pop	{r4, pc}
 800768a:	bf00      	nop
 800768c:	20000b1c 	.word	0x20000b1c
 8007690:	20000b84 	.word	0x20000b84
 8007694:	20000bec 	.word	0x20000bec

08007698 <global_stdio_init.part.0>:
 8007698:	b510      	push	{r4, lr}
 800769a:	4b0b      	ldr	r3, [pc, #44]	@ (80076c8 <global_stdio_init.part.0+0x30>)
 800769c:	4c0b      	ldr	r4, [pc, #44]	@ (80076cc <global_stdio_init.part.0+0x34>)
 800769e:	4a0c      	ldr	r2, [pc, #48]	@ (80076d0 <global_stdio_init.part.0+0x38>)
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	4620      	mov	r0, r4
 80076a4:	2200      	movs	r2, #0
 80076a6:	2104      	movs	r1, #4
 80076a8:	f7ff ff94 	bl	80075d4 <std>
 80076ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076b0:	2201      	movs	r2, #1
 80076b2:	2109      	movs	r1, #9
 80076b4:	f7ff ff8e 	bl	80075d4 <std>
 80076b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076bc:	2202      	movs	r2, #2
 80076be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076c2:	2112      	movs	r1, #18
 80076c4:	f7ff bf86 	b.w	80075d4 <std>
 80076c8:	20000c54 	.word	0x20000c54
 80076cc:	20000b1c 	.word	0x20000b1c
 80076d0:	08007641 	.word	0x08007641

080076d4 <__sfp_lock_acquire>:
 80076d4:	4801      	ldr	r0, [pc, #4]	@ (80076dc <__sfp_lock_acquire+0x8>)
 80076d6:	f000 b9e8 	b.w	8007aaa <__retarget_lock_acquire_recursive>
 80076da:	bf00      	nop
 80076dc:	20000c5d 	.word	0x20000c5d

080076e0 <__sfp_lock_release>:
 80076e0:	4801      	ldr	r0, [pc, #4]	@ (80076e8 <__sfp_lock_release+0x8>)
 80076e2:	f000 b9e3 	b.w	8007aac <__retarget_lock_release_recursive>
 80076e6:	bf00      	nop
 80076e8:	20000c5d 	.word	0x20000c5d

080076ec <__sinit>:
 80076ec:	b510      	push	{r4, lr}
 80076ee:	4604      	mov	r4, r0
 80076f0:	f7ff fff0 	bl	80076d4 <__sfp_lock_acquire>
 80076f4:	6a23      	ldr	r3, [r4, #32]
 80076f6:	b11b      	cbz	r3, 8007700 <__sinit+0x14>
 80076f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076fc:	f7ff bff0 	b.w	80076e0 <__sfp_lock_release>
 8007700:	4b04      	ldr	r3, [pc, #16]	@ (8007714 <__sinit+0x28>)
 8007702:	6223      	str	r3, [r4, #32]
 8007704:	4b04      	ldr	r3, [pc, #16]	@ (8007718 <__sinit+0x2c>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1f5      	bne.n	80076f8 <__sinit+0xc>
 800770c:	f7ff ffc4 	bl	8007698 <global_stdio_init.part.0>
 8007710:	e7f2      	b.n	80076f8 <__sinit+0xc>
 8007712:	bf00      	nop
 8007714:	08007659 	.word	0x08007659
 8007718:	20000c54 	.word	0x20000c54

0800771c <_fwalk_sglue>:
 800771c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007720:	4607      	mov	r7, r0
 8007722:	4688      	mov	r8, r1
 8007724:	4614      	mov	r4, r2
 8007726:	2600      	movs	r6, #0
 8007728:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800772c:	f1b9 0901 	subs.w	r9, r9, #1
 8007730:	d505      	bpl.n	800773e <_fwalk_sglue+0x22>
 8007732:	6824      	ldr	r4, [r4, #0]
 8007734:	2c00      	cmp	r4, #0
 8007736:	d1f7      	bne.n	8007728 <_fwalk_sglue+0xc>
 8007738:	4630      	mov	r0, r6
 800773a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800773e:	89ab      	ldrh	r3, [r5, #12]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d907      	bls.n	8007754 <_fwalk_sglue+0x38>
 8007744:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007748:	3301      	adds	r3, #1
 800774a:	d003      	beq.n	8007754 <_fwalk_sglue+0x38>
 800774c:	4629      	mov	r1, r5
 800774e:	4638      	mov	r0, r7
 8007750:	47c0      	blx	r8
 8007752:	4306      	orrs	r6, r0
 8007754:	3568      	adds	r5, #104	@ 0x68
 8007756:	e7e9      	b.n	800772c <_fwalk_sglue+0x10>

08007758 <siprintf>:
 8007758:	b40e      	push	{r1, r2, r3}
 800775a:	b510      	push	{r4, lr}
 800775c:	b09d      	sub	sp, #116	@ 0x74
 800775e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007760:	9002      	str	r0, [sp, #8]
 8007762:	9006      	str	r0, [sp, #24]
 8007764:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007768:	480a      	ldr	r0, [pc, #40]	@ (8007794 <siprintf+0x3c>)
 800776a:	9107      	str	r1, [sp, #28]
 800776c:	9104      	str	r1, [sp, #16]
 800776e:	490a      	ldr	r1, [pc, #40]	@ (8007798 <siprintf+0x40>)
 8007770:	f853 2b04 	ldr.w	r2, [r3], #4
 8007774:	9105      	str	r1, [sp, #20]
 8007776:	2400      	movs	r4, #0
 8007778:	a902      	add	r1, sp, #8
 800777a:	6800      	ldr	r0, [r0, #0]
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007780:	f002 fcac 	bl	800a0dc <_svfiprintf_r>
 8007784:	9b02      	ldr	r3, [sp, #8]
 8007786:	701c      	strb	r4, [r3, #0]
 8007788:	b01d      	add	sp, #116	@ 0x74
 800778a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800778e:	b003      	add	sp, #12
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	20000030 	.word	0x20000030
 8007798:	ffff0208 	.word	0xffff0208

0800779c <siscanf>:
 800779c:	b40e      	push	{r1, r2, r3}
 800779e:	b570      	push	{r4, r5, r6, lr}
 80077a0:	b09d      	sub	sp, #116	@ 0x74
 80077a2:	ac21      	add	r4, sp, #132	@ 0x84
 80077a4:	2500      	movs	r5, #0
 80077a6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80077aa:	f854 6b04 	ldr.w	r6, [r4], #4
 80077ae:	f8ad 2014 	strh.w	r2, [sp, #20]
 80077b2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80077b4:	9002      	str	r0, [sp, #8]
 80077b6:	9006      	str	r0, [sp, #24]
 80077b8:	f7f8 fd72 	bl	80002a0 <strlen>
 80077bc:	4b0b      	ldr	r3, [pc, #44]	@ (80077ec <siscanf+0x50>)
 80077be:	9003      	str	r0, [sp, #12]
 80077c0:	9007      	str	r0, [sp, #28]
 80077c2:	480b      	ldr	r0, [pc, #44]	@ (80077f0 <siscanf+0x54>)
 80077c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80077ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80077ce:	4632      	mov	r2, r6
 80077d0:	4623      	mov	r3, r4
 80077d2:	a902      	add	r1, sp, #8
 80077d4:	6800      	ldr	r0, [r0, #0]
 80077d6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80077d8:	9514      	str	r5, [sp, #80]	@ 0x50
 80077da:	9401      	str	r4, [sp, #4]
 80077dc:	f002 fdd4 	bl	800a388 <__ssvfiscanf_r>
 80077e0:	b01d      	add	sp, #116	@ 0x74
 80077e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80077e6:	b003      	add	sp, #12
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	08007817 	.word	0x08007817
 80077f0:	20000030 	.word	0x20000030

080077f4 <__sread>:
 80077f4:	b510      	push	{r4, lr}
 80077f6:	460c      	mov	r4, r1
 80077f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077fc:	f000 f906 	bl	8007a0c <_read_r>
 8007800:	2800      	cmp	r0, #0
 8007802:	bfab      	itete	ge
 8007804:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007806:	89a3      	ldrhlt	r3, [r4, #12]
 8007808:	181b      	addge	r3, r3, r0
 800780a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800780e:	bfac      	ite	ge
 8007810:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007812:	81a3      	strhlt	r3, [r4, #12]
 8007814:	bd10      	pop	{r4, pc}

08007816 <__seofread>:
 8007816:	2000      	movs	r0, #0
 8007818:	4770      	bx	lr

0800781a <__swrite>:
 800781a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800781e:	461f      	mov	r7, r3
 8007820:	898b      	ldrh	r3, [r1, #12]
 8007822:	05db      	lsls	r3, r3, #23
 8007824:	4605      	mov	r5, r0
 8007826:	460c      	mov	r4, r1
 8007828:	4616      	mov	r6, r2
 800782a:	d505      	bpl.n	8007838 <__swrite+0x1e>
 800782c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007830:	2302      	movs	r3, #2
 8007832:	2200      	movs	r2, #0
 8007834:	f000 f8d8 	bl	80079e8 <_lseek_r>
 8007838:	89a3      	ldrh	r3, [r4, #12]
 800783a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800783e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007842:	81a3      	strh	r3, [r4, #12]
 8007844:	4632      	mov	r2, r6
 8007846:	463b      	mov	r3, r7
 8007848:	4628      	mov	r0, r5
 800784a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800784e:	f000 b8ef 	b.w	8007a30 <_write_r>

08007852 <__sseek>:
 8007852:	b510      	push	{r4, lr}
 8007854:	460c      	mov	r4, r1
 8007856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785a:	f000 f8c5 	bl	80079e8 <_lseek_r>
 800785e:	1c43      	adds	r3, r0, #1
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	bf15      	itete	ne
 8007864:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007866:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800786a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800786e:	81a3      	strheq	r3, [r4, #12]
 8007870:	bf18      	it	ne
 8007872:	81a3      	strhne	r3, [r4, #12]
 8007874:	bd10      	pop	{r4, pc}

08007876 <__sclose>:
 8007876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787a:	f000 b8a5 	b.w	80079c8 <_close_r>

0800787e <_vsniprintf_r>:
 800787e:	b530      	push	{r4, r5, lr}
 8007880:	4614      	mov	r4, r2
 8007882:	2c00      	cmp	r4, #0
 8007884:	b09b      	sub	sp, #108	@ 0x6c
 8007886:	4605      	mov	r5, r0
 8007888:	461a      	mov	r2, r3
 800788a:	da05      	bge.n	8007898 <_vsniprintf_r+0x1a>
 800788c:	238b      	movs	r3, #139	@ 0x8b
 800788e:	6003      	str	r3, [r0, #0]
 8007890:	f04f 30ff 	mov.w	r0, #4294967295
 8007894:	b01b      	add	sp, #108	@ 0x6c
 8007896:	bd30      	pop	{r4, r5, pc}
 8007898:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800789c:	f8ad 300c 	strh.w	r3, [sp, #12]
 80078a0:	f04f 0300 	mov.w	r3, #0
 80078a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80078a6:	bf14      	ite	ne
 80078a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80078ac:	4623      	moveq	r3, r4
 80078ae:	9302      	str	r3, [sp, #8]
 80078b0:	9305      	str	r3, [sp, #20]
 80078b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80078b6:	9100      	str	r1, [sp, #0]
 80078b8:	9104      	str	r1, [sp, #16]
 80078ba:	f8ad 300e 	strh.w	r3, [sp, #14]
 80078be:	4669      	mov	r1, sp
 80078c0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80078c2:	f002 fc0b 	bl	800a0dc <_svfiprintf_r>
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	bfbc      	itt	lt
 80078ca:	238b      	movlt	r3, #139	@ 0x8b
 80078cc:	602b      	strlt	r3, [r5, #0]
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	d0e0      	beq.n	8007894 <_vsniprintf_r+0x16>
 80078d2:	9b00      	ldr	r3, [sp, #0]
 80078d4:	2200      	movs	r2, #0
 80078d6:	701a      	strb	r2, [r3, #0]
 80078d8:	e7dc      	b.n	8007894 <_vsniprintf_r+0x16>
	...

080078dc <vsniprintf>:
 80078dc:	b507      	push	{r0, r1, r2, lr}
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	4613      	mov	r3, r2
 80078e2:	460a      	mov	r2, r1
 80078e4:	4601      	mov	r1, r0
 80078e6:	4803      	ldr	r0, [pc, #12]	@ (80078f4 <vsniprintf+0x18>)
 80078e8:	6800      	ldr	r0, [r0, #0]
 80078ea:	f7ff ffc8 	bl	800787e <_vsniprintf_r>
 80078ee:	b003      	add	sp, #12
 80078f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80078f4:	20000030 	.word	0x20000030

080078f8 <memset>:
 80078f8:	4402      	add	r2, r0
 80078fa:	4603      	mov	r3, r0
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d100      	bne.n	8007902 <memset+0xa>
 8007900:	4770      	bx	lr
 8007902:	f803 1b01 	strb.w	r1, [r3], #1
 8007906:	e7f9      	b.n	80078fc <memset+0x4>

08007908 <strtok>:
 8007908:	4b16      	ldr	r3, [pc, #88]	@ (8007964 <strtok+0x5c>)
 800790a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800790e:	681f      	ldr	r7, [r3, #0]
 8007910:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007912:	4605      	mov	r5, r0
 8007914:	460e      	mov	r6, r1
 8007916:	b9ec      	cbnz	r4, 8007954 <strtok+0x4c>
 8007918:	2050      	movs	r0, #80	@ 0x50
 800791a:	f000 ff9f 	bl	800885c <malloc>
 800791e:	4602      	mov	r2, r0
 8007920:	6478      	str	r0, [r7, #68]	@ 0x44
 8007922:	b920      	cbnz	r0, 800792e <strtok+0x26>
 8007924:	4b10      	ldr	r3, [pc, #64]	@ (8007968 <strtok+0x60>)
 8007926:	4811      	ldr	r0, [pc, #68]	@ (800796c <strtok+0x64>)
 8007928:	215b      	movs	r1, #91	@ 0x5b
 800792a:	f000 f8d5 	bl	8007ad8 <__assert_func>
 800792e:	e9c0 4400 	strd	r4, r4, [r0]
 8007932:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007936:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800793a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800793e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007942:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007946:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800794a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800794e:	6184      	str	r4, [r0, #24]
 8007950:	7704      	strb	r4, [r0, #28]
 8007952:	6244      	str	r4, [r0, #36]	@ 0x24
 8007954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007956:	4631      	mov	r1, r6
 8007958:	4628      	mov	r0, r5
 800795a:	2301      	movs	r3, #1
 800795c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007960:	f000 b806 	b.w	8007970 <__strtok_r>
 8007964:	20000030 	.word	0x20000030
 8007968:	0800bb6b 	.word	0x0800bb6b
 800796c:	0800bb82 	.word	0x0800bb82

08007970 <__strtok_r>:
 8007970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007972:	4604      	mov	r4, r0
 8007974:	b908      	cbnz	r0, 800797a <__strtok_r+0xa>
 8007976:	6814      	ldr	r4, [r2, #0]
 8007978:	b144      	cbz	r4, 800798c <__strtok_r+0x1c>
 800797a:	4620      	mov	r0, r4
 800797c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007980:	460f      	mov	r7, r1
 8007982:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007986:	b91e      	cbnz	r6, 8007990 <__strtok_r+0x20>
 8007988:	b965      	cbnz	r5, 80079a4 <__strtok_r+0x34>
 800798a:	6015      	str	r5, [r2, #0]
 800798c:	2000      	movs	r0, #0
 800798e:	e005      	b.n	800799c <__strtok_r+0x2c>
 8007990:	42b5      	cmp	r5, r6
 8007992:	d1f6      	bne.n	8007982 <__strtok_r+0x12>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1f0      	bne.n	800797a <__strtok_r+0xa>
 8007998:	6014      	str	r4, [r2, #0]
 800799a:	7003      	strb	r3, [r0, #0]
 800799c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800799e:	461c      	mov	r4, r3
 80079a0:	e00c      	b.n	80079bc <__strtok_r+0x4c>
 80079a2:	b91d      	cbnz	r5, 80079ac <__strtok_r+0x3c>
 80079a4:	4627      	mov	r7, r4
 80079a6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079aa:	460e      	mov	r6, r1
 80079ac:	f816 5b01 	ldrb.w	r5, [r6], #1
 80079b0:	42ab      	cmp	r3, r5
 80079b2:	d1f6      	bne.n	80079a2 <__strtok_r+0x32>
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d0f2      	beq.n	800799e <__strtok_r+0x2e>
 80079b8:	2300      	movs	r3, #0
 80079ba:	703b      	strb	r3, [r7, #0]
 80079bc:	6014      	str	r4, [r2, #0]
 80079be:	e7ed      	b.n	800799c <__strtok_r+0x2c>

080079c0 <_localeconv_r>:
 80079c0:	4800      	ldr	r0, [pc, #0]	@ (80079c4 <_localeconv_r+0x4>)
 80079c2:	4770      	bx	lr
 80079c4:	20000170 	.word	0x20000170

080079c8 <_close_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4d06      	ldr	r5, [pc, #24]	@ (80079e4 <_close_r+0x1c>)
 80079cc:	2300      	movs	r3, #0
 80079ce:	4604      	mov	r4, r0
 80079d0:	4608      	mov	r0, r1
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	f7fa fe2c 	bl	8002630 <_close>
 80079d8:	1c43      	adds	r3, r0, #1
 80079da:	d102      	bne.n	80079e2 <_close_r+0x1a>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	b103      	cbz	r3, 80079e2 <_close_r+0x1a>
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	bd38      	pop	{r3, r4, r5, pc}
 80079e4:	20000c58 	.word	0x20000c58

080079e8 <_lseek_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	4d07      	ldr	r5, [pc, #28]	@ (8007a08 <_lseek_r+0x20>)
 80079ec:	4604      	mov	r4, r0
 80079ee:	4608      	mov	r0, r1
 80079f0:	4611      	mov	r1, r2
 80079f2:	2200      	movs	r2, #0
 80079f4:	602a      	str	r2, [r5, #0]
 80079f6:	461a      	mov	r2, r3
 80079f8:	f7fa fe41 	bl	800267e <_lseek>
 80079fc:	1c43      	adds	r3, r0, #1
 80079fe:	d102      	bne.n	8007a06 <_lseek_r+0x1e>
 8007a00:	682b      	ldr	r3, [r5, #0]
 8007a02:	b103      	cbz	r3, 8007a06 <_lseek_r+0x1e>
 8007a04:	6023      	str	r3, [r4, #0]
 8007a06:	bd38      	pop	{r3, r4, r5, pc}
 8007a08:	20000c58 	.word	0x20000c58

08007a0c <_read_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d07      	ldr	r5, [pc, #28]	@ (8007a2c <_read_r+0x20>)
 8007a10:	4604      	mov	r4, r0
 8007a12:	4608      	mov	r0, r1
 8007a14:	4611      	mov	r1, r2
 8007a16:	2200      	movs	r2, #0
 8007a18:	602a      	str	r2, [r5, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	f7fa fdcf 	bl	80025be <_read>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d102      	bne.n	8007a2a <_read_r+0x1e>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b103      	cbz	r3, 8007a2a <_read_r+0x1e>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd38      	pop	{r3, r4, r5, pc}
 8007a2c:	20000c58 	.word	0x20000c58

08007a30 <_write_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4d07      	ldr	r5, [pc, #28]	@ (8007a50 <_write_r+0x20>)
 8007a34:	4604      	mov	r4, r0
 8007a36:	4608      	mov	r0, r1
 8007a38:	4611      	mov	r1, r2
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	602a      	str	r2, [r5, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f7fa fdda 	bl	80025f8 <_write>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_write_r+0x1e>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_write_r+0x1e>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	20000c58 	.word	0x20000c58

08007a54 <__errno>:
 8007a54:	4b01      	ldr	r3, [pc, #4]	@ (8007a5c <__errno+0x8>)
 8007a56:	6818      	ldr	r0, [r3, #0]
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	20000030 	.word	0x20000030

08007a60 <__libc_init_array>:
 8007a60:	b570      	push	{r4, r5, r6, lr}
 8007a62:	4d0d      	ldr	r5, [pc, #52]	@ (8007a98 <__libc_init_array+0x38>)
 8007a64:	4c0d      	ldr	r4, [pc, #52]	@ (8007a9c <__libc_init_array+0x3c>)
 8007a66:	1b64      	subs	r4, r4, r5
 8007a68:	10a4      	asrs	r4, r4, #2
 8007a6a:	2600      	movs	r6, #0
 8007a6c:	42a6      	cmp	r6, r4
 8007a6e:	d109      	bne.n	8007a84 <__libc_init_array+0x24>
 8007a70:	4d0b      	ldr	r5, [pc, #44]	@ (8007aa0 <__libc_init_array+0x40>)
 8007a72:	4c0c      	ldr	r4, [pc, #48]	@ (8007aa4 <__libc_init_array+0x44>)
 8007a74:	f003 ff7a 	bl	800b96c <_init>
 8007a78:	1b64      	subs	r4, r4, r5
 8007a7a:	10a4      	asrs	r4, r4, #2
 8007a7c:	2600      	movs	r6, #0
 8007a7e:	42a6      	cmp	r6, r4
 8007a80:	d105      	bne.n	8007a8e <__libc_init_array+0x2e>
 8007a82:	bd70      	pop	{r4, r5, r6, pc}
 8007a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a88:	4798      	blx	r3
 8007a8a:	3601      	adds	r6, #1
 8007a8c:	e7ee      	b.n	8007a6c <__libc_init_array+0xc>
 8007a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a92:	4798      	blx	r3
 8007a94:	3601      	adds	r6, #1
 8007a96:	e7f2      	b.n	8007a7e <__libc_init_array+0x1e>
 8007a98:	0800bfdc 	.word	0x0800bfdc
 8007a9c:	0800bfdc 	.word	0x0800bfdc
 8007aa0:	0800bfdc 	.word	0x0800bfdc
 8007aa4:	0800bfe0 	.word	0x0800bfe0

08007aa8 <__retarget_lock_init_recursive>:
 8007aa8:	4770      	bx	lr

08007aaa <__retarget_lock_acquire_recursive>:
 8007aaa:	4770      	bx	lr

08007aac <__retarget_lock_release_recursive>:
 8007aac:	4770      	bx	lr

08007aae <memcpy>:
 8007aae:	440a      	add	r2, r1
 8007ab0:	4291      	cmp	r1, r2
 8007ab2:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ab6:	d100      	bne.n	8007aba <memcpy+0xc>
 8007ab8:	4770      	bx	lr
 8007aba:	b510      	push	{r4, lr}
 8007abc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ac0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ac4:	4291      	cmp	r1, r2
 8007ac6:	d1f9      	bne.n	8007abc <memcpy+0xe>
 8007ac8:	bd10      	pop	{r4, pc}
	...

08007acc <nanf>:
 8007acc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007ad4 <nanf+0x8>
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	7fc00000 	.word	0x7fc00000

08007ad8 <__assert_func>:
 8007ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ada:	4614      	mov	r4, r2
 8007adc:	461a      	mov	r2, r3
 8007ade:	4b09      	ldr	r3, [pc, #36]	@ (8007b04 <__assert_func+0x2c>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	68d8      	ldr	r0, [r3, #12]
 8007ae6:	b14c      	cbz	r4, 8007afc <__assert_func+0x24>
 8007ae8:	4b07      	ldr	r3, [pc, #28]	@ (8007b08 <__assert_func+0x30>)
 8007aea:	9100      	str	r1, [sp, #0]
 8007aec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007af0:	4906      	ldr	r1, [pc, #24]	@ (8007b0c <__assert_func+0x34>)
 8007af2:	462b      	mov	r3, r5
 8007af4:	f002 ffb8 	bl	800aa68 <fiprintf>
 8007af8:	f003 f882 	bl	800ac00 <abort>
 8007afc:	4b04      	ldr	r3, [pc, #16]	@ (8007b10 <__assert_func+0x38>)
 8007afe:	461c      	mov	r4, r3
 8007b00:	e7f3      	b.n	8007aea <__assert_func+0x12>
 8007b02:	bf00      	nop
 8007b04:	20000030 	.word	0x20000030
 8007b08:	0800bbdc 	.word	0x0800bbdc
 8007b0c:	0800bbe9 	.word	0x0800bbe9
 8007b10:	0800bc17 	.word	0x0800bc17

08007b14 <quorem>:
 8007b14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	6903      	ldr	r3, [r0, #16]
 8007b1a:	690c      	ldr	r4, [r1, #16]
 8007b1c:	42a3      	cmp	r3, r4
 8007b1e:	4607      	mov	r7, r0
 8007b20:	db7e      	blt.n	8007c20 <quorem+0x10c>
 8007b22:	3c01      	subs	r4, #1
 8007b24:	f101 0814 	add.w	r8, r1, #20
 8007b28:	00a3      	lsls	r3, r4, #2
 8007b2a:	f100 0514 	add.w	r5, r0, #20
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b34:	9301      	str	r3, [sp, #4]
 8007b36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	429a      	cmp	r2, r3
 8007b42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b46:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b4a:	d32e      	bcc.n	8007baa <quorem+0x96>
 8007b4c:	f04f 0a00 	mov.w	sl, #0
 8007b50:	46c4      	mov	ip, r8
 8007b52:	46ae      	mov	lr, r5
 8007b54:	46d3      	mov	fp, sl
 8007b56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b5a:	b298      	uxth	r0, r3
 8007b5c:	fb06 a000 	mla	r0, r6, r0, sl
 8007b60:	0c02      	lsrs	r2, r0, #16
 8007b62:	0c1b      	lsrs	r3, r3, #16
 8007b64:	fb06 2303 	mla	r3, r6, r3, r2
 8007b68:	f8de 2000 	ldr.w	r2, [lr]
 8007b6c:	b280      	uxth	r0, r0
 8007b6e:	b292      	uxth	r2, r2
 8007b70:	1a12      	subs	r2, r2, r0
 8007b72:	445a      	add	r2, fp
 8007b74:	f8de 0000 	ldr.w	r0, [lr]
 8007b78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007b82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b86:	b292      	uxth	r2, r2
 8007b88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007b8c:	45e1      	cmp	r9, ip
 8007b8e:	f84e 2b04 	str.w	r2, [lr], #4
 8007b92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007b96:	d2de      	bcs.n	8007b56 <quorem+0x42>
 8007b98:	9b00      	ldr	r3, [sp, #0]
 8007b9a:	58eb      	ldr	r3, [r5, r3]
 8007b9c:	b92b      	cbnz	r3, 8007baa <quorem+0x96>
 8007b9e:	9b01      	ldr	r3, [sp, #4]
 8007ba0:	3b04      	subs	r3, #4
 8007ba2:	429d      	cmp	r5, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	d32f      	bcc.n	8007c08 <quorem+0xf4>
 8007ba8:	613c      	str	r4, [r7, #16]
 8007baa:	4638      	mov	r0, r7
 8007bac:	f001 f9c8 	bl	8008f40 <__mcmp>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	db25      	blt.n	8007c00 <quorem+0xec>
 8007bb4:	4629      	mov	r1, r5
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bbc:	f8d1 c000 	ldr.w	ip, [r1]
 8007bc0:	fa1f fe82 	uxth.w	lr, r2
 8007bc4:	fa1f f38c 	uxth.w	r3, ip
 8007bc8:	eba3 030e 	sub.w	r3, r3, lr
 8007bcc:	4403      	add	r3, r0
 8007bce:	0c12      	lsrs	r2, r2, #16
 8007bd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007bd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bde:	45c1      	cmp	r9, r8
 8007be0:	f841 3b04 	str.w	r3, [r1], #4
 8007be4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007be8:	d2e6      	bcs.n	8007bb8 <quorem+0xa4>
 8007bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bf2:	b922      	cbnz	r2, 8007bfe <quorem+0xea>
 8007bf4:	3b04      	subs	r3, #4
 8007bf6:	429d      	cmp	r5, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	d30b      	bcc.n	8007c14 <quorem+0x100>
 8007bfc:	613c      	str	r4, [r7, #16]
 8007bfe:	3601      	adds	r6, #1
 8007c00:	4630      	mov	r0, r6
 8007c02:	b003      	add	sp, #12
 8007c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c08:	6812      	ldr	r2, [r2, #0]
 8007c0a:	3b04      	subs	r3, #4
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	d1cb      	bne.n	8007ba8 <quorem+0x94>
 8007c10:	3c01      	subs	r4, #1
 8007c12:	e7c6      	b.n	8007ba2 <quorem+0x8e>
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	3b04      	subs	r3, #4
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	d1ef      	bne.n	8007bfc <quorem+0xe8>
 8007c1c:	3c01      	subs	r4, #1
 8007c1e:	e7ea      	b.n	8007bf6 <quorem+0xe2>
 8007c20:	2000      	movs	r0, #0
 8007c22:	e7ee      	b.n	8007c02 <quorem+0xee>
 8007c24:	0000      	movs	r0, r0
	...

08007c28 <_dtoa_r>:
 8007c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c2c:	69c7      	ldr	r7, [r0, #28]
 8007c2e:	b097      	sub	sp, #92	@ 0x5c
 8007c30:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c34:	ec55 4b10 	vmov	r4, r5, d0
 8007c38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007c3a:	9107      	str	r1, [sp, #28]
 8007c3c:	4681      	mov	r9, r0
 8007c3e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c40:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c42:	b97f      	cbnz	r7, 8007c64 <_dtoa_r+0x3c>
 8007c44:	2010      	movs	r0, #16
 8007c46:	f000 fe09 	bl	800885c <malloc>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007c50:	b920      	cbnz	r0, 8007c5c <_dtoa_r+0x34>
 8007c52:	4ba9      	ldr	r3, [pc, #676]	@ (8007ef8 <_dtoa_r+0x2d0>)
 8007c54:	21ef      	movs	r1, #239	@ 0xef
 8007c56:	48a9      	ldr	r0, [pc, #676]	@ (8007efc <_dtoa_r+0x2d4>)
 8007c58:	f7ff ff3e 	bl	8007ad8 <__assert_func>
 8007c5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c60:	6007      	str	r7, [r0, #0]
 8007c62:	60c7      	str	r7, [r0, #12]
 8007c64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c68:	6819      	ldr	r1, [r3, #0]
 8007c6a:	b159      	cbz	r1, 8007c84 <_dtoa_r+0x5c>
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	604a      	str	r2, [r1, #4]
 8007c70:	2301      	movs	r3, #1
 8007c72:	4093      	lsls	r3, r2
 8007c74:	608b      	str	r3, [r1, #8]
 8007c76:	4648      	mov	r0, r9
 8007c78:	f000 fee6 	bl	8008a48 <_Bfree>
 8007c7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	1e2b      	subs	r3, r5, #0
 8007c86:	bfb9      	ittee	lt
 8007c88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007c8c:	9305      	strlt	r3, [sp, #20]
 8007c8e:	2300      	movge	r3, #0
 8007c90:	6033      	strge	r3, [r6, #0]
 8007c92:	9f05      	ldr	r7, [sp, #20]
 8007c94:	4b9a      	ldr	r3, [pc, #616]	@ (8007f00 <_dtoa_r+0x2d8>)
 8007c96:	bfbc      	itt	lt
 8007c98:	2201      	movlt	r2, #1
 8007c9a:	6032      	strlt	r2, [r6, #0]
 8007c9c:	43bb      	bics	r3, r7
 8007c9e:	d112      	bne.n	8007cc6 <_dtoa_r+0x9e>
 8007ca0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ca2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007ca6:	6013      	str	r3, [r2, #0]
 8007ca8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cac:	4323      	orrs	r3, r4
 8007cae:	f000 855a 	beq.w	8008766 <_dtoa_r+0xb3e>
 8007cb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cb4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f14 <_dtoa_r+0x2ec>
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 855c 	beq.w	8008776 <_dtoa_r+0xb4e>
 8007cbe:	f10a 0303 	add.w	r3, sl, #3
 8007cc2:	f000 bd56 	b.w	8008772 <_dtoa_r+0xb4a>
 8007cc6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	ec51 0b17 	vmov	r0, r1, d7
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007cd6:	f7f8 ff0f 	bl	8000af8 <__aeabi_dcmpeq>
 8007cda:	4680      	mov	r8, r0
 8007cdc:	b158      	cbz	r0, 8007cf6 <_dtoa_r+0xce>
 8007cde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	6013      	str	r3, [r2, #0]
 8007ce4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ce6:	b113      	cbz	r3, 8007cee <_dtoa_r+0xc6>
 8007ce8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007cea:	4b86      	ldr	r3, [pc, #536]	@ (8007f04 <_dtoa_r+0x2dc>)
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f18 <_dtoa_r+0x2f0>
 8007cf2:	f000 bd40 	b.w	8008776 <_dtoa_r+0xb4e>
 8007cf6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007cfa:	aa14      	add	r2, sp, #80	@ 0x50
 8007cfc:	a915      	add	r1, sp, #84	@ 0x54
 8007cfe:	4648      	mov	r0, r9
 8007d00:	f001 fa3e 	bl	8009180 <__d2b>
 8007d04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d08:	9002      	str	r0, [sp, #8]
 8007d0a:	2e00      	cmp	r6, #0
 8007d0c:	d078      	beq.n	8007e00 <_dtoa_r+0x1d8>
 8007d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d28:	4619      	mov	r1, r3
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	4b76      	ldr	r3, [pc, #472]	@ (8007f08 <_dtoa_r+0x2e0>)
 8007d2e:	f7f8 fac3 	bl	80002b8 <__aeabi_dsub>
 8007d32:	a36b      	add	r3, pc, #428	@ (adr r3, 8007ee0 <_dtoa_r+0x2b8>)
 8007d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d38:	f7f8 fc76 	bl	8000628 <__aeabi_dmul>
 8007d3c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007ee8 <_dtoa_r+0x2c0>)
 8007d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d42:	f7f8 fabb 	bl	80002bc <__adddf3>
 8007d46:	4604      	mov	r4, r0
 8007d48:	4630      	mov	r0, r6
 8007d4a:	460d      	mov	r5, r1
 8007d4c:	f7f8 fc02 	bl	8000554 <__aeabi_i2d>
 8007d50:	a367      	add	r3, pc, #412	@ (adr r3, 8007ef0 <_dtoa_r+0x2c8>)
 8007d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d56:	f7f8 fc67 	bl	8000628 <__aeabi_dmul>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	4620      	mov	r0, r4
 8007d60:	4629      	mov	r1, r5
 8007d62:	f7f8 faab 	bl	80002bc <__adddf3>
 8007d66:	4604      	mov	r4, r0
 8007d68:	460d      	mov	r5, r1
 8007d6a:	f7f8 ff0d 	bl	8000b88 <__aeabi_d2iz>
 8007d6e:	2200      	movs	r2, #0
 8007d70:	4607      	mov	r7, r0
 8007d72:	2300      	movs	r3, #0
 8007d74:	4620      	mov	r0, r4
 8007d76:	4629      	mov	r1, r5
 8007d78:	f7f8 fec8 	bl	8000b0c <__aeabi_dcmplt>
 8007d7c:	b140      	cbz	r0, 8007d90 <_dtoa_r+0x168>
 8007d7e:	4638      	mov	r0, r7
 8007d80:	f7f8 fbe8 	bl	8000554 <__aeabi_i2d>
 8007d84:	4622      	mov	r2, r4
 8007d86:	462b      	mov	r3, r5
 8007d88:	f7f8 feb6 	bl	8000af8 <__aeabi_dcmpeq>
 8007d8c:	b900      	cbnz	r0, 8007d90 <_dtoa_r+0x168>
 8007d8e:	3f01      	subs	r7, #1
 8007d90:	2f16      	cmp	r7, #22
 8007d92:	d852      	bhi.n	8007e3a <_dtoa_r+0x212>
 8007d94:	4b5d      	ldr	r3, [pc, #372]	@ (8007f0c <_dtoa_r+0x2e4>)
 8007d96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007da2:	f7f8 feb3 	bl	8000b0c <__aeabi_dcmplt>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	d049      	beq.n	8007e3e <_dtoa_r+0x216>
 8007daa:	3f01      	subs	r7, #1
 8007dac:	2300      	movs	r3, #0
 8007dae:	9310      	str	r3, [sp, #64]	@ 0x40
 8007db0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007db2:	1b9b      	subs	r3, r3, r6
 8007db4:	1e5a      	subs	r2, r3, #1
 8007db6:	bf45      	ittet	mi
 8007db8:	f1c3 0301 	rsbmi	r3, r3, #1
 8007dbc:	9300      	strmi	r3, [sp, #0]
 8007dbe:	2300      	movpl	r3, #0
 8007dc0:	2300      	movmi	r3, #0
 8007dc2:	9206      	str	r2, [sp, #24]
 8007dc4:	bf54      	ite	pl
 8007dc6:	9300      	strpl	r3, [sp, #0]
 8007dc8:	9306      	strmi	r3, [sp, #24]
 8007dca:	2f00      	cmp	r7, #0
 8007dcc:	db39      	blt.n	8007e42 <_dtoa_r+0x21a>
 8007dce:	9b06      	ldr	r3, [sp, #24]
 8007dd0:	970d      	str	r7, [sp, #52]	@ 0x34
 8007dd2:	443b      	add	r3, r7
 8007dd4:	9306      	str	r3, [sp, #24]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	9308      	str	r3, [sp, #32]
 8007dda:	9b07      	ldr	r3, [sp, #28]
 8007ddc:	2b09      	cmp	r3, #9
 8007dde:	d863      	bhi.n	8007ea8 <_dtoa_r+0x280>
 8007de0:	2b05      	cmp	r3, #5
 8007de2:	bfc4      	itt	gt
 8007de4:	3b04      	subgt	r3, #4
 8007de6:	9307      	strgt	r3, [sp, #28]
 8007de8:	9b07      	ldr	r3, [sp, #28]
 8007dea:	f1a3 0302 	sub.w	r3, r3, #2
 8007dee:	bfcc      	ite	gt
 8007df0:	2400      	movgt	r4, #0
 8007df2:	2401      	movle	r4, #1
 8007df4:	2b03      	cmp	r3, #3
 8007df6:	d863      	bhi.n	8007ec0 <_dtoa_r+0x298>
 8007df8:	e8df f003 	tbb	[pc, r3]
 8007dfc:	2b375452 	.word	0x2b375452
 8007e00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e04:	441e      	add	r6, r3
 8007e06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e0a:	2b20      	cmp	r3, #32
 8007e0c:	bfc1      	itttt	gt
 8007e0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e12:	409f      	lslgt	r7, r3
 8007e14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e18:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e1c:	bfd6      	itet	le
 8007e1e:	f1c3 0320 	rsble	r3, r3, #32
 8007e22:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e26:	fa04 f003 	lslle.w	r0, r4, r3
 8007e2a:	f7f8 fb83 	bl	8000534 <__aeabi_ui2d>
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e34:	3e01      	subs	r6, #1
 8007e36:	9212      	str	r2, [sp, #72]	@ 0x48
 8007e38:	e776      	b.n	8007d28 <_dtoa_r+0x100>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e7b7      	b.n	8007dae <_dtoa_r+0x186>
 8007e3e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007e40:	e7b6      	b.n	8007db0 <_dtoa_r+0x188>
 8007e42:	9b00      	ldr	r3, [sp, #0]
 8007e44:	1bdb      	subs	r3, r3, r7
 8007e46:	9300      	str	r3, [sp, #0]
 8007e48:	427b      	negs	r3, r7
 8007e4a:	9308      	str	r3, [sp, #32]
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e50:	e7c3      	b.n	8007dda <_dtoa_r+0x1b2>
 8007e52:	2301      	movs	r3, #1
 8007e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e58:	eb07 0b03 	add.w	fp, r7, r3
 8007e5c:	f10b 0301 	add.w	r3, fp, #1
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	9303      	str	r3, [sp, #12]
 8007e64:	bfb8      	it	lt
 8007e66:	2301      	movlt	r3, #1
 8007e68:	e006      	b.n	8007e78 <_dtoa_r+0x250>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	dd28      	ble.n	8007ec6 <_dtoa_r+0x29e>
 8007e74:	469b      	mov	fp, r3
 8007e76:	9303      	str	r3, [sp, #12]
 8007e78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	2204      	movs	r2, #4
 8007e80:	f102 0514 	add.w	r5, r2, #20
 8007e84:	429d      	cmp	r5, r3
 8007e86:	d926      	bls.n	8007ed6 <_dtoa_r+0x2ae>
 8007e88:	6041      	str	r1, [r0, #4]
 8007e8a:	4648      	mov	r0, r9
 8007e8c:	f000 fd9c 	bl	80089c8 <_Balloc>
 8007e90:	4682      	mov	sl, r0
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d142      	bne.n	8007f1c <_dtoa_r+0x2f4>
 8007e96:	4b1e      	ldr	r3, [pc, #120]	@ (8007f10 <_dtoa_r+0x2e8>)
 8007e98:	4602      	mov	r2, r0
 8007e9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e9e:	e6da      	b.n	8007c56 <_dtoa_r+0x2e>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	e7e3      	b.n	8007e6c <_dtoa_r+0x244>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	e7d5      	b.n	8007e54 <_dtoa_r+0x22c>
 8007ea8:	2401      	movs	r4, #1
 8007eaa:	2300      	movs	r3, #0
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	9409      	str	r4, [sp, #36]	@ 0x24
 8007eb0:	f04f 3bff 	mov.w	fp, #4294967295
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8cd b00c 	str.w	fp, [sp, #12]
 8007eba:	2312      	movs	r3, #18
 8007ebc:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ebe:	e7db      	b.n	8007e78 <_dtoa_r+0x250>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ec4:	e7f4      	b.n	8007eb0 <_dtoa_r+0x288>
 8007ec6:	f04f 0b01 	mov.w	fp, #1
 8007eca:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ece:	465b      	mov	r3, fp
 8007ed0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007ed4:	e7d0      	b.n	8007e78 <_dtoa_r+0x250>
 8007ed6:	3101      	adds	r1, #1
 8007ed8:	0052      	lsls	r2, r2, #1
 8007eda:	e7d1      	b.n	8007e80 <_dtoa_r+0x258>
 8007edc:	f3af 8000 	nop.w
 8007ee0:	636f4361 	.word	0x636f4361
 8007ee4:	3fd287a7 	.word	0x3fd287a7
 8007ee8:	8b60c8b3 	.word	0x8b60c8b3
 8007eec:	3fc68a28 	.word	0x3fc68a28
 8007ef0:	509f79fb 	.word	0x509f79fb
 8007ef4:	3fd34413 	.word	0x3fd34413
 8007ef8:	0800bb6b 	.word	0x0800bb6b
 8007efc:	0800bc25 	.word	0x0800bc25
 8007f00:	7ff00000 	.word	0x7ff00000
 8007f04:	0800bd11 	.word	0x0800bd11
 8007f08:	3ff80000 	.word	0x3ff80000
 8007f0c:	0800bdb8 	.word	0x0800bdb8
 8007f10:	0800bc7d 	.word	0x0800bc7d
 8007f14:	0800bc21 	.word	0x0800bc21
 8007f18:	0800bd10 	.word	0x0800bd10
 8007f1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f20:	6018      	str	r0, [r3, #0]
 8007f22:	9b03      	ldr	r3, [sp, #12]
 8007f24:	2b0e      	cmp	r3, #14
 8007f26:	f200 80a1 	bhi.w	800806c <_dtoa_r+0x444>
 8007f2a:	2c00      	cmp	r4, #0
 8007f2c:	f000 809e 	beq.w	800806c <_dtoa_r+0x444>
 8007f30:	2f00      	cmp	r7, #0
 8007f32:	dd33      	ble.n	8007f9c <_dtoa_r+0x374>
 8007f34:	4b9c      	ldr	r3, [pc, #624]	@ (80081a8 <_dtoa_r+0x580>)
 8007f36:	f007 020f 	and.w	r2, r7, #15
 8007f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f3e:	ed93 7b00 	vldr	d7, [r3]
 8007f42:	05f8      	lsls	r0, r7, #23
 8007f44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007f48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f4c:	d516      	bpl.n	8007f7c <_dtoa_r+0x354>
 8007f4e:	4b97      	ldr	r3, [pc, #604]	@ (80081ac <_dtoa_r+0x584>)
 8007f50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f58:	f7f8 fc90 	bl	800087c <__aeabi_ddiv>
 8007f5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f60:	f004 040f 	and.w	r4, r4, #15
 8007f64:	2603      	movs	r6, #3
 8007f66:	4d91      	ldr	r5, [pc, #580]	@ (80081ac <_dtoa_r+0x584>)
 8007f68:	b954      	cbnz	r4, 8007f80 <_dtoa_r+0x358>
 8007f6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f72:	f7f8 fc83 	bl	800087c <__aeabi_ddiv>
 8007f76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f7a:	e028      	b.n	8007fce <_dtoa_r+0x3a6>
 8007f7c:	2602      	movs	r6, #2
 8007f7e:	e7f2      	b.n	8007f66 <_dtoa_r+0x33e>
 8007f80:	07e1      	lsls	r1, r4, #31
 8007f82:	d508      	bpl.n	8007f96 <_dtoa_r+0x36e>
 8007f84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f8c:	f7f8 fb4c 	bl	8000628 <__aeabi_dmul>
 8007f90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f94:	3601      	adds	r6, #1
 8007f96:	1064      	asrs	r4, r4, #1
 8007f98:	3508      	adds	r5, #8
 8007f9a:	e7e5      	b.n	8007f68 <_dtoa_r+0x340>
 8007f9c:	f000 80af 	beq.w	80080fe <_dtoa_r+0x4d6>
 8007fa0:	427c      	negs	r4, r7
 8007fa2:	4b81      	ldr	r3, [pc, #516]	@ (80081a8 <_dtoa_r+0x580>)
 8007fa4:	4d81      	ldr	r5, [pc, #516]	@ (80081ac <_dtoa_r+0x584>)
 8007fa6:	f004 020f 	and.w	r2, r4, #15
 8007faa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fb6:	f7f8 fb37 	bl	8000628 <__aeabi_dmul>
 8007fba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fbe:	1124      	asrs	r4, r4, #4
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	2602      	movs	r6, #2
 8007fc4:	2c00      	cmp	r4, #0
 8007fc6:	f040 808f 	bne.w	80080e8 <_dtoa_r+0x4c0>
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1d3      	bne.n	8007f76 <_dtoa_r+0x34e>
 8007fce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8094 	beq.w	8008102 <_dtoa_r+0x4da>
 8007fda:	4b75      	ldr	r3, [pc, #468]	@ (80081b0 <_dtoa_r+0x588>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	4620      	mov	r0, r4
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	f7f8 fd93 	bl	8000b0c <__aeabi_dcmplt>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f000 808b 	beq.w	8008102 <_dtoa_r+0x4da>
 8007fec:	9b03      	ldr	r3, [sp, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f000 8087 	beq.w	8008102 <_dtoa_r+0x4da>
 8007ff4:	f1bb 0f00 	cmp.w	fp, #0
 8007ff8:	dd34      	ble.n	8008064 <_dtoa_r+0x43c>
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	4b6d      	ldr	r3, [pc, #436]	@ (80081b4 <_dtoa_r+0x58c>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	4629      	mov	r1, r5
 8008002:	f7f8 fb11 	bl	8000628 <__aeabi_dmul>
 8008006:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800800a:	f107 38ff 	add.w	r8, r7, #4294967295
 800800e:	3601      	adds	r6, #1
 8008010:	465c      	mov	r4, fp
 8008012:	4630      	mov	r0, r6
 8008014:	f7f8 fa9e 	bl	8000554 <__aeabi_i2d>
 8008018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800801c:	f7f8 fb04 	bl	8000628 <__aeabi_dmul>
 8008020:	4b65      	ldr	r3, [pc, #404]	@ (80081b8 <_dtoa_r+0x590>)
 8008022:	2200      	movs	r2, #0
 8008024:	f7f8 f94a 	bl	80002bc <__adddf3>
 8008028:	4605      	mov	r5, r0
 800802a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800802e:	2c00      	cmp	r4, #0
 8008030:	d16a      	bne.n	8008108 <_dtoa_r+0x4e0>
 8008032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008036:	4b61      	ldr	r3, [pc, #388]	@ (80081bc <_dtoa_r+0x594>)
 8008038:	2200      	movs	r2, #0
 800803a:	f7f8 f93d 	bl	80002b8 <__aeabi_dsub>
 800803e:	4602      	mov	r2, r0
 8008040:	460b      	mov	r3, r1
 8008042:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008046:	462a      	mov	r2, r5
 8008048:	4633      	mov	r3, r6
 800804a:	f7f8 fd7d 	bl	8000b48 <__aeabi_dcmpgt>
 800804e:	2800      	cmp	r0, #0
 8008050:	f040 8298 	bne.w	8008584 <_dtoa_r+0x95c>
 8008054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008058:	462a      	mov	r2, r5
 800805a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800805e:	f7f8 fd55 	bl	8000b0c <__aeabi_dcmplt>
 8008062:	bb38      	cbnz	r0, 80080b4 <_dtoa_r+0x48c>
 8008064:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008068:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800806c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800806e:	2b00      	cmp	r3, #0
 8008070:	f2c0 8157 	blt.w	8008322 <_dtoa_r+0x6fa>
 8008074:	2f0e      	cmp	r7, #14
 8008076:	f300 8154 	bgt.w	8008322 <_dtoa_r+0x6fa>
 800807a:	4b4b      	ldr	r3, [pc, #300]	@ (80081a8 <_dtoa_r+0x580>)
 800807c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008080:	ed93 7b00 	vldr	d7, [r3]
 8008084:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008086:	2b00      	cmp	r3, #0
 8008088:	ed8d 7b00 	vstr	d7, [sp]
 800808c:	f280 80e5 	bge.w	800825a <_dtoa_r+0x632>
 8008090:	9b03      	ldr	r3, [sp, #12]
 8008092:	2b00      	cmp	r3, #0
 8008094:	f300 80e1 	bgt.w	800825a <_dtoa_r+0x632>
 8008098:	d10c      	bne.n	80080b4 <_dtoa_r+0x48c>
 800809a:	4b48      	ldr	r3, [pc, #288]	@ (80081bc <_dtoa_r+0x594>)
 800809c:	2200      	movs	r2, #0
 800809e:	ec51 0b17 	vmov	r0, r1, d7
 80080a2:	f7f8 fac1 	bl	8000628 <__aeabi_dmul>
 80080a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080aa:	f7f8 fd43 	bl	8000b34 <__aeabi_dcmpge>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	f000 8266 	beq.w	8008580 <_dtoa_r+0x958>
 80080b4:	2400      	movs	r4, #0
 80080b6:	4625      	mov	r5, r4
 80080b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080ba:	4656      	mov	r6, sl
 80080bc:	ea6f 0803 	mvn.w	r8, r3
 80080c0:	2700      	movs	r7, #0
 80080c2:	4621      	mov	r1, r4
 80080c4:	4648      	mov	r0, r9
 80080c6:	f000 fcbf 	bl	8008a48 <_Bfree>
 80080ca:	2d00      	cmp	r5, #0
 80080cc:	f000 80bd 	beq.w	800824a <_dtoa_r+0x622>
 80080d0:	b12f      	cbz	r7, 80080de <_dtoa_r+0x4b6>
 80080d2:	42af      	cmp	r7, r5
 80080d4:	d003      	beq.n	80080de <_dtoa_r+0x4b6>
 80080d6:	4639      	mov	r1, r7
 80080d8:	4648      	mov	r0, r9
 80080da:	f000 fcb5 	bl	8008a48 <_Bfree>
 80080de:	4629      	mov	r1, r5
 80080e0:	4648      	mov	r0, r9
 80080e2:	f000 fcb1 	bl	8008a48 <_Bfree>
 80080e6:	e0b0      	b.n	800824a <_dtoa_r+0x622>
 80080e8:	07e2      	lsls	r2, r4, #31
 80080ea:	d505      	bpl.n	80080f8 <_dtoa_r+0x4d0>
 80080ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080f0:	f7f8 fa9a 	bl	8000628 <__aeabi_dmul>
 80080f4:	3601      	adds	r6, #1
 80080f6:	2301      	movs	r3, #1
 80080f8:	1064      	asrs	r4, r4, #1
 80080fa:	3508      	adds	r5, #8
 80080fc:	e762      	b.n	8007fc4 <_dtoa_r+0x39c>
 80080fe:	2602      	movs	r6, #2
 8008100:	e765      	b.n	8007fce <_dtoa_r+0x3a6>
 8008102:	9c03      	ldr	r4, [sp, #12]
 8008104:	46b8      	mov	r8, r7
 8008106:	e784      	b.n	8008012 <_dtoa_r+0x3ea>
 8008108:	4b27      	ldr	r3, [pc, #156]	@ (80081a8 <_dtoa_r+0x580>)
 800810a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800810c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008110:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008114:	4454      	add	r4, sl
 8008116:	2900      	cmp	r1, #0
 8008118:	d054      	beq.n	80081c4 <_dtoa_r+0x59c>
 800811a:	4929      	ldr	r1, [pc, #164]	@ (80081c0 <_dtoa_r+0x598>)
 800811c:	2000      	movs	r0, #0
 800811e:	f7f8 fbad 	bl	800087c <__aeabi_ddiv>
 8008122:	4633      	mov	r3, r6
 8008124:	462a      	mov	r2, r5
 8008126:	f7f8 f8c7 	bl	80002b8 <__aeabi_dsub>
 800812a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800812e:	4656      	mov	r6, sl
 8008130:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008134:	f7f8 fd28 	bl	8000b88 <__aeabi_d2iz>
 8008138:	4605      	mov	r5, r0
 800813a:	f7f8 fa0b 	bl	8000554 <__aeabi_i2d>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008146:	f7f8 f8b7 	bl	80002b8 <__aeabi_dsub>
 800814a:	3530      	adds	r5, #48	@ 0x30
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008154:	f806 5b01 	strb.w	r5, [r6], #1
 8008158:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800815c:	f7f8 fcd6 	bl	8000b0c <__aeabi_dcmplt>
 8008160:	2800      	cmp	r0, #0
 8008162:	d172      	bne.n	800824a <_dtoa_r+0x622>
 8008164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008168:	4911      	ldr	r1, [pc, #68]	@ (80081b0 <_dtoa_r+0x588>)
 800816a:	2000      	movs	r0, #0
 800816c:	f7f8 f8a4 	bl	80002b8 <__aeabi_dsub>
 8008170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008174:	f7f8 fcca 	bl	8000b0c <__aeabi_dcmplt>
 8008178:	2800      	cmp	r0, #0
 800817a:	f040 80b4 	bne.w	80082e6 <_dtoa_r+0x6be>
 800817e:	42a6      	cmp	r6, r4
 8008180:	f43f af70 	beq.w	8008064 <_dtoa_r+0x43c>
 8008184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008188:	4b0a      	ldr	r3, [pc, #40]	@ (80081b4 <_dtoa_r+0x58c>)
 800818a:	2200      	movs	r2, #0
 800818c:	f7f8 fa4c 	bl	8000628 <__aeabi_dmul>
 8008190:	4b08      	ldr	r3, [pc, #32]	@ (80081b4 <_dtoa_r+0x58c>)
 8008192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008196:	2200      	movs	r2, #0
 8008198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800819c:	f7f8 fa44 	bl	8000628 <__aeabi_dmul>
 80081a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081a4:	e7c4      	b.n	8008130 <_dtoa_r+0x508>
 80081a6:	bf00      	nop
 80081a8:	0800bdb8 	.word	0x0800bdb8
 80081ac:	0800bd90 	.word	0x0800bd90
 80081b0:	3ff00000 	.word	0x3ff00000
 80081b4:	40240000 	.word	0x40240000
 80081b8:	401c0000 	.word	0x401c0000
 80081bc:	40140000 	.word	0x40140000
 80081c0:	3fe00000 	.word	0x3fe00000
 80081c4:	4631      	mov	r1, r6
 80081c6:	4628      	mov	r0, r5
 80081c8:	f7f8 fa2e 	bl	8000628 <__aeabi_dmul>
 80081cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80081d2:	4656      	mov	r6, sl
 80081d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081d8:	f7f8 fcd6 	bl	8000b88 <__aeabi_d2iz>
 80081dc:	4605      	mov	r5, r0
 80081de:	f7f8 f9b9 	bl	8000554 <__aeabi_i2d>
 80081e2:	4602      	mov	r2, r0
 80081e4:	460b      	mov	r3, r1
 80081e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ea:	f7f8 f865 	bl	80002b8 <__aeabi_dsub>
 80081ee:	3530      	adds	r5, #48	@ 0x30
 80081f0:	f806 5b01 	strb.w	r5, [r6], #1
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	42a6      	cmp	r6, r4
 80081fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081fe:	f04f 0200 	mov.w	r2, #0
 8008202:	d124      	bne.n	800824e <_dtoa_r+0x626>
 8008204:	4baf      	ldr	r3, [pc, #700]	@ (80084c4 <_dtoa_r+0x89c>)
 8008206:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800820a:	f7f8 f857 	bl	80002bc <__adddf3>
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008216:	f7f8 fc97 	bl	8000b48 <__aeabi_dcmpgt>
 800821a:	2800      	cmp	r0, #0
 800821c:	d163      	bne.n	80082e6 <_dtoa_r+0x6be>
 800821e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008222:	49a8      	ldr	r1, [pc, #672]	@ (80084c4 <_dtoa_r+0x89c>)
 8008224:	2000      	movs	r0, #0
 8008226:	f7f8 f847 	bl	80002b8 <__aeabi_dsub>
 800822a:	4602      	mov	r2, r0
 800822c:	460b      	mov	r3, r1
 800822e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008232:	f7f8 fc6b 	bl	8000b0c <__aeabi_dcmplt>
 8008236:	2800      	cmp	r0, #0
 8008238:	f43f af14 	beq.w	8008064 <_dtoa_r+0x43c>
 800823c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800823e:	1e73      	subs	r3, r6, #1
 8008240:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008242:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008246:	2b30      	cmp	r3, #48	@ 0x30
 8008248:	d0f8      	beq.n	800823c <_dtoa_r+0x614>
 800824a:	4647      	mov	r7, r8
 800824c:	e03b      	b.n	80082c6 <_dtoa_r+0x69e>
 800824e:	4b9e      	ldr	r3, [pc, #632]	@ (80084c8 <_dtoa_r+0x8a0>)
 8008250:	f7f8 f9ea 	bl	8000628 <__aeabi_dmul>
 8008254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008258:	e7bc      	b.n	80081d4 <_dtoa_r+0x5ac>
 800825a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800825e:	4656      	mov	r6, sl
 8008260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008264:	4620      	mov	r0, r4
 8008266:	4629      	mov	r1, r5
 8008268:	f7f8 fb08 	bl	800087c <__aeabi_ddiv>
 800826c:	f7f8 fc8c 	bl	8000b88 <__aeabi_d2iz>
 8008270:	4680      	mov	r8, r0
 8008272:	f7f8 f96f 	bl	8000554 <__aeabi_i2d>
 8008276:	e9dd 2300 	ldrd	r2, r3, [sp]
 800827a:	f7f8 f9d5 	bl	8000628 <__aeabi_dmul>
 800827e:	4602      	mov	r2, r0
 8008280:	460b      	mov	r3, r1
 8008282:	4620      	mov	r0, r4
 8008284:	4629      	mov	r1, r5
 8008286:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800828a:	f7f8 f815 	bl	80002b8 <__aeabi_dsub>
 800828e:	f806 4b01 	strb.w	r4, [r6], #1
 8008292:	9d03      	ldr	r5, [sp, #12]
 8008294:	eba6 040a 	sub.w	r4, r6, sl
 8008298:	42a5      	cmp	r5, r4
 800829a:	4602      	mov	r2, r0
 800829c:	460b      	mov	r3, r1
 800829e:	d133      	bne.n	8008308 <_dtoa_r+0x6e0>
 80082a0:	f7f8 f80c 	bl	80002bc <__adddf3>
 80082a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082a8:	4604      	mov	r4, r0
 80082aa:	460d      	mov	r5, r1
 80082ac:	f7f8 fc4c 	bl	8000b48 <__aeabi_dcmpgt>
 80082b0:	b9c0      	cbnz	r0, 80082e4 <_dtoa_r+0x6bc>
 80082b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082b6:	4620      	mov	r0, r4
 80082b8:	4629      	mov	r1, r5
 80082ba:	f7f8 fc1d 	bl	8000af8 <__aeabi_dcmpeq>
 80082be:	b110      	cbz	r0, 80082c6 <_dtoa_r+0x69e>
 80082c0:	f018 0f01 	tst.w	r8, #1
 80082c4:	d10e      	bne.n	80082e4 <_dtoa_r+0x6bc>
 80082c6:	9902      	ldr	r1, [sp, #8]
 80082c8:	4648      	mov	r0, r9
 80082ca:	f000 fbbd 	bl	8008a48 <_Bfree>
 80082ce:	2300      	movs	r3, #0
 80082d0:	7033      	strb	r3, [r6, #0]
 80082d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082d4:	3701      	adds	r7, #1
 80082d6:	601f      	str	r7, [r3, #0]
 80082d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f000 824b 	beq.w	8008776 <_dtoa_r+0xb4e>
 80082e0:	601e      	str	r6, [r3, #0]
 80082e2:	e248      	b.n	8008776 <_dtoa_r+0xb4e>
 80082e4:	46b8      	mov	r8, r7
 80082e6:	4633      	mov	r3, r6
 80082e8:	461e      	mov	r6, r3
 80082ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082ee:	2a39      	cmp	r2, #57	@ 0x39
 80082f0:	d106      	bne.n	8008300 <_dtoa_r+0x6d8>
 80082f2:	459a      	cmp	sl, r3
 80082f4:	d1f8      	bne.n	80082e8 <_dtoa_r+0x6c0>
 80082f6:	2230      	movs	r2, #48	@ 0x30
 80082f8:	f108 0801 	add.w	r8, r8, #1
 80082fc:	f88a 2000 	strb.w	r2, [sl]
 8008300:	781a      	ldrb	r2, [r3, #0]
 8008302:	3201      	adds	r2, #1
 8008304:	701a      	strb	r2, [r3, #0]
 8008306:	e7a0      	b.n	800824a <_dtoa_r+0x622>
 8008308:	4b6f      	ldr	r3, [pc, #444]	@ (80084c8 <_dtoa_r+0x8a0>)
 800830a:	2200      	movs	r2, #0
 800830c:	f7f8 f98c 	bl	8000628 <__aeabi_dmul>
 8008310:	2200      	movs	r2, #0
 8008312:	2300      	movs	r3, #0
 8008314:	4604      	mov	r4, r0
 8008316:	460d      	mov	r5, r1
 8008318:	f7f8 fbee 	bl	8000af8 <__aeabi_dcmpeq>
 800831c:	2800      	cmp	r0, #0
 800831e:	d09f      	beq.n	8008260 <_dtoa_r+0x638>
 8008320:	e7d1      	b.n	80082c6 <_dtoa_r+0x69e>
 8008322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008324:	2a00      	cmp	r2, #0
 8008326:	f000 80ea 	beq.w	80084fe <_dtoa_r+0x8d6>
 800832a:	9a07      	ldr	r2, [sp, #28]
 800832c:	2a01      	cmp	r2, #1
 800832e:	f300 80cd 	bgt.w	80084cc <_dtoa_r+0x8a4>
 8008332:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008334:	2a00      	cmp	r2, #0
 8008336:	f000 80c1 	beq.w	80084bc <_dtoa_r+0x894>
 800833a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800833e:	9c08      	ldr	r4, [sp, #32]
 8008340:	9e00      	ldr	r6, [sp, #0]
 8008342:	9a00      	ldr	r2, [sp, #0]
 8008344:	441a      	add	r2, r3
 8008346:	9200      	str	r2, [sp, #0]
 8008348:	9a06      	ldr	r2, [sp, #24]
 800834a:	2101      	movs	r1, #1
 800834c:	441a      	add	r2, r3
 800834e:	4648      	mov	r0, r9
 8008350:	9206      	str	r2, [sp, #24]
 8008352:	f000 fc77 	bl	8008c44 <__i2b>
 8008356:	4605      	mov	r5, r0
 8008358:	b166      	cbz	r6, 8008374 <_dtoa_r+0x74c>
 800835a:	9b06      	ldr	r3, [sp, #24]
 800835c:	2b00      	cmp	r3, #0
 800835e:	dd09      	ble.n	8008374 <_dtoa_r+0x74c>
 8008360:	42b3      	cmp	r3, r6
 8008362:	9a00      	ldr	r2, [sp, #0]
 8008364:	bfa8      	it	ge
 8008366:	4633      	movge	r3, r6
 8008368:	1ad2      	subs	r2, r2, r3
 800836a:	9200      	str	r2, [sp, #0]
 800836c:	9a06      	ldr	r2, [sp, #24]
 800836e:	1af6      	subs	r6, r6, r3
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	9306      	str	r3, [sp, #24]
 8008374:	9b08      	ldr	r3, [sp, #32]
 8008376:	b30b      	cbz	r3, 80083bc <_dtoa_r+0x794>
 8008378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	f000 80c6 	beq.w	800850c <_dtoa_r+0x8e4>
 8008380:	2c00      	cmp	r4, #0
 8008382:	f000 80c0 	beq.w	8008506 <_dtoa_r+0x8de>
 8008386:	4629      	mov	r1, r5
 8008388:	4622      	mov	r2, r4
 800838a:	4648      	mov	r0, r9
 800838c:	f000 fd12 	bl	8008db4 <__pow5mult>
 8008390:	9a02      	ldr	r2, [sp, #8]
 8008392:	4601      	mov	r1, r0
 8008394:	4605      	mov	r5, r0
 8008396:	4648      	mov	r0, r9
 8008398:	f000 fc6a 	bl	8008c70 <__multiply>
 800839c:	9902      	ldr	r1, [sp, #8]
 800839e:	4680      	mov	r8, r0
 80083a0:	4648      	mov	r0, r9
 80083a2:	f000 fb51 	bl	8008a48 <_Bfree>
 80083a6:	9b08      	ldr	r3, [sp, #32]
 80083a8:	1b1b      	subs	r3, r3, r4
 80083aa:	9308      	str	r3, [sp, #32]
 80083ac:	f000 80b1 	beq.w	8008512 <_dtoa_r+0x8ea>
 80083b0:	9a08      	ldr	r2, [sp, #32]
 80083b2:	4641      	mov	r1, r8
 80083b4:	4648      	mov	r0, r9
 80083b6:	f000 fcfd 	bl	8008db4 <__pow5mult>
 80083ba:	9002      	str	r0, [sp, #8]
 80083bc:	2101      	movs	r1, #1
 80083be:	4648      	mov	r0, r9
 80083c0:	f000 fc40 	bl	8008c44 <__i2b>
 80083c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083c6:	4604      	mov	r4, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f000 81d8 	beq.w	800877e <_dtoa_r+0xb56>
 80083ce:	461a      	mov	r2, r3
 80083d0:	4601      	mov	r1, r0
 80083d2:	4648      	mov	r0, r9
 80083d4:	f000 fcee 	bl	8008db4 <__pow5mult>
 80083d8:	9b07      	ldr	r3, [sp, #28]
 80083da:	2b01      	cmp	r3, #1
 80083dc:	4604      	mov	r4, r0
 80083de:	f300 809f 	bgt.w	8008520 <_dtoa_r+0x8f8>
 80083e2:	9b04      	ldr	r3, [sp, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	f040 8097 	bne.w	8008518 <_dtoa_r+0x8f0>
 80083ea:	9b05      	ldr	r3, [sp, #20]
 80083ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f040 8093 	bne.w	800851c <_dtoa_r+0x8f4>
 80083f6:	9b05      	ldr	r3, [sp, #20]
 80083f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083fc:	0d1b      	lsrs	r3, r3, #20
 80083fe:	051b      	lsls	r3, r3, #20
 8008400:	b133      	cbz	r3, 8008410 <_dtoa_r+0x7e8>
 8008402:	9b00      	ldr	r3, [sp, #0]
 8008404:	3301      	adds	r3, #1
 8008406:	9300      	str	r3, [sp, #0]
 8008408:	9b06      	ldr	r3, [sp, #24]
 800840a:	3301      	adds	r3, #1
 800840c:	9306      	str	r3, [sp, #24]
 800840e:	2301      	movs	r3, #1
 8008410:	9308      	str	r3, [sp, #32]
 8008412:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 81b8 	beq.w	800878a <_dtoa_r+0xb62>
 800841a:	6923      	ldr	r3, [r4, #16]
 800841c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008420:	6918      	ldr	r0, [r3, #16]
 8008422:	f000 fbc3 	bl	8008bac <__hi0bits>
 8008426:	f1c0 0020 	rsb	r0, r0, #32
 800842a:	9b06      	ldr	r3, [sp, #24]
 800842c:	4418      	add	r0, r3
 800842e:	f010 001f 	ands.w	r0, r0, #31
 8008432:	f000 8082 	beq.w	800853a <_dtoa_r+0x912>
 8008436:	f1c0 0320 	rsb	r3, r0, #32
 800843a:	2b04      	cmp	r3, #4
 800843c:	dd73      	ble.n	8008526 <_dtoa_r+0x8fe>
 800843e:	9b00      	ldr	r3, [sp, #0]
 8008440:	f1c0 001c 	rsb	r0, r0, #28
 8008444:	4403      	add	r3, r0
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	9b06      	ldr	r3, [sp, #24]
 800844a:	4403      	add	r3, r0
 800844c:	4406      	add	r6, r0
 800844e:	9306      	str	r3, [sp, #24]
 8008450:	9b00      	ldr	r3, [sp, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	dd05      	ble.n	8008462 <_dtoa_r+0x83a>
 8008456:	9902      	ldr	r1, [sp, #8]
 8008458:	461a      	mov	r2, r3
 800845a:	4648      	mov	r0, r9
 800845c:	f000 fd04 	bl	8008e68 <__lshift>
 8008460:	9002      	str	r0, [sp, #8]
 8008462:	9b06      	ldr	r3, [sp, #24]
 8008464:	2b00      	cmp	r3, #0
 8008466:	dd05      	ble.n	8008474 <_dtoa_r+0x84c>
 8008468:	4621      	mov	r1, r4
 800846a:	461a      	mov	r2, r3
 800846c:	4648      	mov	r0, r9
 800846e:	f000 fcfb 	bl	8008e68 <__lshift>
 8008472:	4604      	mov	r4, r0
 8008474:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008476:	2b00      	cmp	r3, #0
 8008478:	d061      	beq.n	800853e <_dtoa_r+0x916>
 800847a:	9802      	ldr	r0, [sp, #8]
 800847c:	4621      	mov	r1, r4
 800847e:	f000 fd5f 	bl	8008f40 <__mcmp>
 8008482:	2800      	cmp	r0, #0
 8008484:	da5b      	bge.n	800853e <_dtoa_r+0x916>
 8008486:	2300      	movs	r3, #0
 8008488:	9902      	ldr	r1, [sp, #8]
 800848a:	220a      	movs	r2, #10
 800848c:	4648      	mov	r0, r9
 800848e:	f000 fafd 	bl	8008a8c <__multadd>
 8008492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008494:	9002      	str	r0, [sp, #8]
 8008496:	f107 38ff 	add.w	r8, r7, #4294967295
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 8177 	beq.w	800878e <_dtoa_r+0xb66>
 80084a0:	4629      	mov	r1, r5
 80084a2:	2300      	movs	r3, #0
 80084a4:	220a      	movs	r2, #10
 80084a6:	4648      	mov	r0, r9
 80084a8:	f000 faf0 	bl	8008a8c <__multadd>
 80084ac:	f1bb 0f00 	cmp.w	fp, #0
 80084b0:	4605      	mov	r5, r0
 80084b2:	dc6f      	bgt.n	8008594 <_dtoa_r+0x96c>
 80084b4:	9b07      	ldr	r3, [sp, #28]
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	dc49      	bgt.n	800854e <_dtoa_r+0x926>
 80084ba:	e06b      	b.n	8008594 <_dtoa_r+0x96c>
 80084bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084c2:	e73c      	b.n	800833e <_dtoa_r+0x716>
 80084c4:	3fe00000 	.word	0x3fe00000
 80084c8:	40240000 	.word	0x40240000
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	1e5c      	subs	r4, r3, #1
 80084d0:	9b08      	ldr	r3, [sp, #32]
 80084d2:	42a3      	cmp	r3, r4
 80084d4:	db09      	blt.n	80084ea <_dtoa_r+0x8c2>
 80084d6:	1b1c      	subs	r4, r3, r4
 80084d8:	9b03      	ldr	r3, [sp, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f6bf af30 	bge.w	8008340 <_dtoa_r+0x718>
 80084e0:	9b00      	ldr	r3, [sp, #0]
 80084e2:	9a03      	ldr	r2, [sp, #12]
 80084e4:	1a9e      	subs	r6, r3, r2
 80084e6:	2300      	movs	r3, #0
 80084e8:	e72b      	b.n	8008342 <_dtoa_r+0x71a>
 80084ea:	9b08      	ldr	r3, [sp, #32]
 80084ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084ee:	9408      	str	r4, [sp, #32]
 80084f0:	1ae3      	subs	r3, r4, r3
 80084f2:	441a      	add	r2, r3
 80084f4:	9e00      	ldr	r6, [sp, #0]
 80084f6:	9b03      	ldr	r3, [sp, #12]
 80084f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80084fa:	2400      	movs	r4, #0
 80084fc:	e721      	b.n	8008342 <_dtoa_r+0x71a>
 80084fe:	9c08      	ldr	r4, [sp, #32]
 8008500:	9e00      	ldr	r6, [sp, #0]
 8008502:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008504:	e728      	b.n	8008358 <_dtoa_r+0x730>
 8008506:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800850a:	e751      	b.n	80083b0 <_dtoa_r+0x788>
 800850c:	9a08      	ldr	r2, [sp, #32]
 800850e:	9902      	ldr	r1, [sp, #8]
 8008510:	e750      	b.n	80083b4 <_dtoa_r+0x78c>
 8008512:	f8cd 8008 	str.w	r8, [sp, #8]
 8008516:	e751      	b.n	80083bc <_dtoa_r+0x794>
 8008518:	2300      	movs	r3, #0
 800851a:	e779      	b.n	8008410 <_dtoa_r+0x7e8>
 800851c:	9b04      	ldr	r3, [sp, #16]
 800851e:	e777      	b.n	8008410 <_dtoa_r+0x7e8>
 8008520:	2300      	movs	r3, #0
 8008522:	9308      	str	r3, [sp, #32]
 8008524:	e779      	b.n	800841a <_dtoa_r+0x7f2>
 8008526:	d093      	beq.n	8008450 <_dtoa_r+0x828>
 8008528:	9a00      	ldr	r2, [sp, #0]
 800852a:	331c      	adds	r3, #28
 800852c:	441a      	add	r2, r3
 800852e:	9200      	str	r2, [sp, #0]
 8008530:	9a06      	ldr	r2, [sp, #24]
 8008532:	441a      	add	r2, r3
 8008534:	441e      	add	r6, r3
 8008536:	9206      	str	r2, [sp, #24]
 8008538:	e78a      	b.n	8008450 <_dtoa_r+0x828>
 800853a:	4603      	mov	r3, r0
 800853c:	e7f4      	b.n	8008528 <_dtoa_r+0x900>
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	2b00      	cmp	r3, #0
 8008542:	46b8      	mov	r8, r7
 8008544:	dc20      	bgt.n	8008588 <_dtoa_r+0x960>
 8008546:	469b      	mov	fp, r3
 8008548:	9b07      	ldr	r3, [sp, #28]
 800854a:	2b02      	cmp	r3, #2
 800854c:	dd1e      	ble.n	800858c <_dtoa_r+0x964>
 800854e:	f1bb 0f00 	cmp.w	fp, #0
 8008552:	f47f adb1 	bne.w	80080b8 <_dtoa_r+0x490>
 8008556:	4621      	mov	r1, r4
 8008558:	465b      	mov	r3, fp
 800855a:	2205      	movs	r2, #5
 800855c:	4648      	mov	r0, r9
 800855e:	f000 fa95 	bl	8008a8c <__multadd>
 8008562:	4601      	mov	r1, r0
 8008564:	4604      	mov	r4, r0
 8008566:	9802      	ldr	r0, [sp, #8]
 8008568:	f000 fcea 	bl	8008f40 <__mcmp>
 800856c:	2800      	cmp	r0, #0
 800856e:	f77f ada3 	ble.w	80080b8 <_dtoa_r+0x490>
 8008572:	4656      	mov	r6, sl
 8008574:	2331      	movs	r3, #49	@ 0x31
 8008576:	f806 3b01 	strb.w	r3, [r6], #1
 800857a:	f108 0801 	add.w	r8, r8, #1
 800857e:	e59f      	b.n	80080c0 <_dtoa_r+0x498>
 8008580:	9c03      	ldr	r4, [sp, #12]
 8008582:	46b8      	mov	r8, r7
 8008584:	4625      	mov	r5, r4
 8008586:	e7f4      	b.n	8008572 <_dtoa_r+0x94a>
 8008588:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800858c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 8101 	beq.w	8008796 <_dtoa_r+0xb6e>
 8008594:	2e00      	cmp	r6, #0
 8008596:	dd05      	ble.n	80085a4 <_dtoa_r+0x97c>
 8008598:	4629      	mov	r1, r5
 800859a:	4632      	mov	r2, r6
 800859c:	4648      	mov	r0, r9
 800859e:	f000 fc63 	bl	8008e68 <__lshift>
 80085a2:	4605      	mov	r5, r0
 80085a4:	9b08      	ldr	r3, [sp, #32]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d05c      	beq.n	8008664 <_dtoa_r+0xa3c>
 80085aa:	6869      	ldr	r1, [r5, #4]
 80085ac:	4648      	mov	r0, r9
 80085ae:	f000 fa0b 	bl	80089c8 <_Balloc>
 80085b2:	4606      	mov	r6, r0
 80085b4:	b928      	cbnz	r0, 80085c2 <_dtoa_r+0x99a>
 80085b6:	4b82      	ldr	r3, [pc, #520]	@ (80087c0 <_dtoa_r+0xb98>)
 80085b8:	4602      	mov	r2, r0
 80085ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085be:	f7ff bb4a 	b.w	8007c56 <_dtoa_r+0x2e>
 80085c2:	692a      	ldr	r2, [r5, #16]
 80085c4:	3202      	adds	r2, #2
 80085c6:	0092      	lsls	r2, r2, #2
 80085c8:	f105 010c 	add.w	r1, r5, #12
 80085cc:	300c      	adds	r0, #12
 80085ce:	f7ff fa6e 	bl	8007aae <memcpy>
 80085d2:	2201      	movs	r2, #1
 80085d4:	4631      	mov	r1, r6
 80085d6:	4648      	mov	r0, r9
 80085d8:	f000 fc46 	bl	8008e68 <__lshift>
 80085dc:	f10a 0301 	add.w	r3, sl, #1
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	eb0a 030b 	add.w	r3, sl, fp
 80085e6:	9308      	str	r3, [sp, #32]
 80085e8:	9b04      	ldr	r3, [sp, #16]
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	462f      	mov	r7, r5
 80085f0:	9306      	str	r3, [sp, #24]
 80085f2:	4605      	mov	r5, r0
 80085f4:	9b00      	ldr	r3, [sp, #0]
 80085f6:	9802      	ldr	r0, [sp, #8]
 80085f8:	4621      	mov	r1, r4
 80085fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80085fe:	f7ff fa89 	bl	8007b14 <quorem>
 8008602:	4603      	mov	r3, r0
 8008604:	3330      	adds	r3, #48	@ 0x30
 8008606:	9003      	str	r0, [sp, #12]
 8008608:	4639      	mov	r1, r7
 800860a:	9802      	ldr	r0, [sp, #8]
 800860c:	9309      	str	r3, [sp, #36]	@ 0x24
 800860e:	f000 fc97 	bl	8008f40 <__mcmp>
 8008612:	462a      	mov	r2, r5
 8008614:	9004      	str	r0, [sp, #16]
 8008616:	4621      	mov	r1, r4
 8008618:	4648      	mov	r0, r9
 800861a:	f000 fcad 	bl	8008f78 <__mdiff>
 800861e:	68c2      	ldr	r2, [r0, #12]
 8008620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008622:	4606      	mov	r6, r0
 8008624:	bb02      	cbnz	r2, 8008668 <_dtoa_r+0xa40>
 8008626:	4601      	mov	r1, r0
 8008628:	9802      	ldr	r0, [sp, #8]
 800862a:	f000 fc89 	bl	8008f40 <__mcmp>
 800862e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008630:	4602      	mov	r2, r0
 8008632:	4631      	mov	r1, r6
 8008634:	4648      	mov	r0, r9
 8008636:	920c      	str	r2, [sp, #48]	@ 0x30
 8008638:	9309      	str	r3, [sp, #36]	@ 0x24
 800863a:	f000 fa05 	bl	8008a48 <_Bfree>
 800863e:	9b07      	ldr	r3, [sp, #28]
 8008640:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008642:	9e00      	ldr	r6, [sp, #0]
 8008644:	ea42 0103 	orr.w	r1, r2, r3
 8008648:	9b06      	ldr	r3, [sp, #24]
 800864a:	4319      	orrs	r1, r3
 800864c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800864e:	d10d      	bne.n	800866c <_dtoa_r+0xa44>
 8008650:	2b39      	cmp	r3, #57	@ 0x39
 8008652:	d027      	beq.n	80086a4 <_dtoa_r+0xa7c>
 8008654:	9a04      	ldr	r2, [sp, #16]
 8008656:	2a00      	cmp	r2, #0
 8008658:	dd01      	ble.n	800865e <_dtoa_r+0xa36>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	3331      	adds	r3, #49	@ 0x31
 800865e:	f88b 3000 	strb.w	r3, [fp]
 8008662:	e52e      	b.n	80080c2 <_dtoa_r+0x49a>
 8008664:	4628      	mov	r0, r5
 8008666:	e7b9      	b.n	80085dc <_dtoa_r+0x9b4>
 8008668:	2201      	movs	r2, #1
 800866a:	e7e2      	b.n	8008632 <_dtoa_r+0xa0a>
 800866c:	9904      	ldr	r1, [sp, #16]
 800866e:	2900      	cmp	r1, #0
 8008670:	db04      	blt.n	800867c <_dtoa_r+0xa54>
 8008672:	9807      	ldr	r0, [sp, #28]
 8008674:	4301      	orrs	r1, r0
 8008676:	9806      	ldr	r0, [sp, #24]
 8008678:	4301      	orrs	r1, r0
 800867a:	d120      	bne.n	80086be <_dtoa_r+0xa96>
 800867c:	2a00      	cmp	r2, #0
 800867e:	ddee      	ble.n	800865e <_dtoa_r+0xa36>
 8008680:	9902      	ldr	r1, [sp, #8]
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	2201      	movs	r2, #1
 8008686:	4648      	mov	r0, r9
 8008688:	f000 fbee 	bl	8008e68 <__lshift>
 800868c:	4621      	mov	r1, r4
 800868e:	9002      	str	r0, [sp, #8]
 8008690:	f000 fc56 	bl	8008f40 <__mcmp>
 8008694:	2800      	cmp	r0, #0
 8008696:	9b00      	ldr	r3, [sp, #0]
 8008698:	dc02      	bgt.n	80086a0 <_dtoa_r+0xa78>
 800869a:	d1e0      	bne.n	800865e <_dtoa_r+0xa36>
 800869c:	07da      	lsls	r2, r3, #31
 800869e:	d5de      	bpl.n	800865e <_dtoa_r+0xa36>
 80086a0:	2b39      	cmp	r3, #57	@ 0x39
 80086a2:	d1da      	bne.n	800865a <_dtoa_r+0xa32>
 80086a4:	2339      	movs	r3, #57	@ 0x39
 80086a6:	f88b 3000 	strb.w	r3, [fp]
 80086aa:	4633      	mov	r3, r6
 80086ac:	461e      	mov	r6, r3
 80086ae:	3b01      	subs	r3, #1
 80086b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086b4:	2a39      	cmp	r2, #57	@ 0x39
 80086b6:	d04e      	beq.n	8008756 <_dtoa_r+0xb2e>
 80086b8:	3201      	adds	r2, #1
 80086ba:	701a      	strb	r2, [r3, #0]
 80086bc:	e501      	b.n	80080c2 <_dtoa_r+0x49a>
 80086be:	2a00      	cmp	r2, #0
 80086c0:	dd03      	ble.n	80086ca <_dtoa_r+0xaa2>
 80086c2:	2b39      	cmp	r3, #57	@ 0x39
 80086c4:	d0ee      	beq.n	80086a4 <_dtoa_r+0xa7c>
 80086c6:	3301      	adds	r3, #1
 80086c8:	e7c9      	b.n	800865e <_dtoa_r+0xa36>
 80086ca:	9a00      	ldr	r2, [sp, #0]
 80086cc:	9908      	ldr	r1, [sp, #32]
 80086ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086d2:	428a      	cmp	r2, r1
 80086d4:	d028      	beq.n	8008728 <_dtoa_r+0xb00>
 80086d6:	9902      	ldr	r1, [sp, #8]
 80086d8:	2300      	movs	r3, #0
 80086da:	220a      	movs	r2, #10
 80086dc:	4648      	mov	r0, r9
 80086de:	f000 f9d5 	bl	8008a8c <__multadd>
 80086e2:	42af      	cmp	r7, r5
 80086e4:	9002      	str	r0, [sp, #8]
 80086e6:	f04f 0300 	mov.w	r3, #0
 80086ea:	f04f 020a 	mov.w	r2, #10
 80086ee:	4639      	mov	r1, r7
 80086f0:	4648      	mov	r0, r9
 80086f2:	d107      	bne.n	8008704 <_dtoa_r+0xadc>
 80086f4:	f000 f9ca 	bl	8008a8c <__multadd>
 80086f8:	4607      	mov	r7, r0
 80086fa:	4605      	mov	r5, r0
 80086fc:	9b00      	ldr	r3, [sp, #0]
 80086fe:	3301      	adds	r3, #1
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	e777      	b.n	80085f4 <_dtoa_r+0x9cc>
 8008704:	f000 f9c2 	bl	8008a8c <__multadd>
 8008708:	4629      	mov	r1, r5
 800870a:	4607      	mov	r7, r0
 800870c:	2300      	movs	r3, #0
 800870e:	220a      	movs	r2, #10
 8008710:	4648      	mov	r0, r9
 8008712:	f000 f9bb 	bl	8008a8c <__multadd>
 8008716:	4605      	mov	r5, r0
 8008718:	e7f0      	b.n	80086fc <_dtoa_r+0xad4>
 800871a:	f1bb 0f00 	cmp.w	fp, #0
 800871e:	bfcc      	ite	gt
 8008720:	465e      	movgt	r6, fp
 8008722:	2601      	movle	r6, #1
 8008724:	4456      	add	r6, sl
 8008726:	2700      	movs	r7, #0
 8008728:	9902      	ldr	r1, [sp, #8]
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	2201      	movs	r2, #1
 800872e:	4648      	mov	r0, r9
 8008730:	f000 fb9a 	bl	8008e68 <__lshift>
 8008734:	4621      	mov	r1, r4
 8008736:	9002      	str	r0, [sp, #8]
 8008738:	f000 fc02 	bl	8008f40 <__mcmp>
 800873c:	2800      	cmp	r0, #0
 800873e:	dcb4      	bgt.n	80086aa <_dtoa_r+0xa82>
 8008740:	d102      	bne.n	8008748 <_dtoa_r+0xb20>
 8008742:	9b00      	ldr	r3, [sp, #0]
 8008744:	07db      	lsls	r3, r3, #31
 8008746:	d4b0      	bmi.n	80086aa <_dtoa_r+0xa82>
 8008748:	4633      	mov	r3, r6
 800874a:	461e      	mov	r6, r3
 800874c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008750:	2a30      	cmp	r2, #48	@ 0x30
 8008752:	d0fa      	beq.n	800874a <_dtoa_r+0xb22>
 8008754:	e4b5      	b.n	80080c2 <_dtoa_r+0x49a>
 8008756:	459a      	cmp	sl, r3
 8008758:	d1a8      	bne.n	80086ac <_dtoa_r+0xa84>
 800875a:	2331      	movs	r3, #49	@ 0x31
 800875c:	f108 0801 	add.w	r8, r8, #1
 8008760:	f88a 3000 	strb.w	r3, [sl]
 8008764:	e4ad      	b.n	80080c2 <_dtoa_r+0x49a>
 8008766:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008768:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80087c4 <_dtoa_r+0xb9c>
 800876c:	b11b      	cbz	r3, 8008776 <_dtoa_r+0xb4e>
 800876e:	f10a 0308 	add.w	r3, sl, #8
 8008772:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008774:	6013      	str	r3, [r2, #0]
 8008776:	4650      	mov	r0, sl
 8008778:	b017      	add	sp, #92	@ 0x5c
 800877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800877e:	9b07      	ldr	r3, [sp, #28]
 8008780:	2b01      	cmp	r3, #1
 8008782:	f77f ae2e 	ble.w	80083e2 <_dtoa_r+0x7ba>
 8008786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008788:	9308      	str	r3, [sp, #32]
 800878a:	2001      	movs	r0, #1
 800878c:	e64d      	b.n	800842a <_dtoa_r+0x802>
 800878e:	f1bb 0f00 	cmp.w	fp, #0
 8008792:	f77f aed9 	ble.w	8008548 <_dtoa_r+0x920>
 8008796:	4656      	mov	r6, sl
 8008798:	9802      	ldr	r0, [sp, #8]
 800879a:	4621      	mov	r1, r4
 800879c:	f7ff f9ba 	bl	8007b14 <quorem>
 80087a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80087a4:	f806 3b01 	strb.w	r3, [r6], #1
 80087a8:	eba6 020a 	sub.w	r2, r6, sl
 80087ac:	4593      	cmp	fp, r2
 80087ae:	ddb4      	ble.n	800871a <_dtoa_r+0xaf2>
 80087b0:	9902      	ldr	r1, [sp, #8]
 80087b2:	2300      	movs	r3, #0
 80087b4:	220a      	movs	r2, #10
 80087b6:	4648      	mov	r0, r9
 80087b8:	f000 f968 	bl	8008a8c <__multadd>
 80087bc:	9002      	str	r0, [sp, #8]
 80087be:	e7eb      	b.n	8008798 <_dtoa_r+0xb70>
 80087c0:	0800bc7d 	.word	0x0800bc7d
 80087c4:	0800bc18 	.word	0x0800bc18

080087c8 <_free_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4605      	mov	r5, r0
 80087cc:	2900      	cmp	r1, #0
 80087ce:	d041      	beq.n	8008854 <_free_r+0x8c>
 80087d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087d4:	1f0c      	subs	r4, r1, #4
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bfb8      	it	lt
 80087da:	18e4      	addlt	r4, r4, r3
 80087dc:	f000 f8e8 	bl	80089b0 <__malloc_lock>
 80087e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008858 <_free_r+0x90>)
 80087e2:	6813      	ldr	r3, [r2, #0]
 80087e4:	b933      	cbnz	r3, 80087f4 <_free_r+0x2c>
 80087e6:	6063      	str	r3, [r4, #4]
 80087e8:	6014      	str	r4, [r2, #0]
 80087ea:	4628      	mov	r0, r5
 80087ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087f0:	f000 b8e4 	b.w	80089bc <__malloc_unlock>
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	d908      	bls.n	800880a <_free_r+0x42>
 80087f8:	6820      	ldr	r0, [r4, #0]
 80087fa:	1821      	adds	r1, r4, r0
 80087fc:	428b      	cmp	r3, r1
 80087fe:	bf01      	itttt	eq
 8008800:	6819      	ldreq	r1, [r3, #0]
 8008802:	685b      	ldreq	r3, [r3, #4]
 8008804:	1809      	addeq	r1, r1, r0
 8008806:	6021      	streq	r1, [r4, #0]
 8008808:	e7ed      	b.n	80087e6 <_free_r+0x1e>
 800880a:	461a      	mov	r2, r3
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	b10b      	cbz	r3, 8008814 <_free_r+0x4c>
 8008810:	42a3      	cmp	r3, r4
 8008812:	d9fa      	bls.n	800880a <_free_r+0x42>
 8008814:	6811      	ldr	r1, [r2, #0]
 8008816:	1850      	adds	r0, r2, r1
 8008818:	42a0      	cmp	r0, r4
 800881a:	d10b      	bne.n	8008834 <_free_r+0x6c>
 800881c:	6820      	ldr	r0, [r4, #0]
 800881e:	4401      	add	r1, r0
 8008820:	1850      	adds	r0, r2, r1
 8008822:	4283      	cmp	r3, r0
 8008824:	6011      	str	r1, [r2, #0]
 8008826:	d1e0      	bne.n	80087ea <_free_r+0x22>
 8008828:	6818      	ldr	r0, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	6053      	str	r3, [r2, #4]
 800882e:	4408      	add	r0, r1
 8008830:	6010      	str	r0, [r2, #0]
 8008832:	e7da      	b.n	80087ea <_free_r+0x22>
 8008834:	d902      	bls.n	800883c <_free_r+0x74>
 8008836:	230c      	movs	r3, #12
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	e7d6      	b.n	80087ea <_free_r+0x22>
 800883c:	6820      	ldr	r0, [r4, #0]
 800883e:	1821      	adds	r1, r4, r0
 8008840:	428b      	cmp	r3, r1
 8008842:	bf04      	itt	eq
 8008844:	6819      	ldreq	r1, [r3, #0]
 8008846:	685b      	ldreq	r3, [r3, #4]
 8008848:	6063      	str	r3, [r4, #4]
 800884a:	bf04      	itt	eq
 800884c:	1809      	addeq	r1, r1, r0
 800884e:	6021      	streq	r1, [r4, #0]
 8008850:	6054      	str	r4, [r2, #4]
 8008852:	e7ca      	b.n	80087ea <_free_r+0x22>
 8008854:	bd38      	pop	{r3, r4, r5, pc}
 8008856:	bf00      	nop
 8008858:	20000c64 	.word	0x20000c64

0800885c <malloc>:
 800885c:	4b02      	ldr	r3, [pc, #8]	@ (8008868 <malloc+0xc>)
 800885e:	4601      	mov	r1, r0
 8008860:	6818      	ldr	r0, [r3, #0]
 8008862:	f000 b825 	b.w	80088b0 <_malloc_r>
 8008866:	bf00      	nop
 8008868:	20000030 	.word	0x20000030

0800886c <sbrk_aligned>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	4e0f      	ldr	r6, [pc, #60]	@ (80088ac <sbrk_aligned+0x40>)
 8008870:	460c      	mov	r4, r1
 8008872:	6831      	ldr	r1, [r6, #0]
 8008874:	4605      	mov	r5, r0
 8008876:	b911      	cbnz	r1, 800887e <sbrk_aligned+0x12>
 8008878:	f002 f9a8 	bl	800abcc <_sbrk_r>
 800887c:	6030      	str	r0, [r6, #0]
 800887e:	4621      	mov	r1, r4
 8008880:	4628      	mov	r0, r5
 8008882:	f002 f9a3 	bl	800abcc <_sbrk_r>
 8008886:	1c43      	adds	r3, r0, #1
 8008888:	d103      	bne.n	8008892 <sbrk_aligned+0x26>
 800888a:	f04f 34ff 	mov.w	r4, #4294967295
 800888e:	4620      	mov	r0, r4
 8008890:	bd70      	pop	{r4, r5, r6, pc}
 8008892:	1cc4      	adds	r4, r0, #3
 8008894:	f024 0403 	bic.w	r4, r4, #3
 8008898:	42a0      	cmp	r0, r4
 800889a:	d0f8      	beq.n	800888e <sbrk_aligned+0x22>
 800889c:	1a21      	subs	r1, r4, r0
 800889e:	4628      	mov	r0, r5
 80088a0:	f002 f994 	bl	800abcc <_sbrk_r>
 80088a4:	3001      	adds	r0, #1
 80088a6:	d1f2      	bne.n	800888e <sbrk_aligned+0x22>
 80088a8:	e7ef      	b.n	800888a <sbrk_aligned+0x1e>
 80088aa:	bf00      	nop
 80088ac:	20000c60 	.word	0x20000c60

080088b0 <_malloc_r>:
 80088b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088b4:	1ccd      	adds	r5, r1, #3
 80088b6:	f025 0503 	bic.w	r5, r5, #3
 80088ba:	3508      	adds	r5, #8
 80088bc:	2d0c      	cmp	r5, #12
 80088be:	bf38      	it	cc
 80088c0:	250c      	movcc	r5, #12
 80088c2:	2d00      	cmp	r5, #0
 80088c4:	4606      	mov	r6, r0
 80088c6:	db01      	blt.n	80088cc <_malloc_r+0x1c>
 80088c8:	42a9      	cmp	r1, r5
 80088ca:	d904      	bls.n	80088d6 <_malloc_r+0x26>
 80088cc:	230c      	movs	r3, #12
 80088ce:	6033      	str	r3, [r6, #0]
 80088d0:	2000      	movs	r0, #0
 80088d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089ac <_malloc_r+0xfc>
 80088da:	f000 f869 	bl	80089b0 <__malloc_lock>
 80088de:	f8d8 3000 	ldr.w	r3, [r8]
 80088e2:	461c      	mov	r4, r3
 80088e4:	bb44      	cbnz	r4, 8008938 <_malloc_r+0x88>
 80088e6:	4629      	mov	r1, r5
 80088e8:	4630      	mov	r0, r6
 80088ea:	f7ff ffbf 	bl	800886c <sbrk_aligned>
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	4604      	mov	r4, r0
 80088f2:	d158      	bne.n	80089a6 <_malloc_r+0xf6>
 80088f4:	f8d8 4000 	ldr.w	r4, [r8]
 80088f8:	4627      	mov	r7, r4
 80088fa:	2f00      	cmp	r7, #0
 80088fc:	d143      	bne.n	8008986 <_malloc_r+0xd6>
 80088fe:	2c00      	cmp	r4, #0
 8008900:	d04b      	beq.n	800899a <_malloc_r+0xea>
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	4639      	mov	r1, r7
 8008906:	4630      	mov	r0, r6
 8008908:	eb04 0903 	add.w	r9, r4, r3
 800890c:	f002 f95e 	bl	800abcc <_sbrk_r>
 8008910:	4581      	cmp	r9, r0
 8008912:	d142      	bne.n	800899a <_malloc_r+0xea>
 8008914:	6821      	ldr	r1, [r4, #0]
 8008916:	1a6d      	subs	r5, r5, r1
 8008918:	4629      	mov	r1, r5
 800891a:	4630      	mov	r0, r6
 800891c:	f7ff ffa6 	bl	800886c <sbrk_aligned>
 8008920:	3001      	adds	r0, #1
 8008922:	d03a      	beq.n	800899a <_malloc_r+0xea>
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	442b      	add	r3, r5
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	f8d8 3000 	ldr.w	r3, [r8]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	bb62      	cbnz	r2, 800898c <_malloc_r+0xdc>
 8008932:	f8c8 7000 	str.w	r7, [r8]
 8008936:	e00f      	b.n	8008958 <_malloc_r+0xa8>
 8008938:	6822      	ldr	r2, [r4, #0]
 800893a:	1b52      	subs	r2, r2, r5
 800893c:	d420      	bmi.n	8008980 <_malloc_r+0xd0>
 800893e:	2a0b      	cmp	r2, #11
 8008940:	d917      	bls.n	8008972 <_malloc_r+0xc2>
 8008942:	1961      	adds	r1, r4, r5
 8008944:	42a3      	cmp	r3, r4
 8008946:	6025      	str	r5, [r4, #0]
 8008948:	bf18      	it	ne
 800894a:	6059      	strne	r1, [r3, #4]
 800894c:	6863      	ldr	r3, [r4, #4]
 800894e:	bf08      	it	eq
 8008950:	f8c8 1000 	streq.w	r1, [r8]
 8008954:	5162      	str	r2, [r4, r5]
 8008956:	604b      	str	r3, [r1, #4]
 8008958:	4630      	mov	r0, r6
 800895a:	f000 f82f 	bl	80089bc <__malloc_unlock>
 800895e:	f104 000b 	add.w	r0, r4, #11
 8008962:	1d23      	adds	r3, r4, #4
 8008964:	f020 0007 	bic.w	r0, r0, #7
 8008968:	1ac2      	subs	r2, r0, r3
 800896a:	bf1c      	itt	ne
 800896c:	1a1b      	subne	r3, r3, r0
 800896e:	50a3      	strne	r3, [r4, r2]
 8008970:	e7af      	b.n	80088d2 <_malloc_r+0x22>
 8008972:	6862      	ldr	r2, [r4, #4]
 8008974:	42a3      	cmp	r3, r4
 8008976:	bf0c      	ite	eq
 8008978:	f8c8 2000 	streq.w	r2, [r8]
 800897c:	605a      	strne	r2, [r3, #4]
 800897e:	e7eb      	b.n	8008958 <_malloc_r+0xa8>
 8008980:	4623      	mov	r3, r4
 8008982:	6864      	ldr	r4, [r4, #4]
 8008984:	e7ae      	b.n	80088e4 <_malloc_r+0x34>
 8008986:	463c      	mov	r4, r7
 8008988:	687f      	ldr	r7, [r7, #4]
 800898a:	e7b6      	b.n	80088fa <_malloc_r+0x4a>
 800898c:	461a      	mov	r2, r3
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	42a3      	cmp	r3, r4
 8008992:	d1fb      	bne.n	800898c <_malloc_r+0xdc>
 8008994:	2300      	movs	r3, #0
 8008996:	6053      	str	r3, [r2, #4]
 8008998:	e7de      	b.n	8008958 <_malloc_r+0xa8>
 800899a:	230c      	movs	r3, #12
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	4630      	mov	r0, r6
 80089a0:	f000 f80c 	bl	80089bc <__malloc_unlock>
 80089a4:	e794      	b.n	80088d0 <_malloc_r+0x20>
 80089a6:	6005      	str	r5, [r0, #0]
 80089a8:	e7d6      	b.n	8008958 <_malloc_r+0xa8>
 80089aa:	bf00      	nop
 80089ac:	20000c64 	.word	0x20000c64

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	@ (80089b8 <__malloc_lock+0x8>)
 80089b2:	f7ff b87a 	b.w	8007aaa <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	20000c5c 	.word	0x20000c5c

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	@ (80089c4 <__malloc_unlock+0x8>)
 80089be:	f7ff b875 	b.w	8007aac <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000c5c 	.word	0x20000c5c

080089c8 <_Balloc>:
 80089c8:	b570      	push	{r4, r5, r6, lr}
 80089ca:	69c6      	ldr	r6, [r0, #28]
 80089cc:	4604      	mov	r4, r0
 80089ce:	460d      	mov	r5, r1
 80089d0:	b976      	cbnz	r6, 80089f0 <_Balloc+0x28>
 80089d2:	2010      	movs	r0, #16
 80089d4:	f7ff ff42 	bl	800885c <malloc>
 80089d8:	4602      	mov	r2, r0
 80089da:	61e0      	str	r0, [r4, #28]
 80089dc:	b920      	cbnz	r0, 80089e8 <_Balloc+0x20>
 80089de:	4b18      	ldr	r3, [pc, #96]	@ (8008a40 <_Balloc+0x78>)
 80089e0:	4818      	ldr	r0, [pc, #96]	@ (8008a44 <_Balloc+0x7c>)
 80089e2:	216b      	movs	r1, #107	@ 0x6b
 80089e4:	f7ff f878 	bl	8007ad8 <__assert_func>
 80089e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089ec:	6006      	str	r6, [r0, #0]
 80089ee:	60c6      	str	r6, [r0, #12]
 80089f0:	69e6      	ldr	r6, [r4, #28]
 80089f2:	68f3      	ldr	r3, [r6, #12]
 80089f4:	b183      	cbz	r3, 8008a18 <_Balloc+0x50>
 80089f6:	69e3      	ldr	r3, [r4, #28]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80089fe:	b9b8      	cbnz	r0, 8008a30 <_Balloc+0x68>
 8008a00:	2101      	movs	r1, #1
 8008a02:	fa01 f605 	lsl.w	r6, r1, r5
 8008a06:	1d72      	adds	r2, r6, #5
 8008a08:	0092      	lsls	r2, r2, #2
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f002 f8ff 	bl	800ac0e <_calloc_r>
 8008a10:	b160      	cbz	r0, 8008a2c <_Balloc+0x64>
 8008a12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a16:	e00e      	b.n	8008a36 <_Balloc+0x6e>
 8008a18:	2221      	movs	r2, #33	@ 0x21
 8008a1a:	2104      	movs	r1, #4
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f002 f8f6 	bl	800ac0e <_calloc_r>
 8008a22:	69e3      	ldr	r3, [r4, #28]
 8008a24:	60f0      	str	r0, [r6, #12]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1e4      	bne.n	80089f6 <_Balloc+0x2e>
 8008a2c:	2000      	movs	r0, #0
 8008a2e:	bd70      	pop	{r4, r5, r6, pc}
 8008a30:	6802      	ldr	r2, [r0, #0]
 8008a32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a36:	2300      	movs	r3, #0
 8008a38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a3c:	e7f7      	b.n	8008a2e <_Balloc+0x66>
 8008a3e:	bf00      	nop
 8008a40:	0800bb6b 	.word	0x0800bb6b
 8008a44:	0800bc8e 	.word	0x0800bc8e

08008a48 <_Bfree>:
 8008a48:	b570      	push	{r4, r5, r6, lr}
 8008a4a:	69c6      	ldr	r6, [r0, #28]
 8008a4c:	4605      	mov	r5, r0
 8008a4e:	460c      	mov	r4, r1
 8008a50:	b976      	cbnz	r6, 8008a70 <_Bfree+0x28>
 8008a52:	2010      	movs	r0, #16
 8008a54:	f7ff ff02 	bl	800885c <malloc>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	61e8      	str	r0, [r5, #28]
 8008a5c:	b920      	cbnz	r0, 8008a68 <_Bfree+0x20>
 8008a5e:	4b09      	ldr	r3, [pc, #36]	@ (8008a84 <_Bfree+0x3c>)
 8008a60:	4809      	ldr	r0, [pc, #36]	@ (8008a88 <_Bfree+0x40>)
 8008a62:	218f      	movs	r1, #143	@ 0x8f
 8008a64:	f7ff f838 	bl	8007ad8 <__assert_func>
 8008a68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a6c:	6006      	str	r6, [r0, #0]
 8008a6e:	60c6      	str	r6, [r0, #12]
 8008a70:	b13c      	cbz	r4, 8008a82 <_Bfree+0x3a>
 8008a72:	69eb      	ldr	r3, [r5, #28]
 8008a74:	6862      	ldr	r2, [r4, #4]
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a7c:	6021      	str	r1, [r4, #0]
 8008a7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a82:	bd70      	pop	{r4, r5, r6, pc}
 8008a84:	0800bb6b 	.word	0x0800bb6b
 8008a88:	0800bc8e 	.word	0x0800bc8e

08008a8c <__multadd>:
 8008a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a90:	690d      	ldr	r5, [r1, #16]
 8008a92:	4607      	mov	r7, r0
 8008a94:	460c      	mov	r4, r1
 8008a96:	461e      	mov	r6, r3
 8008a98:	f101 0c14 	add.w	ip, r1, #20
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	f8dc 3000 	ldr.w	r3, [ip]
 8008aa2:	b299      	uxth	r1, r3
 8008aa4:	fb02 6101 	mla	r1, r2, r1, r6
 8008aa8:	0c1e      	lsrs	r6, r3, #16
 8008aaa:	0c0b      	lsrs	r3, r1, #16
 8008aac:	fb02 3306 	mla	r3, r2, r6, r3
 8008ab0:	b289      	uxth	r1, r1
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ab8:	4285      	cmp	r5, r0
 8008aba:	f84c 1b04 	str.w	r1, [ip], #4
 8008abe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ac2:	dcec      	bgt.n	8008a9e <__multadd+0x12>
 8008ac4:	b30e      	cbz	r6, 8008b0a <__multadd+0x7e>
 8008ac6:	68a3      	ldr	r3, [r4, #8]
 8008ac8:	42ab      	cmp	r3, r5
 8008aca:	dc19      	bgt.n	8008b00 <__multadd+0x74>
 8008acc:	6861      	ldr	r1, [r4, #4]
 8008ace:	4638      	mov	r0, r7
 8008ad0:	3101      	adds	r1, #1
 8008ad2:	f7ff ff79 	bl	80089c8 <_Balloc>
 8008ad6:	4680      	mov	r8, r0
 8008ad8:	b928      	cbnz	r0, 8008ae6 <__multadd+0x5a>
 8008ada:	4602      	mov	r2, r0
 8008adc:	4b0c      	ldr	r3, [pc, #48]	@ (8008b10 <__multadd+0x84>)
 8008ade:	480d      	ldr	r0, [pc, #52]	@ (8008b14 <__multadd+0x88>)
 8008ae0:	21ba      	movs	r1, #186	@ 0xba
 8008ae2:	f7fe fff9 	bl	8007ad8 <__assert_func>
 8008ae6:	6922      	ldr	r2, [r4, #16]
 8008ae8:	3202      	adds	r2, #2
 8008aea:	f104 010c 	add.w	r1, r4, #12
 8008aee:	0092      	lsls	r2, r2, #2
 8008af0:	300c      	adds	r0, #12
 8008af2:	f7fe ffdc 	bl	8007aae <memcpy>
 8008af6:	4621      	mov	r1, r4
 8008af8:	4638      	mov	r0, r7
 8008afa:	f7ff ffa5 	bl	8008a48 <_Bfree>
 8008afe:	4644      	mov	r4, r8
 8008b00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b04:	3501      	adds	r5, #1
 8008b06:	615e      	str	r6, [r3, #20]
 8008b08:	6125      	str	r5, [r4, #16]
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b10:	0800bc7d 	.word	0x0800bc7d
 8008b14:	0800bc8e 	.word	0x0800bc8e

08008b18 <__s2b>:
 8008b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	4615      	mov	r5, r2
 8008b20:	461f      	mov	r7, r3
 8008b22:	2209      	movs	r2, #9
 8008b24:	3308      	adds	r3, #8
 8008b26:	4606      	mov	r6, r0
 8008b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b2c:	2100      	movs	r1, #0
 8008b2e:	2201      	movs	r2, #1
 8008b30:	429a      	cmp	r2, r3
 8008b32:	db09      	blt.n	8008b48 <__s2b+0x30>
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7ff ff47 	bl	80089c8 <_Balloc>
 8008b3a:	b940      	cbnz	r0, 8008b4e <__s2b+0x36>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	4b19      	ldr	r3, [pc, #100]	@ (8008ba4 <__s2b+0x8c>)
 8008b40:	4819      	ldr	r0, [pc, #100]	@ (8008ba8 <__s2b+0x90>)
 8008b42:	21d3      	movs	r1, #211	@ 0xd3
 8008b44:	f7fe ffc8 	bl	8007ad8 <__assert_func>
 8008b48:	0052      	lsls	r2, r2, #1
 8008b4a:	3101      	adds	r1, #1
 8008b4c:	e7f0      	b.n	8008b30 <__s2b+0x18>
 8008b4e:	9b08      	ldr	r3, [sp, #32]
 8008b50:	6143      	str	r3, [r0, #20]
 8008b52:	2d09      	cmp	r5, #9
 8008b54:	f04f 0301 	mov.w	r3, #1
 8008b58:	6103      	str	r3, [r0, #16]
 8008b5a:	dd16      	ble.n	8008b8a <__s2b+0x72>
 8008b5c:	f104 0909 	add.w	r9, r4, #9
 8008b60:	46c8      	mov	r8, r9
 8008b62:	442c      	add	r4, r5
 8008b64:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b68:	4601      	mov	r1, r0
 8008b6a:	3b30      	subs	r3, #48	@ 0x30
 8008b6c:	220a      	movs	r2, #10
 8008b6e:	4630      	mov	r0, r6
 8008b70:	f7ff ff8c 	bl	8008a8c <__multadd>
 8008b74:	45a0      	cmp	r8, r4
 8008b76:	d1f5      	bne.n	8008b64 <__s2b+0x4c>
 8008b78:	f1a5 0408 	sub.w	r4, r5, #8
 8008b7c:	444c      	add	r4, r9
 8008b7e:	1b2d      	subs	r5, r5, r4
 8008b80:	1963      	adds	r3, r4, r5
 8008b82:	42bb      	cmp	r3, r7
 8008b84:	db04      	blt.n	8008b90 <__s2b+0x78>
 8008b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b8a:	340a      	adds	r4, #10
 8008b8c:	2509      	movs	r5, #9
 8008b8e:	e7f6      	b.n	8008b7e <__s2b+0x66>
 8008b90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b94:	4601      	mov	r1, r0
 8008b96:	3b30      	subs	r3, #48	@ 0x30
 8008b98:	220a      	movs	r2, #10
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	f7ff ff76 	bl	8008a8c <__multadd>
 8008ba0:	e7ee      	b.n	8008b80 <__s2b+0x68>
 8008ba2:	bf00      	nop
 8008ba4:	0800bc7d 	.word	0x0800bc7d
 8008ba8:	0800bc8e 	.word	0x0800bc8e

08008bac <__hi0bits>:
 8008bac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	bf36      	itet	cc
 8008bb4:	0403      	lslcc	r3, r0, #16
 8008bb6:	2000      	movcs	r0, #0
 8008bb8:	2010      	movcc	r0, #16
 8008bba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bbe:	bf3c      	itt	cc
 8008bc0:	021b      	lslcc	r3, r3, #8
 8008bc2:	3008      	addcc	r0, #8
 8008bc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bc8:	bf3c      	itt	cc
 8008bca:	011b      	lslcc	r3, r3, #4
 8008bcc:	3004      	addcc	r0, #4
 8008bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bd2:	bf3c      	itt	cc
 8008bd4:	009b      	lslcc	r3, r3, #2
 8008bd6:	3002      	addcc	r0, #2
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	db05      	blt.n	8008be8 <__hi0bits+0x3c>
 8008bdc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008be0:	f100 0001 	add.w	r0, r0, #1
 8008be4:	bf08      	it	eq
 8008be6:	2020      	moveq	r0, #32
 8008be8:	4770      	bx	lr

08008bea <__lo0bits>:
 8008bea:	6803      	ldr	r3, [r0, #0]
 8008bec:	4602      	mov	r2, r0
 8008bee:	f013 0007 	ands.w	r0, r3, #7
 8008bf2:	d00b      	beq.n	8008c0c <__lo0bits+0x22>
 8008bf4:	07d9      	lsls	r1, r3, #31
 8008bf6:	d421      	bmi.n	8008c3c <__lo0bits+0x52>
 8008bf8:	0798      	lsls	r0, r3, #30
 8008bfa:	bf49      	itett	mi
 8008bfc:	085b      	lsrmi	r3, r3, #1
 8008bfe:	089b      	lsrpl	r3, r3, #2
 8008c00:	2001      	movmi	r0, #1
 8008c02:	6013      	strmi	r3, [r2, #0]
 8008c04:	bf5c      	itt	pl
 8008c06:	6013      	strpl	r3, [r2, #0]
 8008c08:	2002      	movpl	r0, #2
 8008c0a:	4770      	bx	lr
 8008c0c:	b299      	uxth	r1, r3
 8008c0e:	b909      	cbnz	r1, 8008c14 <__lo0bits+0x2a>
 8008c10:	0c1b      	lsrs	r3, r3, #16
 8008c12:	2010      	movs	r0, #16
 8008c14:	b2d9      	uxtb	r1, r3
 8008c16:	b909      	cbnz	r1, 8008c1c <__lo0bits+0x32>
 8008c18:	3008      	adds	r0, #8
 8008c1a:	0a1b      	lsrs	r3, r3, #8
 8008c1c:	0719      	lsls	r1, r3, #28
 8008c1e:	bf04      	itt	eq
 8008c20:	091b      	lsreq	r3, r3, #4
 8008c22:	3004      	addeq	r0, #4
 8008c24:	0799      	lsls	r1, r3, #30
 8008c26:	bf04      	itt	eq
 8008c28:	089b      	lsreq	r3, r3, #2
 8008c2a:	3002      	addeq	r0, #2
 8008c2c:	07d9      	lsls	r1, r3, #31
 8008c2e:	d403      	bmi.n	8008c38 <__lo0bits+0x4e>
 8008c30:	085b      	lsrs	r3, r3, #1
 8008c32:	f100 0001 	add.w	r0, r0, #1
 8008c36:	d003      	beq.n	8008c40 <__lo0bits+0x56>
 8008c38:	6013      	str	r3, [r2, #0]
 8008c3a:	4770      	bx	lr
 8008c3c:	2000      	movs	r0, #0
 8008c3e:	4770      	bx	lr
 8008c40:	2020      	movs	r0, #32
 8008c42:	4770      	bx	lr

08008c44 <__i2b>:
 8008c44:	b510      	push	{r4, lr}
 8008c46:	460c      	mov	r4, r1
 8008c48:	2101      	movs	r1, #1
 8008c4a:	f7ff febd 	bl	80089c8 <_Balloc>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	b928      	cbnz	r0, 8008c5e <__i2b+0x1a>
 8008c52:	4b05      	ldr	r3, [pc, #20]	@ (8008c68 <__i2b+0x24>)
 8008c54:	4805      	ldr	r0, [pc, #20]	@ (8008c6c <__i2b+0x28>)
 8008c56:	f240 1145 	movw	r1, #325	@ 0x145
 8008c5a:	f7fe ff3d 	bl	8007ad8 <__assert_func>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	6144      	str	r4, [r0, #20]
 8008c62:	6103      	str	r3, [r0, #16]
 8008c64:	bd10      	pop	{r4, pc}
 8008c66:	bf00      	nop
 8008c68:	0800bc7d 	.word	0x0800bc7d
 8008c6c:	0800bc8e 	.word	0x0800bc8e

08008c70 <__multiply>:
 8008c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c74:	4617      	mov	r7, r2
 8008c76:	690a      	ldr	r2, [r1, #16]
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	bfa8      	it	ge
 8008c7e:	463b      	movge	r3, r7
 8008c80:	4689      	mov	r9, r1
 8008c82:	bfa4      	itt	ge
 8008c84:	460f      	movge	r7, r1
 8008c86:	4699      	movge	r9, r3
 8008c88:	693d      	ldr	r5, [r7, #16]
 8008c8a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	6879      	ldr	r1, [r7, #4]
 8008c92:	eb05 060a 	add.w	r6, r5, sl
 8008c96:	42b3      	cmp	r3, r6
 8008c98:	b085      	sub	sp, #20
 8008c9a:	bfb8      	it	lt
 8008c9c:	3101      	addlt	r1, #1
 8008c9e:	f7ff fe93 	bl	80089c8 <_Balloc>
 8008ca2:	b930      	cbnz	r0, 8008cb2 <__multiply+0x42>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	4b41      	ldr	r3, [pc, #260]	@ (8008dac <__multiply+0x13c>)
 8008ca8:	4841      	ldr	r0, [pc, #260]	@ (8008db0 <__multiply+0x140>)
 8008caa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cae:	f7fe ff13 	bl	8007ad8 <__assert_func>
 8008cb2:	f100 0414 	add.w	r4, r0, #20
 8008cb6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008cba:	4623      	mov	r3, r4
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	4573      	cmp	r3, lr
 8008cc0:	d320      	bcc.n	8008d04 <__multiply+0x94>
 8008cc2:	f107 0814 	add.w	r8, r7, #20
 8008cc6:	f109 0114 	add.w	r1, r9, #20
 8008cca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008cce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008cd2:	9302      	str	r3, [sp, #8]
 8008cd4:	1beb      	subs	r3, r5, r7
 8008cd6:	3b15      	subs	r3, #21
 8008cd8:	f023 0303 	bic.w	r3, r3, #3
 8008cdc:	3304      	adds	r3, #4
 8008cde:	3715      	adds	r7, #21
 8008ce0:	42bd      	cmp	r5, r7
 8008ce2:	bf38      	it	cc
 8008ce4:	2304      	movcc	r3, #4
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	9b02      	ldr	r3, [sp, #8]
 8008cea:	9103      	str	r1, [sp, #12]
 8008cec:	428b      	cmp	r3, r1
 8008cee:	d80c      	bhi.n	8008d0a <__multiply+0x9a>
 8008cf0:	2e00      	cmp	r6, #0
 8008cf2:	dd03      	ble.n	8008cfc <__multiply+0x8c>
 8008cf4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d055      	beq.n	8008da8 <__multiply+0x138>
 8008cfc:	6106      	str	r6, [r0, #16]
 8008cfe:	b005      	add	sp, #20
 8008d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d04:	f843 2b04 	str.w	r2, [r3], #4
 8008d08:	e7d9      	b.n	8008cbe <__multiply+0x4e>
 8008d0a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d0e:	f1ba 0f00 	cmp.w	sl, #0
 8008d12:	d01f      	beq.n	8008d54 <__multiply+0xe4>
 8008d14:	46c4      	mov	ip, r8
 8008d16:	46a1      	mov	r9, r4
 8008d18:	2700      	movs	r7, #0
 8008d1a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d1e:	f8d9 3000 	ldr.w	r3, [r9]
 8008d22:	fa1f fb82 	uxth.w	fp, r2
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d2c:	443b      	add	r3, r7
 8008d2e:	f8d9 7000 	ldr.w	r7, [r9]
 8008d32:	0c12      	lsrs	r2, r2, #16
 8008d34:	0c3f      	lsrs	r7, r7, #16
 8008d36:	fb0a 7202 	mla	r2, sl, r2, r7
 8008d3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d44:	4565      	cmp	r5, ip
 8008d46:	f849 3b04 	str.w	r3, [r9], #4
 8008d4a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008d4e:	d8e4      	bhi.n	8008d1a <__multiply+0xaa>
 8008d50:	9b01      	ldr	r3, [sp, #4]
 8008d52:	50e7      	str	r7, [r4, r3]
 8008d54:	9b03      	ldr	r3, [sp, #12]
 8008d56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d5a:	3104      	adds	r1, #4
 8008d5c:	f1b9 0f00 	cmp.w	r9, #0
 8008d60:	d020      	beq.n	8008da4 <__multiply+0x134>
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	4647      	mov	r7, r8
 8008d66:	46a4      	mov	ip, r4
 8008d68:	f04f 0a00 	mov.w	sl, #0
 8008d6c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008d70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008d74:	fb09 220b 	mla	r2, r9, fp, r2
 8008d78:	4452      	add	r2, sl
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d80:	f84c 3b04 	str.w	r3, [ip], #4
 8008d84:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d8c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008d90:	fb09 330a 	mla	r3, r9, sl, r3
 8008d94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008d98:	42bd      	cmp	r5, r7
 8008d9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d9e:	d8e5      	bhi.n	8008d6c <__multiply+0xfc>
 8008da0:	9a01      	ldr	r2, [sp, #4]
 8008da2:	50a3      	str	r3, [r4, r2]
 8008da4:	3404      	adds	r4, #4
 8008da6:	e79f      	b.n	8008ce8 <__multiply+0x78>
 8008da8:	3e01      	subs	r6, #1
 8008daa:	e7a1      	b.n	8008cf0 <__multiply+0x80>
 8008dac:	0800bc7d 	.word	0x0800bc7d
 8008db0:	0800bc8e 	.word	0x0800bc8e

08008db4 <__pow5mult>:
 8008db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008db8:	4615      	mov	r5, r2
 8008dba:	f012 0203 	ands.w	r2, r2, #3
 8008dbe:	4607      	mov	r7, r0
 8008dc0:	460e      	mov	r6, r1
 8008dc2:	d007      	beq.n	8008dd4 <__pow5mult+0x20>
 8008dc4:	4c25      	ldr	r4, [pc, #148]	@ (8008e5c <__pow5mult+0xa8>)
 8008dc6:	3a01      	subs	r2, #1
 8008dc8:	2300      	movs	r3, #0
 8008dca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008dce:	f7ff fe5d 	bl	8008a8c <__multadd>
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	10ad      	asrs	r5, r5, #2
 8008dd6:	d03d      	beq.n	8008e54 <__pow5mult+0xa0>
 8008dd8:	69fc      	ldr	r4, [r7, #28]
 8008dda:	b97c      	cbnz	r4, 8008dfc <__pow5mult+0x48>
 8008ddc:	2010      	movs	r0, #16
 8008dde:	f7ff fd3d 	bl	800885c <malloc>
 8008de2:	4602      	mov	r2, r0
 8008de4:	61f8      	str	r0, [r7, #28]
 8008de6:	b928      	cbnz	r0, 8008df4 <__pow5mult+0x40>
 8008de8:	4b1d      	ldr	r3, [pc, #116]	@ (8008e60 <__pow5mult+0xac>)
 8008dea:	481e      	ldr	r0, [pc, #120]	@ (8008e64 <__pow5mult+0xb0>)
 8008dec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008df0:	f7fe fe72 	bl	8007ad8 <__assert_func>
 8008df4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008df8:	6004      	str	r4, [r0, #0]
 8008dfa:	60c4      	str	r4, [r0, #12]
 8008dfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e04:	b94c      	cbnz	r4, 8008e1a <__pow5mult+0x66>
 8008e06:	f240 2171 	movw	r1, #625	@ 0x271
 8008e0a:	4638      	mov	r0, r7
 8008e0c:	f7ff ff1a 	bl	8008c44 <__i2b>
 8008e10:	2300      	movs	r3, #0
 8008e12:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e16:	4604      	mov	r4, r0
 8008e18:	6003      	str	r3, [r0, #0]
 8008e1a:	f04f 0900 	mov.w	r9, #0
 8008e1e:	07eb      	lsls	r3, r5, #31
 8008e20:	d50a      	bpl.n	8008e38 <__pow5mult+0x84>
 8008e22:	4631      	mov	r1, r6
 8008e24:	4622      	mov	r2, r4
 8008e26:	4638      	mov	r0, r7
 8008e28:	f7ff ff22 	bl	8008c70 <__multiply>
 8008e2c:	4631      	mov	r1, r6
 8008e2e:	4680      	mov	r8, r0
 8008e30:	4638      	mov	r0, r7
 8008e32:	f7ff fe09 	bl	8008a48 <_Bfree>
 8008e36:	4646      	mov	r6, r8
 8008e38:	106d      	asrs	r5, r5, #1
 8008e3a:	d00b      	beq.n	8008e54 <__pow5mult+0xa0>
 8008e3c:	6820      	ldr	r0, [r4, #0]
 8008e3e:	b938      	cbnz	r0, 8008e50 <__pow5mult+0x9c>
 8008e40:	4622      	mov	r2, r4
 8008e42:	4621      	mov	r1, r4
 8008e44:	4638      	mov	r0, r7
 8008e46:	f7ff ff13 	bl	8008c70 <__multiply>
 8008e4a:	6020      	str	r0, [r4, #0]
 8008e4c:	f8c0 9000 	str.w	r9, [r0]
 8008e50:	4604      	mov	r4, r0
 8008e52:	e7e4      	b.n	8008e1e <__pow5mult+0x6a>
 8008e54:	4630      	mov	r0, r6
 8008e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e5a:	bf00      	nop
 8008e5c:	0800bd80 	.word	0x0800bd80
 8008e60:	0800bb6b 	.word	0x0800bb6b
 8008e64:	0800bc8e 	.word	0x0800bc8e

08008e68 <__lshift>:
 8008e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	460c      	mov	r4, r1
 8008e6e:	6849      	ldr	r1, [r1, #4]
 8008e70:	6923      	ldr	r3, [r4, #16]
 8008e72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e76:	68a3      	ldr	r3, [r4, #8]
 8008e78:	4607      	mov	r7, r0
 8008e7a:	4691      	mov	r9, r2
 8008e7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e80:	f108 0601 	add.w	r6, r8, #1
 8008e84:	42b3      	cmp	r3, r6
 8008e86:	db0b      	blt.n	8008ea0 <__lshift+0x38>
 8008e88:	4638      	mov	r0, r7
 8008e8a:	f7ff fd9d 	bl	80089c8 <_Balloc>
 8008e8e:	4605      	mov	r5, r0
 8008e90:	b948      	cbnz	r0, 8008ea6 <__lshift+0x3e>
 8008e92:	4602      	mov	r2, r0
 8008e94:	4b28      	ldr	r3, [pc, #160]	@ (8008f38 <__lshift+0xd0>)
 8008e96:	4829      	ldr	r0, [pc, #164]	@ (8008f3c <__lshift+0xd4>)
 8008e98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e9c:	f7fe fe1c 	bl	8007ad8 <__assert_func>
 8008ea0:	3101      	adds	r1, #1
 8008ea2:	005b      	lsls	r3, r3, #1
 8008ea4:	e7ee      	b.n	8008e84 <__lshift+0x1c>
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f100 0114 	add.w	r1, r0, #20
 8008eac:	f100 0210 	add.w	r2, r0, #16
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	4553      	cmp	r3, sl
 8008eb4:	db33      	blt.n	8008f1e <__lshift+0xb6>
 8008eb6:	6920      	ldr	r0, [r4, #16]
 8008eb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ebc:	f104 0314 	add.w	r3, r4, #20
 8008ec0:	f019 091f 	ands.w	r9, r9, #31
 8008ec4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ec8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ecc:	d02b      	beq.n	8008f26 <__lshift+0xbe>
 8008ece:	f1c9 0e20 	rsb	lr, r9, #32
 8008ed2:	468a      	mov	sl, r1
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	fa00 f009 	lsl.w	r0, r0, r9
 8008edc:	4310      	orrs	r0, r2
 8008ede:	f84a 0b04 	str.w	r0, [sl], #4
 8008ee2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ee6:	459c      	cmp	ip, r3
 8008ee8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008eec:	d8f3      	bhi.n	8008ed6 <__lshift+0x6e>
 8008eee:	ebac 0304 	sub.w	r3, ip, r4
 8008ef2:	3b15      	subs	r3, #21
 8008ef4:	f023 0303 	bic.w	r3, r3, #3
 8008ef8:	3304      	adds	r3, #4
 8008efa:	f104 0015 	add.w	r0, r4, #21
 8008efe:	4560      	cmp	r0, ip
 8008f00:	bf88      	it	hi
 8008f02:	2304      	movhi	r3, #4
 8008f04:	50ca      	str	r2, [r1, r3]
 8008f06:	b10a      	cbz	r2, 8008f0c <__lshift+0xa4>
 8008f08:	f108 0602 	add.w	r6, r8, #2
 8008f0c:	3e01      	subs	r6, #1
 8008f0e:	4638      	mov	r0, r7
 8008f10:	612e      	str	r6, [r5, #16]
 8008f12:	4621      	mov	r1, r4
 8008f14:	f7ff fd98 	bl	8008a48 <_Bfree>
 8008f18:	4628      	mov	r0, r5
 8008f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f1e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f22:	3301      	adds	r3, #1
 8008f24:	e7c5      	b.n	8008eb2 <__lshift+0x4a>
 8008f26:	3904      	subs	r1, #4
 8008f28:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f30:	459c      	cmp	ip, r3
 8008f32:	d8f9      	bhi.n	8008f28 <__lshift+0xc0>
 8008f34:	e7ea      	b.n	8008f0c <__lshift+0xa4>
 8008f36:	bf00      	nop
 8008f38:	0800bc7d 	.word	0x0800bc7d
 8008f3c:	0800bc8e 	.word	0x0800bc8e

08008f40 <__mcmp>:
 8008f40:	690a      	ldr	r2, [r1, #16]
 8008f42:	4603      	mov	r3, r0
 8008f44:	6900      	ldr	r0, [r0, #16]
 8008f46:	1a80      	subs	r0, r0, r2
 8008f48:	b530      	push	{r4, r5, lr}
 8008f4a:	d10e      	bne.n	8008f6a <__mcmp+0x2a>
 8008f4c:	3314      	adds	r3, #20
 8008f4e:	3114      	adds	r1, #20
 8008f50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f60:	4295      	cmp	r5, r2
 8008f62:	d003      	beq.n	8008f6c <__mcmp+0x2c>
 8008f64:	d205      	bcs.n	8008f72 <__mcmp+0x32>
 8008f66:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6a:	bd30      	pop	{r4, r5, pc}
 8008f6c:	42a3      	cmp	r3, r4
 8008f6e:	d3f3      	bcc.n	8008f58 <__mcmp+0x18>
 8008f70:	e7fb      	b.n	8008f6a <__mcmp+0x2a>
 8008f72:	2001      	movs	r0, #1
 8008f74:	e7f9      	b.n	8008f6a <__mcmp+0x2a>
	...

08008f78 <__mdiff>:
 8008f78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	4689      	mov	r9, r1
 8008f7e:	4606      	mov	r6, r0
 8008f80:	4611      	mov	r1, r2
 8008f82:	4648      	mov	r0, r9
 8008f84:	4614      	mov	r4, r2
 8008f86:	f7ff ffdb 	bl	8008f40 <__mcmp>
 8008f8a:	1e05      	subs	r5, r0, #0
 8008f8c:	d112      	bne.n	8008fb4 <__mdiff+0x3c>
 8008f8e:	4629      	mov	r1, r5
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7ff fd19 	bl	80089c8 <_Balloc>
 8008f96:	4602      	mov	r2, r0
 8008f98:	b928      	cbnz	r0, 8008fa6 <__mdiff+0x2e>
 8008f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8009098 <__mdiff+0x120>)
 8008f9c:	f240 2137 	movw	r1, #567	@ 0x237
 8008fa0:	483e      	ldr	r0, [pc, #248]	@ (800909c <__mdiff+0x124>)
 8008fa2:	f7fe fd99 	bl	8007ad8 <__assert_func>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fac:	4610      	mov	r0, r2
 8008fae:	b003      	add	sp, #12
 8008fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb4:	bfbc      	itt	lt
 8008fb6:	464b      	movlt	r3, r9
 8008fb8:	46a1      	movlt	r9, r4
 8008fba:	4630      	mov	r0, r6
 8008fbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008fc0:	bfba      	itte	lt
 8008fc2:	461c      	movlt	r4, r3
 8008fc4:	2501      	movlt	r5, #1
 8008fc6:	2500      	movge	r5, #0
 8008fc8:	f7ff fcfe 	bl	80089c8 <_Balloc>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	b918      	cbnz	r0, 8008fd8 <__mdiff+0x60>
 8008fd0:	4b31      	ldr	r3, [pc, #196]	@ (8009098 <__mdiff+0x120>)
 8008fd2:	f240 2145 	movw	r1, #581	@ 0x245
 8008fd6:	e7e3      	b.n	8008fa0 <__mdiff+0x28>
 8008fd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008fdc:	6926      	ldr	r6, [r4, #16]
 8008fde:	60c5      	str	r5, [r0, #12]
 8008fe0:	f109 0310 	add.w	r3, r9, #16
 8008fe4:	f109 0514 	add.w	r5, r9, #20
 8008fe8:	f104 0e14 	add.w	lr, r4, #20
 8008fec:	f100 0b14 	add.w	fp, r0, #20
 8008ff0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ff4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ff8:	9301      	str	r3, [sp, #4]
 8008ffa:	46d9      	mov	r9, fp
 8008ffc:	f04f 0c00 	mov.w	ip, #0
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009006:	f853 af04 	ldr.w	sl, [r3, #4]!
 800900a:	9301      	str	r3, [sp, #4]
 800900c:	fa1f f38a 	uxth.w	r3, sl
 8009010:	4619      	mov	r1, r3
 8009012:	b283      	uxth	r3, r0
 8009014:	1acb      	subs	r3, r1, r3
 8009016:	0c00      	lsrs	r0, r0, #16
 8009018:	4463      	add	r3, ip
 800901a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800901e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009022:	b29b      	uxth	r3, r3
 8009024:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009028:	4576      	cmp	r6, lr
 800902a:	f849 3b04 	str.w	r3, [r9], #4
 800902e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009032:	d8e5      	bhi.n	8009000 <__mdiff+0x88>
 8009034:	1b33      	subs	r3, r6, r4
 8009036:	3b15      	subs	r3, #21
 8009038:	f023 0303 	bic.w	r3, r3, #3
 800903c:	3415      	adds	r4, #21
 800903e:	3304      	adds	r3, #4
 8009040:	42a6      	cmp	r6, r4
 8009042:	bf38      	it	cc
 8009044:	2304      	movcc	r3, #4
 8009046:	441d      	add	r5, r3
 8009048:	445b      	add	r3, fp
 800904a:	461e      	mov	r6, r3
 800904c:	462c      	mov	r4, r5
 800904e:	4544      	cmp	r4, r8
 8009050:	d30e      	bcc.n	8009070 <__mdiff+0xf8>
 8009052:	f108 0103 	add.w	r1, r8, #3
 8009056:	1b49      	subs	r1, r1, r5
 8009058:	f021 0103 	bic.w	r1, r1, #3
 800905c:	3d03      	subs	r5, #3
 800905e:	45a8      	cmp	r8, r5
 8009060:	bf38      	it	cc
 8009062:	2100      	movcc	r1, #0
 8009064:	440b      	add	r3, r1
 8009066:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800906a:	b191      	cbz	r1, 8009092 <__mdiff+0x11a>
 800906c:	6117      	str	r7, [r2, #16]
 800906e:	e79d      	b.n	8008fac <__mdiff+0x34>
 8009070:	f854 1b04 	ldr.w	r1, [r4], #4
 8009074:	46e6      	mov	lr, ip
 8009076:	0c08      	lsrs	r0, r1, #16
 8009078:	fa1c fc81 	uxtah	ip, ip, r1
 800907c:	4471      	add	r1, lr
 800907e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009082:	b289      	uxth	r1, r1
 8009084:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009088:	f846 1b04 	str.w	r1, [r6], #4
 800908c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009090:	e7dd      	b.n	800904e <__mdiff+0xd6>
 8009092:	3f01      	subs	r7, #1
 8009094:	e7e7      	b.n	8009066 <__mdiff+0xee>
 8009096:	bf00      	nop
 8009098:	0800bc7d 	.word	0x0800bc7d
 800909c:	0800bc8e 	.word	0x0800bc8e

080090a0 <__ulp>:
 80090a0:	b082      	sub	sp, #8
 80090a2:	ed8d 0b00 	vstr	d0, [sp]
 80090a6:	9a01      	ldr	r2, [sp, #4]
 80090a8:	4b0f      	ldr	r3, [pc, #60]	@ (80090e8 <__ulp+0x48>)
 80090aa:	4013      	ands	r3, r2
 80090ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	dc08      	bgt.n	80090c6 <__ulp+0x26>
 80090b4:	425b      	negs	r3, r3
 80090b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80090ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80090be:	da04      	bge.n	80090ca <__ulp+0x2a>
 80090c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80090c4:	4113      	asrs	r3, r2
 80090c6:	2200      	movs	r2, #0
 80090c8:	e008      	b.n	80090dc <__ulp+0x3c>
 80090ca:	f1a2 0314 	sub.w	r3, r2, #20
 80090ce:	2b1e      	cmp	r3, #30
 80090d0:	bfda      	itte	le
 80090d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80090d6:	40da      	lsrle	r2, r3
 80090d8:	2201      	movgt	r2, #1
 80090da:	2300      	movs	r3, #0
 80090dc:	4619      	mov	r1, r3
 80090de:	4610      	mov	r0, r2
 80090e0:	ec41 0b10 	vmov	d0, r0, r1
 80090e4:	b002      	add	sp, #8
 80090e6:	4770      	bx	lr
 80090e8:	7ff00000 	.word	0x7ff00000

080090ec <__b2d>:
 80090ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090f0:	6906      	ldr	r6, [r0, #16]
 80090f2:	f100 0814 	add.w	r8, r0, #20
 80090f6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80090fa:	1f37      	subs	r7, r6, #4
 80090fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009100:	4610      	mov	r0, r2
 8009102:	f7ff fd53 	bl	8008bac <__hi0bits>
 8009106:	f1c0 0320 	rsb	r3, r0, #32
 800910a:	280a      	cmp	r0, #10
 800910c:	600b      	str	r3, [r1, #0]
 800910e:	491b      	ldr	r1, [pc, #108]	@ (800917c <__b2d+0x90>)
 8009110:	dc15      	bgt.n	800913e <__b2d+0x52>
 8009112:	f1c0 0c0b 	rsb	ip, r0, #11
 8009116:	fa22 f30c 	lsr.w	r3, r2, ip
 800911a:	45b8      	cmp	r8, r7
 800911c:	ea43 0501 	orr.w	r5, r3, r1
 8009120:	bf34      	ite	cc
 8009122:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009126:	2300      	movcs	r3, #0
 8009128:	3015      	adds	r0, #21
 800912a:	fa02 f000 	lsl.w	r0, r2, r0
 800912e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009132:	4303      	orrs	r3, r0
 8009134:	461c      	mov	r4, r3
 8009136:	ec45 4b10 	vmov	d0, r4, r5
 800913a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800913e:	45b8      	cmp	r8, r7
 8009140:	bf3a      	itte	cc
 8009142:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009146:	f1a6 0708 	subcc.w	r7, r6, #8
 800914a:	2300      	movcs	r3, #0
 800914c:	380b      	subs	r0, #11
 800914e:	d012      	beq.n	8009176 <__b2d+0x8a>
 8009150:	f1c0 0120 	rsb	r1, r0, #32
 8009154:	fa23 f401 	lsr.w	r4, r3, r1
 8009158:	4082      	lsls	r2, r0
 800915a:	4322      	orrs	r2, r4
 800915c:	4547      	cmp	r7, r8
 800915e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009162:	bf8c      	ite	hi
 8009164:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009168:	2200      	movls	r2, #0
 800916a:	4083      	lsls	r3, r0
 800916c:	40ca      	lsrs	r2, r1
 800916e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009172:	4313      	orrs	r3, r2
 8009174:	e7de      	b.n	8009134 <__b2d+0x48>
 8009176:	ea42 0501 	orr.w	r5, r2, r1
 800917a:	e7db      	b.n	8009134 <__b2d+0x48>
 800917c:	3ff00000 	.word	0x3ff00000

08009180 <__d2b>:
 8009180:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009184:	460f      	mov	r7, r1
 8009186:	2101      	movs	r1, #1
 8009188:	ec59 8b10 	vmov	r8, r9, d0
 800918c:	4616      	mov	r6, r2
 800918e:	f7ff fc1b 	bl	80089c8 <_Balloc>
 8009192:	4604      	mov	r4, r0
 8009194:	b930      	cbnz	r0, 80091a4 <__d2b+0x24>
 8009196:	4602      	mov	r2, r0
 8009198:	4b23      	ldr	r3, [pc, #140]	@ (8009228 <__d2b+0xa8>)
 800919a:	4824      	ldr	r0, [pc, #144]	@ (800922c <__d2b+0xac>)
 800919c:	f240 310f 	movw	r1, #783	@ 0x30f
 80091a0:	f7fe fc9a 	bl	8007ad8 <__assert_func>
 80091a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091ac:	b10d      	cbz	r5, 80091b2 <__d2b+0x32>
 80091ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091b2:	9301      	str	r3, [sp, #4]
 80091b4:	f1b8 0300 	subs.w	r3, r8, #0
 80091b8:	d023      	beq.n	8009202 <__d2b+0x82>
 80091ba:	4668      	mov	r0, sp
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	f7ff fd14 	bl	8008bea <__lo0bits>
 80091c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091c6:	b1d0      	cbz	r0, 80091fe <__d2b+0x7e>
 80091c8:	f1c0 0320 	rsb	r3, r0, #32
 80091cc:	fa02 f303 	lsl.w	r3, r2, r3
 80091d0:	430b      	orrs	r3, r1
 80091d2:	40c2      	lsrs	r2, r0
 80091d4:	6163      	str	r3, [r4, #20]
 80091d6:	9201      	str	r2, [sp, #4]
 80091d8:	9b01      	ldr	r3, [sp, #4]
 80091da:	61a3      	str	r3, [r4, #24]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	bf0c      	ite	eq
 80091e0:	2201      	moveq	r2, #1
 80091e2:	2202      	movne	r2, #2
 80091e4:	6122      	str	r2, [r4, #16]
 80091e6:	b1a5      	cbz	r5, 8009212 <__d2b+0x92>
 80091e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80091ec:	4405      	add	r5, r0
 80091ee:	603d      	str	r5, [r7, #0]
 80091f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80091f4:	6030      	str	r0, [r6, #0]
 80091f6:	4620      	mov	r0, r4
 80091f8:	b003      	add	sp, #12
 80091fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091fe:	6161      	str	r1, [r4, #20]
 8009200:	e7ea      	b.n	80091d8 <__d2b+0x58>
 8009202:	a801      	add	r0, sp, #4
 8009204:	f7ff fcf1 	bl	8008bea <__lo0bits>
 8009208:	9b01      	ldr	r3, [sp, #4]
 800920a:	6163      	str	r3, [r4, #20]
 800920c:	3020      	adds	r0, #32
 800920e:	2201      	movs	r2, #1
 8009210:	e7e8      	b.n	80091e4 <__d2b+0x64>
 8009212:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009216:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800921a:	6038      	str	r0, [r7, #0]
 800921c:	6918      	ldr	r0, [r3, #16]
 800921e:	f7ff fcc5 	bl	8008bac <__hi0bits>
 8009222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009226:	e7e5      	b.n	80091f4 <__d2b+0x74>
 8009228:	0800bc7d 	.word	0x0800bc7d
 800922c:	0800bc8e 	.word	0x0800bc8e

08009230 <__ratio>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	b085      	sub	sp, #20
 8009236:	e9cd 1000 	strd	r1, r0, [sp]
 800923a:	a902      	add	r1, sp, #8
 800923c:	f7ff ff56 	bl	80090ec <__b2d>
 8009240:	9800      	ldr	r0, [sp, #0]
 8009242:	a903      	add	r1, sp, #12
 8009244:	ec55 4b10 	vmov	r4, r5, d0
 8009248:	f7ff ff50 	bl	80090ec <__b2d>
 800924c:	9b01      	ldr	r3, [sp, #4]
 800924e:	6919      	ldr	r1, [r3, #16]
 8009250:	9b00      	ldr	r3, [sp, #0]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	1ac9      	subs	r1, r1, r3
 8009256:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800925a:	1a9b      	subs	r3, r3, r2
 800925c:	ec5b ab10 	vmov	sl, fp, d0
 8009260:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009264:	2b00      	cmp	r3, #0
 8009266:	bfce      	itee	gt
 8009268:	462a      	movgt	r2, r5
 800926a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800926e:	465a      	movle	r2, fp
 8009270:	462f      	mov	r7, r5
 8009272:	46d9      	mov	r9, fp
 8009274:	bfcc      	ite	gt
 8009276:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800927a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800927e:	464b      	mov	r3, r9
 8009280:	4652      	mov	r2, sl
 8009282:	4620      	mov	r0, r4
 8009284:	4639      	mov	r1, r7
 8009286:	f7f7 faf9 	bl	800087c <__aeabi_ddiv>
 800928a:	ec41 0b10 	vmov	d0, r0, r1
 800928e:	b005      	add	sp, #20
 8009290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009294 <__copybits>:
 8009294:	3901      	subs	r1, #1
 8009296:	b570      	push	{r4, r5, r6, lr}
 8009298:	1149      	asrs	r1, r1, #5
 800929a:	6914      	ldr	r4, [r2, #16]
 800929c:	3101      	adds	r1, #1
 800929e:	f102 0314 	add.w	r3, r2, #20
 80092a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092aa:	1f05      	subs	r5, r0, #4
 80092ac:	42a3      	cmp	r3, r4
 80092ae:	d30c      	bcc.n	80092ca <__copybits+0x36>
 80092b0:	1aa3      	subs	r3, r4, r2
 80092b2:	3b11      	subs	r3, #17
 80092b4:	f023 0303 	bic.w	r3, r3, #3
 80092b8:	3211      	adds	r2, #17
 80092ba:	42a2      	cmp	r2, r4
 80092bc:	bf88      	it	hi
 80092be:	2300      	movhi	r3, #0
 80092c0:	4418      	add	r0, r3
 80092c2:	2300      	movs	r3, #0
 80092c4:	4288      	cmp	r0, r1
 80092c6:	d305      	bcc.n	80092d4 <__copybits+0x40>
 80092c8:	bd70      	pop	{r4, r5, r6, pc}
 80092ca:	f853 6b04 	ldr.w	r6, [r3], #4
 80092ce:	f845 6f04 	str.w	r6, [r5, #4]!
 80092d2:	e7eb      	b.n	80092ac <__copybits+0x18>
 80092d4:	f840 3b04 	str.w	r3, [r0], #4
 80092d8:	e7f4      	b.n	80092c4 <__copybits+0x30>

080092da <__any_on>:
 80092da:	f100 0214 	add.w	r2, r0, #20
 80092de:	6900      	ldr	r0, [r0, #16]
 80092e0:	114b      	asrs	r3, r1, #5
 80092e2:	4298      	cmp	r0, r3
 80092e4:	b510      	push	{r4, lr}
 80092e6:	db11      	blt.n	800930c <__any_on+0x32>
 80092e8:	dd0a      	ble.n	8009300 <__any_on+0x26>
 80092ea:	f011 011f 	ands.w	r1, r1, #31
 80092ee:	d007      	beq.n	8009300 <__any_on+0x26>
 80092f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80092f4:	fa24 f001 	lsr.w	r0, r4, r1
 80092f8:	fa00 f101 	lsl.w	r1, r0, r1
 80092fc:	428c      	cmp	r4, r1
 80092fe:	d10b      	bne.n	8009318 <__any_on+0x3e>
 8009300:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009304:	4293      	cmp	r3, r2
 8009306:	d803      	bhi.n	8009310 <__any_on+0x36>
 8009308:	2000      	movs	r0, #0
 800930a:	bd10      	pop	{r4, pc}
 800930c:	4603      	mov	r3, r0
 800930e:	e7f7      	b.n	8009300 <__any_on+0x26>
 8009310:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009314:	2900      	cmp	r1, #0
 8009316:	d0f5      	beq.n	8009304 <__any_on+0x2a>
 8009318:	2001      	movs	r0, #1
 800931a:	e7f6      	b.n	800930a <__any_on+0x30>

0800931c <sulp>:
 800931c:	b570      	push	{r4, r5, r6, lr}
 800931e:	4604      	mov	r4, r0
 8009320:	460d      	mov	r5, r1
 8009322:	ec45 4b10 	vmov	d0, r4, r5
 8009326:	4616      	mov	r6, r2
 8009328:	f7ff feba 	bl	80090a0 <__ulp>
 800932c:	ec51 0b10 	vmov	r0, r1, d0
 8009330:	b17e      	cbz	r6, 8009352 <sulp+0x36>
 8009332:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009336:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800933a:	2b00      	cmp	r3, #0
 800933c:	dd09      	ble.n	8009352 <sulp+0x36>
 800933e:	051b      	lsls	r3, r3, #20
 8009340:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009344:	2400      	movs	r4, #0
 8009346:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800934a:	4622      	mov	r2, r4
 800934c:	462b      	mov	r3, r5
 800934e:	f7f7 f96b 	bl	8000628 <__aeabi_dmul>
 8009352:	ec41 0b10 	vmov	d0, r0, r1
 8009356:	bd70      	pop	{r4, r5, r6, pc}

08009358 <_strtod_l>:
 8009358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	b09f      	sub	sp, #124	@ 0x7c
 800935e:	460c      	mov	r4, r1
 8009360:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009362:	2200      	movs	r2, #0
 8009364:	921a      	str	r2, [sp, #104]	@ 0x68
 8009366:	9005      	str	r0, [sp, #20]
 8009368:	f04f 0a00 	mov.w	sl, #0
 800936c:	f04f 0b00 	mov.w	fp, #0
 8009370:	460a      	mov	r2, r1
 8009372:	9219      	str	r2, [sp, #100]	@ 0x64
 8009374:	7811      	ldrb	r1, [r2, #0]
 8009376:	292b      	cmp	r1, #43	@ 0x2b
 8009378:	d04a      	beq.n	8009410 <_strtod_l+0xb8>
 800937a:	d838      	bhi.n	80093ee <_strtod_l+0x96>
 800937c:	290d      	cmp	r1, #13
 800937e:	d832      	bhi.n	80093e6 <_strtod_l+0x8e>
 8009380:	2908      	cmp	r1, #8
 8009382:	d832      	bhi.n	80093ea <_strtod_l+0x92>
 8009384:	2900      	cmp	r1, #0
 8009386:	d03b      	beq.n	8009400 <_strtod_l+0xa8>
 8009388:	2200      	movs	r2, #0
 800938a:	920e      	str	r2, [sp, #56]	@ 0x38
 800938c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800938e:	782a      	ldrb	r2, [r5, #0]
 8009390:	2a30      	cmp	r2, #48	@ 0x30
 8009392:	f040 80b2 	bne.w	80094fa <_strtod_l+0x1a2>
 8009396:	786a      	ldrb	r2, [r5, #1]
 8009398:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800939c:	2a58      	cmp	r2, #88	@ 0x58
 800939e:	d16e      	bne.n	800947e <_strtod_l+0x126>
 80093a0:	9302      	str	r3, [sp, #8]
 80093a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093a4:	9301      	str	r3, [sp, #4]
 80093a6:	ab1a      	add	r3, sp, #104	@ 0x68
 80093a8:	9300      	str	r3, [sp, #0]
 80093aa:	4a8f      	ldr	r2, [pc, #572]	@ (80095e8 <_strtod_l+0x290>)
 80093ac:	9805      	ldr	r0, [sp, #20]
 80093ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80093b0:	a919      	add	r1, sp, #100	@ 0x64
 80093b2:	f001 fca7 	bl	800ad04 <__gethex>
 80093b6:	f010 060f 	ands.w	r6, r0, #15
 80093ba:	4604      	mov	r4, r0
 80093bc:	d005      	beq.n	80093ca <_strtod_l+0x72>
 80093be:	2e06      	cmp	r6, #6
 80093c0:	d128      	bne.n	8009414 <_strtod_l+0xbc>
 80093c2:	3501      	adds	r5, #1
 80093c4:	2300      	movs	r3, #0
 80093c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80093c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80093ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f040 858e 	bne.w	8009eee <_strtod_l+0xb96>
 80093d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093d4:	b1cb      	cbz	r3, 800940a <_strtod_l+0xb2>
 80093d6:	4652      	mov	r2, sl
 80093d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80093dc:	ec43 2b10 	vmov	d0, r2, r3
 80093e0:	b01f      	add	sp, #124	@ 0x7c
 80093e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e6:	2920      	cmp	r1, #32
 80093e8:	d1ce      	bne.n	8009388 <_strtod_l+0x30>
 80093ea:	3201      	adds	r2, #1
 80093ec:	e7c1      	b.n	8009372 <_strtod_l+0x1a>
 80093ee:	292d      	cmp	r1, #45	@ 0x2d
 80093f0:	d1ca      	bne.n	8009388 <_strtod_l+0x30>
 80093f2:	2101      	movs	r1, #1
 80093f4:	910e      	str	r1, [sp, #56]	@ 0x38
 80093f6:	1c51      	adds	r1, r2, #1
 80093f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80093fa:	7852      	ldrb	r2, [r2, #1]
 80093fc:	2a00      	cmp	r2, #0
 80093fe:	d1c5      	bne.n	800938c <_strtod_l+0x34>
 8009400:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009402:	9419      	str	r4, [sp, #100]	@ 0x64
 8009404:	2b00      	cmp	r3, #0
 8009406:	f040 8570 	bne.w	8009eea <_strtod_l+0xb92>
 800940a:	4652      	mov	r2, sl
 800940c:	465b      	mov	r3, fp
 800940e:	e7e5      	b.n	80093dc <_strtod_l+0x84>
 8009410:	2100      	movs	r1, #0
 8009412:	e7ef      	b.n	80093f4 <_strtod_l+0x9c>
 8009414:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009416:	b13a      	cbz	r2, 8009428 <_strtod_l+0xd0>
 8009418:	2135      	movs	r1, #53	@ 0x35
 800941a:	a81c      	add	r0, sp, #112	@ 0x70
 800941c:	f7ff ff3a 	bl	8009294 <__copybits>
 8009420:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009422:	9805      	ldr	r0, [sp, #20]
 8009424:	f7ff fb10 	bl	8008a48 <_Bfree>
 8009428:	3e01      	subs	r6, #1
 800942a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800942c:	2e04      	cmp	r6, #4
 800942e:	d806      	bhi.n	800943e <_strtod_l+0xe6>
 8009430:	e8df f006 	tbb	[pc, r6]
 8009434:	201d0314 	.word	0x201d0314
 8009438:	14          	.byte	0x14
 8009439:	00          	.byte	0x00
 800943a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800943e:	05e1      	lsls	r1, r4, #23
 8009440:	bf48      	it	mi
 8009442:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009446:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800944a:	0d1b      	lsrs	r3, r3, #20
 800944c:	051b      	lsls	r3, r3, #20
 800944e:	2b00      	cmp	r3, #0
 8009450:	d1bb      	bne.n	80093ca <_strtod_l+0x72>
 8009452:	f7fe faff 	bl	8007a54 <__errno>
 8009456:	2322      	movs	r3, #34	@ 0x22
 8009458:	6003      	str	r3, [r0, #0]
 800945a:	e7b6      	b.n	80093ca <_strtod_l+0x72>
 800945c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009460:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009464:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009468:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800946c:	e7e7      	b.n	800943e <_strtod_l+0xe6>
 800946e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80095f0 <_strtod_l+0x298>
 8009472:	e7e4      	b.n	800943e <_strtod_l+0xe6>
 8009474:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009478:	f04f 3aff 	mov.w	sl, #4294967295
 800947c:	e7df      	b.n	800943e <_strtod_l+0xe6>
 800947e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	9219      	str	r2, [sp, #100]	@ 0x64
 8009484:	785b      	ldrb	r3, [r3, #1]
 8009486:	2b30      	cmp	r3, #48	@ 0x30
 8009488:	d0f9      	beq.n	800947e <_strtod_l+0x126>
 800948a:	2b00      	cmp	r3, #0
 800948c:	d09d      	beq.n	80093ca <_strtod_l+0x72>
 800948e:	2301      	movs	r3, #1
 8009490:	2700      	movs	r7, #0
 8009492:	9308      	str	r3, [sp, #32]
 8009494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009496:	930c      	str	r3, [sp, #48]	@ 0x30
 8009498:	970b      	str	r7, [sp, #44]	@ 0x2c
 800949a:	46b9      	mov	r9, r7
 800949c:	220a      	movs	r2, #10
 800949e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80094a0:	7805      	ldrb	r5, [r0, #0]
 80094a2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80094a6:	b2d9      	uxtb	r1, r3
 80094a8:	2909      	cmp	r1, #9
 80094aa:	d928      	bls.n	80094fe <_strtod_l+0x1a6>
 80094ac:	494f      	ldr	r1, [pc, #316]	@ (80095ec <_strtod_l+0x294>)
 80094ae:	2201      	movs	r2, #1
 80094b0:	f001 fb79 	bl	800aba6 <strncmp>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d032      	beq.n	800951e <_strtod_l+0x1c6>
 80094b8:	2000      	movs	r0, #0
 80094ba:	462a      	mov	r2, r5
 80094bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80094be:	464d      	mov	r5, r9
 80094c0:	4603      	mov	r3, r0
 80094c2:	2a65      	cmp	r2, #101	@ 0x65
 80094c4:	d001      	beq.n	80094ca <_strtod_l+0x172>
 80094c6:	2a45      	cmp	r2, #69	@ 0x45
 80094c8:	d114      	bne.n	80094f4 <_strtod_l+0x19c>
 80094ca:	b91d      	cbnz	r5, 80094d4 <_strtod_l+0x17c>
 80094cc:	9a08      	ldr	r2, [sp, #32]
 80094ce:	4302      	orrs	r2, r0
 80094d0:	d096      	beq.n	8009400 <_strtod_l+0xa8>
 80094d2:	2500      	movs	r5, #0
 80094d4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80094d6:	1c62      	adds	r2, r4, #1
 80094d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80094da:	7862      	ldrb	r2, [r4, #1]
 80094dc:	2a2b      	cmp	r2, #43	@ 0x2b
 80094de:	d07a      	beq.n	80095d6 <_strtod_l+0x27e>
 80094e0:	2a2d      	cmp	r2, #45	@ 0x2d
 80094e2:	d07e      	beq.n	80095e2 <_strtod_l+0x28a>
 80094e4:	f04f 0c00 	mov.w	ip, #0
 80094e8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80094ec:	2909      	cmp	r1, #9
 80094ee:	f240 8085 	bls.w	80095fc <_strtod_l+0x2a4>
 80094f2:	9419      	str	r4, [sp, #100]	@ 0x64
 80094f4:	f04f 0800 	mov.w	r8, #0
 80094f8:	e0a5      	b.n	8009646 <_strtod_l+0x2ee>
 80094fa:	2300      	movs	r3, #0
 80094fc:	e7c8      	b.n	8009490 <_strtod_l+0x138>
 80094fe:	f1b9 0f08 	cmp.w	r9, #8
 8009502:	bfd8      	it	le
 8009504:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009506:	f100 0001 	add.w	r0, r0, #1
 800950a:	bfda      	itte	le
 800950c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009510:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009512:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009516:	f109 0901 	add.w	r9, r9, #1
 800951a:	9019      	str	r0, [sp, #100]	@ 0x64
 800951c:	e7bf      	b.n	800949e <_strtod_l+0x146>
 800951e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009520:	1c5a      	adds	r2, r3, #1
 8009522:	9219      	str	r2, [sp, #100]	@ 0x64
 8009524:	785a      	ldrb	r2, [r3, #1]
 8009526:	f1b9 0f00 	cmp.w	r9, #0
 800952a:	d03b      	beq.n	80095a4 <_strtod_l+0x24c>
 800952c:	900a      	str	r0, [sp, #40]	@ 0x28
 800952e:	464d      	mov	r5, r9
 8009530:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009534:	2b09      	cmp	r3, #9
 8009536:	d912      	bls.n	800955e <_strtod_l+0x206>
 8009538:	2301      	movs	r3, #1
 800953a:	e7c2      	b.n	80094c2 <_strtod_l+0x16a>
 800953c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	9219      	str	r2, [sp, #100]	@ 0x64
 8009542:	785a      	ldrb	r2, [r3, #1]
 8009544:	3001      	adds	r0, #1
 8009546:	2a30      	cmp	r2, #48	@ 0x30
 8009548:	d0f8      	beq.n	800953c <_strtod_l+0x1e4>
 800954a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800954e:	2b08      	cmp	r3, #8
 8009550:	f200 84d2 	bhi.w	8009ef8 <_strtod_l+0xba0>
 8009554:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009556:	900a      	str	r0, [sp, #40]	@ 0x28
 8009558:	2000      	movs	r0, #0
 800955a:	930c      	str	r3, [sp, #48]	@ 0x30
 800955c:	4605      	mov	r5, r0
 800955e:	3a30      	subs	r2, #48	@ 0x30
 8009560:	f100 0301 	add.w	r3, r0, #1
 8009564:	d018      	beq.n	8009598 <_strtod_l+0x240>
 8009566:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009568:	4419      	add	r1, r3
 800956a:	910a      	str	r1, [sp, #40]	@ 0x28
 800956c:	462e      	mov	r6, r5
 800956e:	f04f 0e0a 	mov.w	lr, #10
 8009572:	1c71      	adds	r1, r6, #1
 8009574:	eba1 0c05 	sub.w	ip, r1, r5
 8009578:	4563      	cmp	r3, ip
 800957a:	dc15      	bgt.n	80095a8 <_strtod_l+0x250>
 800957c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009580:	182b      	adds	r3, r5, r0
 8009582:	2b08      	cmp	r3, #8
 8009584:	f105 0501 	add.w	r5, r5, #1
 8009588:	4405      	add	r5, r0
 800958a:	dc1a      	bgt.n	80095c2 <_strtod_l+0x26a>
 800958c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800958e:	230a      	movs	r3, #10
 8009590:	fb03 2301 	mla	r3, r3, r1, r2
 8009594:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009596:	2300      	movs	r3, #0
 8009598:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800959a:	1c51      	adds	r1, r2, #1
 800959c:	9119      	str	r1, [sp, #100]	@ 0x64
 800959e:	7852      	ldrb	r2, [r2, #1]
 80095a0:	4618      	mov	r0, r3
 80095a2:	e7c5      	b.n	8009530 <_strtod_l+0x1d8>
 80095a4:	4648      	mov	r0, r9
 80095a6:	e7ce      	b.n	8009546 <_strtod_l+0x1ee>
 80095a8:	2e08      	cmp	r6, #8
 80095aa:	dc05      	bgt.n	80095b8 <_strtod_l+0x260>
 80095ac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80095ae:	fb0e f606 	mul.w	r6, lr, r6
 80095b2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095b4:	460e      	mov	r6, r1
 80095b6:	e7dc      	b.n	8009572 <_strtod_l+0x21a>
 80095b8:	2910      	cmp	r1, #16
 80095ba:	bfd8      	it	le
 80095bc:	fb0e f707 	mulle.w	r7, lr, r7
 80095c0:	e7f8      	b.n	80095b4 <_strtod_l+0x25c>
 80095c2:	2b0f      	cmp	r3, #15
 80095c4:	bfdc      	itt	le
 80095c6:	230a      	movle	r3, #10
 80095c8:	fb03 2707 	mlale	r7, r3, r7, r2
 80095cc:	e7e3      	b.n	8009596 <_strtod_l+0x23e>
 80095ce:	2300      	movs	r3, #0
 80095d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095d2:	2301      	movs	r3, #1
 80095d4:	e77a      	b.n	80094cc <_strtod_l+0x174>
 80095d6:	f04f 0c00 	mov.w	ip, #0
 80095da:	1ca2      	adds	r2, r4, #2
 80095dc:	9219      	str	r2, [sp, #100]	@ 0x64
 80095de:	78a2      	ldrb	r2, [r4, #2]
 80095e0:	e782      	b.n	80094e8 <_strtod_l+0x190>
 80095e2:	f04f 0c01 	mov.w	ip, #1
 80095e6:	e7f8      	b.n	80095da <_strtod_l+0x282>
 80095e8:	0800be94 	.word	0x0800be94
 80095ec:	0800bce7 	.word	0x0800bce7
 80095f0:	7ff00000 	.word	0x7ff00000
 80095f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095f6:	1c51      	adds	r1, r2, #1
 80095f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80095fa:	7852      	ldrb	r2, [r2, #1]
 80095fc:	2a30      	cmp	r2, #48	@ 0x30
 80095fe:	d0f9      	beq.n	80095f4 <_strtod_l+0x29c>
 8009600:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009604:	2908      	cmp	r1, #8
 8009606:	f63f af75 	bhi.w	80094f4 <_strtod_l+0x19c>
 800960a:	3a30      	subs	r2, #48	@ 0x30
 800960c:	9209      	str	r2, [sp, #36]	@ 0x24
 800960e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009610:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009612:	f04f 080a 	mov.w	r8, #10
 8009616:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009618:	1c56      	adds	r6, r2, #1
 800961a:	9619      	str	r6, [sp, #100]	@ 0x64
 800961c:	7852      	ldrb	r2, [r2, #1]
 800961e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009622:	f1be 0f09 	cmp.w	lr, #9
 8009626:	d939      	bls.n	800969c <_strtod_l+0x344>
 8009628:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800962a:	1a76      	subs	r6, r6, r1
 800962c:	2e08      	cmp	r6, #8
 800962e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009632:	dc03      	bgt.n	800963c <_strtod_l+0x2e4>
 8009634:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009636:	4588      	cmp	r8, r1
 8009638:	bfa8      	it	ge
 800963a:	4688      	movge	r8, r1
 800963c:	f1bc 0f00 	cmp.w	ip, #0
 8009640:	d001      	beq.n	8009646 <_strtod_l+0x2ee>
 8009642:	f1c8 0800 	rsb	r8, r8, #0
 8009646:	2d00      	cmp	r5, #0
 8009648:	d14e      	bne.n	80096e8 <_strtod_l+0x390>
 800964a:	9908      	ldr	r1, [sp, #32]
 800964c:	4308      	orrs	r0, r1
 800964e:	f47f aebc 	bne.w	80093ca <_strtod_l+0x72>
 8009652:	2b00      	cmp	r3, #0
 8009654:	f47f aed4 	bne.w	8009400 <_strtod_l+0xa8>
 8009658:	2a69      	cmp	r2, #105	@ 0x69
 800965a:	d028      	beq.n	80096ae <_strtod_l+0x356>
 800965c:	dc25      	bgt.n	80096aa <_strtod_l+0x352>
 800965e:	2a49      	cmp	r2, #73	@ 0x49
 8009660:	d025      	beq.n	80096ae <_strtod_l+0x356>
 8009662:	2a4e      	cmp	r2, #78	@ 0x4e
 8009664:	f47f aecc 	bne.w	8009400 <_strtod_l+0xa8>
 8009668:	499a      	ldr	r1, [pc, #616]	@ (80098d4 <_strtod_l+0x57c>)
 800966a:	a819      	add	r0, sp, #100	@ 0x64
 800966c:	f001 fd6c 	bl	800b148 <__match>
 8009670:	2800      	cmp	r0, #0
 8009672:	f43f aec5 	beq.w	8009400 <_strtod_l+0xa8>
 8009676:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	2b28      	cmp	r3, #40	@ 0x28
 800967c:	d12e      	bne.n	80096dc <_strtod_l+0x384>
 800967e:	4996      	ldr	r1, [pc, #600]	@ (80098d8 <_strtod_l+0x580>)
 8009680:	aa1c      	add	r2, sp, #112	@ 0x70
 8009682:	a819      	add	r0, sp, #100	@ 0x64
 8009684:	f001 fd74 	bl	800b170 <__hexnan>
 8009688:	2805      	cmp	r0, #5
 800968a:	d127      	bne.n	80096dc <_strtod_l+0x384>
 800968c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800968e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009692:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009696:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800969a:	e696      	b.n	80093ca <_strtod_l+0x72>
 800969c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800969e:	fb08 2101 	mla	r1, r8, r1, r2
 80096a2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80096a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80096a8:	e7b5      	b.n	8009616 <_strtod_l+0x2be>
 80096aa:	2a6e      	cmp	r2, #110	@ 0x6e
 80096ac:	e7da      	b.n	8009664 <_strtod_l+0x30c>
 80096ae:	498b      	ldr	r1, [pc, #556]	@ (80098dc <_strtod_l+0x584>)
 80096b0:	a819      	add	r0, sp, #100	@ 0x64
 80096b2:	f001 fd49 	bl	800b148 <__match>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f43f aea2 	beq.w	8009400 <_strtod_l+0xa8>
 80096bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096be:	4988      	ldr	r1, [pc, #544]	@ (80098e0 <_strtod_l+0x588>)
 80096c0:	3b01      	subs	r3, #1
 80096c2:	a819      	add	r0, sp, #100	@ 0x64
 80096c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80096c6:	f001 fd3f 	bl	800b148 <__match>
 80096ca:	b910      	cbnz	r0, 80096d2 <_strtod_l+0x37a>
 80096cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096ce:	3301      	adds	r3, #1
 80096d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80096d2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80098f0 <_strtod_l+0x598>
 80096d6:	f04f 0a00 	mov.w	sl, #0
 80096da:	e676      	b.n	80093ca <_strtod_l+0x72>
 80096dc:	4881      	ldr	r0, [pc, #516]	@ (80098e4 <_strtod_l+0x58c>)
 80096de:	f001 fa87 	bl	800abf0 <nan>
 80096e2:	ec5b ab10 	vmov	sl, fp, d0
 80096e6:	e670      	b.n	80093ca <_strtod_l+0x72>
 80096e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096ea:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80096ec:	eba8 0303 	sub.w	r3, r8, r3
 80096f0:	f1b9 0f00 	cmp.w	r9, #0
 80096f4:	bf08      	it	eq
 80096f6:	46a9      	moveq	r9, r5
 80096f8:	2d10      	cmp	r5, #16
 80096fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80096fc:	462c      	mov	r4, r5
 80096fe:	bfa8      	it	ge
 8009700:	2410      	movge	r4, #16
 8009702:	f7f6 ff17 	bl	8000534 <__aeabi_ui2d>
 8009706:	2d09      	cmp	r5, #9
 8009708:	4682      	mov	sl, r0
 800970a:	468b      	mov	fp, r1
 800970c:	dc13      	bgt.n	8009736 <_strtod_l+0x3de>
 800970e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009710:	2b00      	cmp	r3, #0
 8009712:	f43f ae5a 	beq.w	80093ca <_strtod_l+0x72>
 8009716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009718:	dd78      	ble.n	800980c <_strtod_l+0x4b4>
 800971a:	2b16      	cmp	r3, #22
 800971c:	dc5f      	bgt.n	80097de <_strtod_l+0x486>
 800971e:	4972      	ldr	r1, [pc, #456]	@ (80098e8 <_strtod_l+0x590>)
 8009720:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009724:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009728:	4652      	mov	r2, sl
 800972a:	465b      	mov	r3, fp
 800972c:	f7f6 ff7c 	bl	8000628 <__aeabi_dmul>
 8009730:	4682      	mov	sl, r0
 8009732:	468b      	mov	fp, r1
 8009734:	e649      	b.n	80093ca <_strtod_l+0x72>
 8009736:	4b6c      	ldr	r3, [pc, #432]	@ (80098e8 <_strtod_l+0x590>)
 8009738:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800973c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009740:	f7f6 ff72 	bl	8000628 <__aeabi_dmul>
 8009744:	4682      	mov	sl, r0
 8009746:	4638      	mov	r0, r7
 8009748:	468b      	mov	fp, r1
 800974a:	f7f6 fef3 	bl	8000534 <__aeabi_ui2d>
 800974e:	4602      	mov	r2, r0
 8009750:	460b      	mov	r3, r1
 8009752:	4650      	mov	r0, sl
 8009754:	4659      	mov	r1, fp
 8009756:	f7f6 fdb1 	bl	80002bc <__adddf3>
 800975a:	2d0f      	cmp	r5, #15
 800975c:	4682      	mov	sl, r0
 800975e:	468b      	mov	fp, r1
 8009760:	ddd5      	ble.n	800970e <_strtod_l+0x3b6>
 8009762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009764:	1b2c      	subs	r4, r5, r4
 8009766:	441c      	add	r4, r3
 8009768:	2c00      	cmp	r4, #0
 800976a:	f340 8093 	ble.w	8009894 <_strtod_l+0x53c>
 800976e:	f014 030f 	ands.w	r3, r4, #15
 8009772:	d00a      	beq.n	800978a <_strtod_l+0x432>
 8009774:	495c      	ldr	r1, [pc, #368]	@ (80098e8 <_strtod_l+0x590>)
 8009776:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800977a:	4652      	mov	r2, sl
 800977c:	465b      	mov	r3, fp
 800977e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009782:	f7f6 ff51 	bl	8000628 <__aeabi_dmul>
 8009786:	4682      	mov	sl, r0
 8009788:	468b      	mov	fp, r1
 800978a:	f034 040f 	bics.w	r4, r4, #15
 800978e:	d073      	beq.n	8009878 <_strtod_l+0x520>
 8009790:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009794:	dd49      	ble.n	800982a <_strtod_l+0x4d2>
 8009796:	2400      	movs	r4, #0
 8009798:	46a0      	mov	r8, r4
 800979a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800979c:	46a1      	mov	r9, r4
 800979e:	9a05      	ldr	r2, [sp, #20]
 80097a0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80098f0 <_strtod_l+0x598>
 80097a4:	2322      	movs	r3, #34	@ 0x22
 80097a6:	6013      	str	r3, [r2, #0]
 80097a8:	f04f 0a00 	mov.w	sl, #0
 80097ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f43f ae0b 	beq.w	80093ca <_strtod_l+0x72>
 80097b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097b6:	9805      	ldr	r0, [sp, #20]
 80097b8:	f7ff f946 	bl	8008a48 <_Bfree>
 80097bc:	9805      	ldr	r0, [sp, #20]
 80097be:	4649      	mov	r1, r9
 80097c0:	f7ff f942 	bl	8008a48 <_Bfree>
 80097c4:	9805      	ldr	r0, [sp, #20]
 80097c6:	4641      	mov	r1, r8
 80097c8:	f7ff f93e 	bl	8008a48 <_Bfree>
 80097cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097ce:	9805      	ldr	r0, [sp, #20]
 80097d0:	f7ff f93a 	bl	8008a48 <_Bfree>
 80097d4:	9805      	ldr	r0, [sp, #20]
 80097d6:	4621      	mov	r1, r4
 80097d8:	f7ff f936 	bl	8008a48 <_Bfree>
 80097dc:	e5f5      	b.n	80093ca <_strtod_l+0x72>
 80097de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80097e4:	4293      	cmp	r3, r2
 80097e6:	dbbc      	blt.n	8009762 <_strtod_l+0x40a>
 80097e8:	4c3f      	ldr	r4, [pc, #252]	@ (80098e8 <_strtod_l+0x590>)
 80097ea:	f1c5 050f 	rsb	r5, r5, #15
 80097ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80097f2:	4652      	mov	r2, sl
 80097f4:	465b      	mov	r3, fp
 80097f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097fa:	f7f6 ff15 	bl	8000628 <__aeabi_dmul>
 80097fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009800:	1b5d      	subs	r5, r3, r5
 8009802:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009806:	e9d4 2300 	ldrd	r2, r3, [r4]
 800980a:	e78f      	b.n	800972c <_strtod_l+0x3d4>
 800980c:	3316      	adds	r3, #22
 800980e:	dba8      	blt.n	8009762 <_strtod_l+0x40a>
 8009810:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009812:	eba3 0808 	sub.w	r8, r3, r8
 8009816:	4b34      	ldr	r3, [pc, #208]	@ (80098e8 <_strtod_l+0x590>)
 8009818:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800981c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009820:	4650      	mov	r0, sl
 8009822:	4659      	mov	r1, fp
 8009824:	f7f7 f82a 	bl	800087c <__aeabi_ddiv>
 8009828:	e782      	b.n	8009730 <_strtod_l+0x3d8>
 800982a:	2300      	movs	r3, #0
 800982c:	4f2f      	ldr	r7, [pc, #188]	@ (80098ec <_strtod_l+0x594>)
 800982e:	1124      	asrs	r4, r4, #4
 8009830:	4650      	mov	r0, sl
 8009832:	4659      	mov	r1, fp
 8009834:	461e      	mov	r6, r3
 8009836:	2c01      	cmp	r4, #1
 8009838:	dc21      	bgt.n	800987e <_strtod_l+0x526>
 800983a:	b10b      	cbz	r3, 8009840 <_strtod_l+0x4e8>
 800983c:	4682      	mov	sl, r0
 800983e:	468b      	mov	fp, r1
 8009840:	492a      	ldr	r1, [pc, #168]	@ (80098ec <_strtod_l+0x594>)
 8009842:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009846:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800984a:	4652      	mov	r2, sl
 800984c:	465b      	mov	r3, fp
 800984e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009852:	f7f6 fee9 	bl	8000628 <__aeabi_dmul>
 8009856:	4b26      	ldr	r3, [pc, #152]	@ (80098f0 <_strtod_l+0x598>)
 8009858:	460a      	mov	r2, r1
 800985a:	400b      	ands	r3, r1
 800985c:	4925      	ldr	r1, [pc, #148]	@ (80098f4 <_strtod_l+0x59c>)
 800985e:	428b      	cmp	r3, r1
 8009860:	4682      	mov	sl, r0
 8009862:	d898      	bhi.n	8009796 <_strtod_l+0x43e>
 8009864:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009868:	428b      	cmp	r3, r1
 800986a:	bf86      	itte	hi
 800986c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80098f8 <_strtod_l+0x5a0>
 8009870:	f04f 3aff 	movhi.w	sl, #4294967295
 8009874:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009878:	2300      	movs	r3, #0
 800987a:	9308      	str	r3, [sp, #32]
 800987c:	e076      	b.n	800996c <_strtod_l+0x614>
 800987e:	07e2      	lsls	r2, r4, #31
 8009880:	d504      	bpl.n	800988c <_strtod_l+0x534>
 8009882:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009886:	f7f6 fecf 	bl	8000628 <__aeabi_dmul>
 800988a:	2301      	movs	r3, #1
 800988c:	3601      	adds	r6, #1
 800988e:	1064      	asrs	r4, r4, #1
 8009890:	3708      	adds	r7, #8
 8009892:	e7d0      	b.n	8009836 <_strtod_l+0x4de>
 8009894:	d0f0      	beq.n	8009878 <_strtod_l+0x520>
 8009896:	4264      	negs	r4, r4
 8009898:	f014 020f 	ands.w	r2, r4, #15
 800989c:	d00a      	beq.n	80098b4 <_strtod_l+0x55c>
 800989e:	4b12      	ldr	r3, [pc, #72]	@ (80098e8 <_strtod_l+0x590>)
 80098a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098a4:	4650      	mov	r0, sl
 80098a6:	4659      	mov	r1, fp
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	f7f6 ffe6 	bl	800087c <__aeabi_ddiv>
 80098b0:	4682      	mov	sl, r0
 80098b2:	468b      	mov	fp, r1
 80098b4:	1124      	asrs	r4, r4, #4
 80098b6:	d0df      	beq.n	8009878 <_strtod_l+0x520>
 80098b8:	2c1f      	cmp	r4, #31
 80098ba:	dd1f      	ble.n	80098fc <_strtod_l+0x5a4>
 80098bc:	2400      	movs	r4, #0
 80098be:	46a0      	mov	r8, r4
 80098c0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098c2:	46a1      	mov	r9, r4
 80098c4:	9a05      	ldr	r2, [sp, #20]
 80098c6:	2322      	movs	r3, #34	@ 0x22
 80098c8:	f04f 0a00 	mov.w	sl, #0
 80098cc:	f04f 0b00 	mov.w	fp, #0
 80098d0:	6013      	str	r3, [r2, #0]
 80098d2:	e76b      	b.n	80097ac <_strtod_l+0x454>
 80098d4:	0800bb41 	.word	0x0800bb41
 80098d8:	0800be80 	.word	0x0800be80
 80098dc:	0800bb39 	.word	0x0800bb39
 80098e0:	0800bc1b 	.word	0x0800bc1b
 80098e4:	0800bc17 	.word	0x0800bc17
 80098e8:	0800bdb8 	.word	0x0800bdb8
 80098ec:	0800bd90 	.word	0x0800bd90
 80098f0:	7ff00000 	.word	0x7ff00000
 80098f4:	7ca00000 	.word	0x7ca00000
 80098f8:	7fefffff 	.word	0x7fefffff
 80098fc:	f014 0310 	ands.w	r3, r4, #16
 8009900:	bf18      	it	ne
 8009902:	236a      	movne	r3, #106	@ 0x6a
 8009904:	4ea9      	ldr	r6, [pc, #676]	@ (8009bac <_strtod_l+0x854>)
 8009906:	9308      	str	r3, [sp, #32]
 8009908:	4650      	mov	r0, sl
 800990a:	4659      	mov	r1, fp
 800990c:	2300      	movs	r3, #0
 800990e:	07e7      	lsls	r7, r4, #31
 8009910:	d504      	bpl.n	800991c <_strtod_l+0x5c4>
 8009912:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009916:	f7f6 fe87 	bl	8000628 <__aeabi_dmul>
 800991a:	2301      	movs	r3, #1
 800991c:	1064      	asrs	r4, r4, #1
 800991e:	f106 0608 	add.w	r6, r6, #8
 8009922:	d1f4      	bne.n	800990e <_strtod_l+0x5b6>
 8009924:	b10b      	cbz	r3, 800992a <_strtod_l+0x5d2>
 8009926:	4682      	mov	sl, r0
 8009928:	468b      	mov	fp, r1
 800992a:	9b08      	ldr	r3, [sp, #32]
 800992c:	b1b3      	cbz	r3, 800995c <_strtod_l+0x604>
 800992e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009932:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009936:	2b00      	cmp	r3, #0
 8009938:	4659      	mov	r1, fp
 800993a:	dd0f      	ble.n	800995c <_strtod_l+0x604>
 800993c:	2b1f      	cmp	r3, #31
 800993e:	dd56      	ble.n	80099ee <_strtod_l+0x696>
 8009940:	2b34      	cmp	r3, #52	@ 0x34
 8009942:	bfde      	ittt	le
 8009944:	f04f 33ff 	movle.w	r3, #4294967295
 8009948:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800994c:	4093      	lslle	r3, r2
 800994e:	f04f 0a00 	mov.w	sl, #0
 8009952:	bfcc      	ite	gt
 8009954:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009958:	ea03 0b01 	andle.w	fp, r3, r1
 800995c:	2200      	movs	r2, #0
 800995e:	2300      	movs	r3, #0
 8009960:	4650      	mov	r0, sl
 8009962:	4659      	mov	r1, fp
 8009964:	f7f7 f8c8 	bl	8000af8 <__aeabi_dcmpeq>
 8009968:	2800      	cmp	r0, #0
 800996a:	d1a7      	bne.n	80098bc <_strtod_l+0x564>
 800996c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009972:	9805      	ldr	r0, [sp, #20]
 8009974:	462b      	mov	r3, r5
 8009976:	464a      	mov	r2, r9
 8009978:	f7ff f8ce 	bl	8008b18 <__s2b>
 800997c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800997e:	2800      	cmp	r0, #0
 8009980:	f43f af09 	beq.w	8009796 <_strtod_l+0x43e>
 8009984:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009986:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009988:	2a00      	cmp	r2, #0
 800998a:	eba3 0308 	sub.w	r3, r3, r8
 800998e:	bfa8      	it	ge
 8009990:	2300      	movge	r3, #0
 8009992:	9312      	str	r3, [sp, #72]	@ 0x48
 8009994:	2400      	movs	r4, #0
 8009996:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800999a:	9316      	str	r3, [sp, #88]	@ 0x58
 800999c:	46a0      	mov	r8, r4
 800999e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099a0:	9805      	ldr	r0, [sp, #20]
 80099a2:	6859      	ldr	r1, [r3, #4]
 80099a4:	f7ff f810 	bl	80089c8 <_Balloc>
 80099a8:	4681      	mov	r9, r0
 80099aa:	2800      	cmp	r0, #0
 80099ac:	f43f aef7 	beq.w	800979e <_strtod_l+0x446>
 80099b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099b2:	691a      	ldr	r2, [r3, #16]
 80099b4:	3202      	adds	r2, #2
 80099b6:	f103 010c 	add.w	r1, r3, #12
 80099ba:	0092      	lsls	r2, r2, #2
 80099bc:	300c      	adds	r0, #12
 80099be:	f7fe f876 	bl	8007aae <memcpy>
 80099c2:	ec4b ab10 	vmov	d0, sl, fp
 80099c6:	9805      	ldr	r0, [sp, #20]
 80099c8:	aa1c      	add	r2, sp, #112	@ 0x70
 80099ca:	a91b      	add	r1, sp, #108	@ 0x6c
 80099cc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80099d0:	f7ff fbd6 	bl	8009180 <__d2b>
 80099d4:	901a      	str	r0, [sp, #104]	@ 0x68
 80099d6:	2800      	cmp	r0, #0
 80099d8:	f43f aee1 	beq.w	800979e <_strtod_l+0x446>
 80099dc:	9805      	ldr	r0, [sp, #20]
 80099de:	2101      	movs	r1, #1
 80099e0:	f7ff f930 	bl	8008c44 <__i2b>
 80099e4:	4680      	mov	r8, r0
 80099e6:	b948      	cbnz	r0, 80099fc <_strtod_l+0x6a4>
 80099e8:	f04f 0800 	mov.w	r8, #0
 80099ec:	e6d7      	b.n	800979e <_strtod_l+0x446>
 80099ee:	f04f 32ff 	mov.w	r2, #4294967295
 80099f2:	fa02 f303 	lsl.w	r3, r2, r3
 80099f6:	ea03 0a0a 	and.w	sl, r3, sl
 80099fa:	e7af      	b.n	800995c <_strtod_l+0x604>
 80099fc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80099fe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a00:	2d00      	cmp	r5, #0
 8009a02:	bfab      	itete	ge
 8009a04:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a06:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a08:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a0a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a0c:	bfac      	ite	ge
 8009a0e:	18ef      	addge	r7, r5, r3
 8009a10:	1b5e      	sublt	r6, r3, r5
 8009a12:	9b08      	ldr	r3, [sp, #32]
 8009a14:	1aed      	subs	r5, r5, r3
 8009a16:	4415      	add	r5, r2
 8009a18:	4b65      	ldr	r3, [pc, #404]	@ (8009bb0 <_strtod_l+0x858>)
 8009a1a:	3d01      	subs	r5, #1
 8009a1c:	429d      	cmp	r5, r3
 8009a1e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a22:	da50      	bge.n	8009ac6 <_strtod_l+0x76e>
 8009a24:	1b5b      	subs	r3, r3, r5
 8009a26:	2b1f      	cmp	r3, #31
 8009a28:	eba2 0203 	sub.w	r2, r2, r3
 8009a2c:	f04f 0101 	mov.w	r1, #1
 8009a30:	dc3d      	bgt.n	8009aae <_strtod_l+0x756>
 8009a32:	fa01 f303 	lsl.w	r3, r1, r3
 8009a36:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a38:	2300      	movs	r3, #0
 8009a3a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a3c:	18bd      	adds	r5, r7, r2
 8009a3e:	9b08      	ldr	r3, [sp, #32]
 8009a40:	42af      	cmp	r7, r5
 8009a42:	4416      	add	r6, r2
 8009a44:	441e      	add	r6, r3
 8009a46:	463b      	mov	r3, r7
 8009a48:	bfa8      	it	ge
 8009a4a:	462b      	movge	r3, r5
 8009a4c:	42b3      	cmp	r3, r6
 8009a4e:	bfa8      	it	ge
 8009a50:	4633      	movge	r3, r6
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	bfc2      	ittt	gt
 8009a56:	1aed      	subgt	r5, r5, r3
 8009a58:	1af6      	subgt	r6, r6, r3
 8009a5a:	1aff      	subgt	r7, r7, r3
 8009a5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	dd16      	ble.n	8009a90 <_strtod_l+0x738>
 8009a62:	4641      	mov	r1, r8
 8009a64:	9805      	ldr	r0, [sp, #20]
 8009a66:	461a      	mov	r2, r3
 8009a68:	f7ff f9a4 	bl	8008db4 <__pow5mult>
 8009a6c:	4680      	mov	r8, r0
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d0ba      	beq.n	80099e8 <_strtod_l+0x690>
 8009a72:	4601      	mov	r1, r0
 8009a74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a76:	9805      	ldr	r0, [sp, #20]
 8009a78:	f7ff f8fa 	bl	8008c70 <__multiply>
 8009a7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f43f ae8d 	beq.w	800979e <_strtod_l+0x446>
 8009a84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a86:	9805      	ldr	r0, [sp, #20]
 8009a88:	f7fe ffde 	bl	8008a48 <_Bfree>
 8009a8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a90:	2d00      	cmp	r5, #0
 8009a92:	dc1d      	bgt.n	8009ad0 <_strtod_l+0x778>
 8009a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	dd23      	ble.n	8009ae2 <_strtod_l+0x78a>
 8009a9a:	4649      	mov	r1, r9
 8009a9c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009a9e:	9805      	ldr	r0, [sp, #20]
 8009aa0:	f7ff f988 	bl	8008db4 <__pow5mult>
 8009aa4:	4681      	mov	r9, r0
 8009aa6:	b9e0      	cbnz	r0, 8009ae2 <_strtod_l+0x78a>
 8009aa8:	f04f 0900 	mov.w	r9, #0
 8009aac:	e677      	b.n	800979e <_strtod_l+0x446>
 8009aae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ab2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ab6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009aba:	35e2      	adds	r5, #226	@ 0xe2
 8009abc:	fa01 f305 	lsl.w	r3, r1, r5
 8009ac0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ac2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ac4:	e7ba      	b.n	8009a3c <_strtod_l+0x6e4>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aca:	2301      	movs	r3, #1
 8009acc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ace:	e7b5      	b.n	8009a3c <_strtod_l+0x6e4>
 8009ad0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ad2:	9805      	ldr	r0, [sp, #20]
 8009ad4:	462a      	mov	r2, r5
 8009ad6:	f7ff f9c7 	bl	8008e68 <__lshift>
 8009ada:	901a      	str	r0, [sp, #104]	@ 0x68
 8009adc:	2800      	cmp	r0, #0
 8009ade:	d1d9      	bne.n	8009a94 <_strtod_l+0x73c>
 8009ae0:	e65d      	b.n	800979e <_strtod_l+0x446>
 8009ae2:	2e00      	cmp	r6, #0
 8009ae4:	dd07      	ble.n	8009af6 <_strtod_l+0x79e>
 8009ae6:	4649      	mov	r1, r9
 8009ae8:	9805      	ldr	r0, [sp, #20]
 8009aea:	4632      	mov	r2, r6
 8009aec:	f7ff f9bc 	bl	8008e68 <__lshift>
 8009af0:	4681      	mov	r9, r0
 8009af2:	2800      	cmp	r0, #0
 8009af4:	d0d8      	beq.n	8009aa8 <_strtod_l+0x750>
 8009af6:	2f00      	cmp	r7, #0
 8009af8:	dd08      	ble.n	8009b0c <_strtod_l+0x7b4>
 8009afa:	4641      	mov	r1, r8
 8009afc:	9805      	ldr	r0, [sp, #20]
 8009afe:	463a      	mov	r2, r7
 8009b00:	f7ff f9b2 	bl	8008e68 <__lshift>
 8009b04:	4680      	mov	r8, r0
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f43f ae49 	beq.w	800979e <_strtod_l+0x446>
 8009b0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b0e:	9805      	ldr	r0, [sp, #20]
 8009b10:	464a      	mov	r2, r9
 8009b12:	f7ff fa31 	bl	8008f78 <__mdiff>
 8009b16:	4604      	mov	r4, r0
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f43f ae40 	beq.w	800979e <_strtod_l+0x446>
 8009b1e:	68c3      	ldr	r3, [r0, #12]
 8009b20:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b22:	2300      	movs	r3, #0
 8009b24:	60c3      	str	r3, [r0, #12]
 8009b26:	4641      	mov	r1, r8
 8009b28:	f7ff fa0a 	bl	8008f40 <__mcmp>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	da45      	bge.n	8009bbc <_strtod_l+0x864>
 8009b30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b32:	ea53 030a 	orrs.w	r3, r3, sl
 8009b36:	d16b      	bne.n	8009c10 <_strtod_l+0x8b8>
 8009b38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d167      	bne.n	8009c10 <_strtod_l+0x8b8>
 8009b40:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b44:	0d1b      	lsrs	r3, r3, #20
 8009b46:	051b      	lsls	r3, r3, #20
 8009b48:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b4c:	d960      	bls.n	8009c10 <_strtod_l+0x8b8>
 8009b4e:	6963      	ldr	r3, [r4, #20]
 8009b50:	b913      	cbnz	r3, 8009b58 <_strtod_l+0x800>
 8009b52:	6923      	ldr	r3, [r4, #16]
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	dd5b      	ble.n	8009c10 <_strtod_l+0x8b8>
 8009b58:	4621      	mov	r1, r4
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	9805      	ldr	r0, [sp, #20]
 8009b5e:	f7ff f983 	bl	8008e68 <__lshift>
 8009b62:	4641      	mov	r1, r8
 8009b64:	4604      	mov	r4, r0
 8009b66:	f7ff f9eb 	bl	8008f40 <__mcmp>
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	dd50      	ble.n	8009c10 <_strtod_l+0x8b8>
 8009b6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b72:	9a08      	ldr	r2, [sp, #32]
 8009b74:	0d1b      	lsrs	r3, r3, #20
 8009b76:	051b      	lsls	r3, r3, #20
 8009b78:	2a00      	cmp	r2, #0
 8009b7a:	d06a      	beq.n	8009c52 <_strtod_l+0x8fa>
 8009b7c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b80:	d867      	bhi.n	8009c52 <_strtod_l+0x8fa>
 8009b82:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009b86:	f67f ae9d 	bls.w	80098c4 <_strtod_l+0x56c>
 8009b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8009bb4 <_strtod_l+0x85c>)
 8009b8c:	4650      	mov	r0, sl
 8009b8e:	4659      	mov	r1, fp
 8009b90:	2200      	movs	r2, #0
 8009b92:	f7f6 fd49 	bl	8000628 <__aeabi_dmul>
 8009b96:	4b08      	ldr	r3, [pc, #32]	@ (8009bb8 <_strtod_l+0x860>)
 8009b98:	400b      	ands	r3, r1
 8009b9a:	4682      	mov	sl, r0
 8009b9c:	468b      	mov	fp, r1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f47f ae08 	bne.w	80097b4 <_strtod_l+0x45c>
 8009ba4:	9a05      	ldr	r2, [sp, #20]
 8009ba6:	2322      	movs	r3, #34	@ 0x22
 8009ba8:	6013      	str	r3, [r2, #0]
 8009baa:	e603      	b.n	80097b4 <_strtod_l+0x45c>
 8009bac:	0800bea8 	.word	0x0800bea8
 8009bb0:	fffffc02 	.word	0xfffffc02
 8009bb4:	39500000 	.word	0x39500000
 8009bb8:	7ff00000 	.word	0x7ff00000
 8009bbc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009bc0:	d165      	bne.n	8009c8e <_strtod_l+0x936>
 8009bc2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009bc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bc8:	b35a      	cbz	r2, 8009c22 <_strtod_l+0x8ca>
 8009bca:	4a9f      	ldr	r2, [pc, #636]	@ (8009e48 <_strtod_l+0xaf0>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d12b      	bne.n	8009c28 <_strtod_l+0x8d0>
 8009bd0:	9b08      	ldr	r3, [sp, #32]
 8009bd2:	4651      	mov	r1, sl
 8009bd4:	b303      	cbz	r3, 8009c18 <_strtod_l+0x8c0>
 8009bd6:	4b9d      	ldr	r3, [pc, #628]	@ (8009e4c <_strtod_l+0xaf4>)
 8009bd8:	465a      	mov	r2, fp
 8009bda:	4013      	ands	r3, r2
 8009bdc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009be0:	f04f 32ff 	mov.w	r2, #4294967295
 8009be4:	d81b      	bhi.n	8009c1e <_strtod_l+0x8c6>
 8009be6:	0d1b      	lsrs	r3, r3, #20
 8009be8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009bec:	fa02 f303 	lsl.w	r3, r2, r3
 8009bf0:	4299      	cmp	r1, r3
 8009bf2:	d119      	bne.n	8009c28 <_strtod_l+0x8d0>
 8009bf4:	4b96      	ldr	r3, [pc, #600]	@ (8009e50 <_strtod_l+0xaf8>)
 8009bf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d102      	bne.n	8009c02 <_strtod_l+0x8aa>
 8009bfc:	3101      	adds	r1, #1
 8009bfe:	f43f adce 	beq.w	800979e <_strtod_l+0x446>
 8009c02:	4b92      	ldr	r3, [pc, #584]	@ (8009e4c <_strtod_l+0xaf4>)
 8009c04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c06:	401a      	ands	r2, r3
 8009c08:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c0c:	f04f 0a00 	mov.w	sl, #0
 8009c10:	9b08      	ldr	r3, [sp, #32]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d1b9      	bne.n	8009b8a <_strtod_l+0x832>
 8009c16:	e5cd      	b.n	80097b4 <_strtod_l+0x45c>
 8009c18:	f04f 33ff 	mov.w	r3, #4294967295
 8009c1c:	e7e8      	b.n	8009bf0 <_strtod_l+0x898>
 8009c1e:	4613      	mov	r3, r2
 8009c20:	e7e6      	b.n	8009bf0 <_strtod_l+0x898>
 8009c22:	ea53 030a 	orrs.w	r3, r3, sl
 8009c26:	d0a2      	beq.n	8009b6e <_strtod_l+0x816>
 8009c28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c2a:	b1db      	cbz	r3, 8009c64 <_strtod_l+0x90c>
 8009c2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c2e:	4213      	tst	r3, r2
 8009c30:	d0ee      	beq.n	8009c10 <_strtod_l+0x8b8>
 8009c32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c34:	9a08      	ldr	r2, [sp, #32]
 8009c36:	4650      	mov	r0, sl
 8009c38:	4659      	mov	r1, fp
 8009c3a:	b1bb      	cbz	r3, 8009c6c <_strtod_l+0x914>
 8009c3c:	f7ff fb6e 	bl	800931c <sulp>
 8009c40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c44:	ec53 2b10 	vmov	r2, r3, d0
 8009c48:	f7f6 fb38 	bl	80002bc <__adddf3>
 8009c4c:	4682      	mov	sl, r0
 8009c4e:	468b      	mov	fp, r1
 8009c50:	e7de      	b.n	8009c10 <_strtod_l+0x8b8>
 8009c52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009c56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c5e:	f04f 3aff 	mov.w	sl, #4294967295
 8009c62:	e7d5      	b.n	8009c10 <_strtod_l+0x8b8>
 8009c64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c66:	ea13 0f0a 	tst.w	r3, sl
 8009c6a:	e7e1      	b.n	8009c30 <_strtod_l+0x8d8>
 8009c6c:	f7ff fb56 	bl	800931c <sulp>
 8009c70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c74:	ec53 2b10 	vmov	r2, r3, d0
 8009c78:	f7f6 fb1e 	bl	80002b8 <__aeabi_dsub>
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	2300      	movs	r3, #0
 8009c80:	4682      	mov	sl, r0
 8009c82:	468b      	mov	fp, r1
 8009c84:	f7f6 ff38 	bl	8000af8 <__aeabi_dcmpeq>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d0c1      	beq.n	8009c10 <_strtod_l+0x8b8>
 8009c8c:	e61a      	b.n	80098c4 <_strtod_l+0x56c>
 8009c8e:	4641      	mov	r1, r8
 8009c90:	4620      	mov	r0, r4
 8009c92:	f7ff facd 	bl	8009230 <__ratio>
 8009c96:	ec57 6b10 	vmov	r6, r7, d0
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	4639      	mov	r1, r7
 8009ca4:	f7f6 ff3c 	bl	8000b20 <__aeabi_dcmple>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d06f      	beq.n	8009d8c <_strtod_l+0xa34>
 8009cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d17a      	bne.n	8009da8 <_strtod_l+0xa50>
 8009cb2:	f1ba 0f00 	cmp.w	sl, #0
 8009cb6:	d158      	bne.n	8009d6a <_strtod_l+0xa12>
 8009cb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d15a      	bne.n	8009d78 <_strtod_l+0xa20>
 8009cc2:	4b64      	ldr	r3, [pc, #400]	@ (8009e54 <_strtod_l+0xafc>)
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	4639      	mov	r1, r7
 8009cca:	f7f6 ff1f 	bl	8000b0c <__aeabi_dcmplt>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d159      	bne.n	8009d86 <_strtod_l+0xa2e>
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	4b60      	ldr	r3, [pc, #384]	@ (8009e58 <_strtod_l+0xb00>)
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f7f6 fca5 	bl	8000628 <__aeabi_dmul>
 8009cde:	4606      	mov	r6, r0
 8009ce0:	460f      	mov	r7, r1
 8009ce2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009ce6:	9606      	str	r6, [sp, #24]
 8009ce8:	9307      	str	r3, [sp, #28]
 8009cea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009cee:	4d57      	ldr	r5, [pc, #348]	@ (8009e4c <_strtod_l+0xaf4>)
 8009cf0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cf6:	401d      	ands	r5, r3
 8009cf8:	4b58      	ldr	r3, [pc, #352]	@ (8009e5c <_strtod_l+0xb04>)
 8009cfa:	429d      	cmp	r5, r3
 8009cfc:	f040 80b2 	bne.w	8009e64 <_strtod_l+0xb0c>
 8009d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d02:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d06:	ec4b ab10 	vmov	d0, sl, fp
 8009d0a:	f7ff f9c9 	bl	80090a0 <__ulp>
 8009d0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d12:	ec51 0b10 	vmov	r0, r1, d0
 8009d16:	f7f6 fc87 	bl	8000628 <__aeabi_dmul>
 8009d1a:	4652      	mov	r2, sl
 8009d1c:	465b      	mov	r3, fp
 8009d1e:	f7f6 facd 	bl	80002bc <__adddf3>
 8009d22:	460b      	mov	r3, r1
 8009d24:	4949      	ldr	r1, [pc, #292]	@ (8009e4c <_strtod_l+0xaf4>)
 8009d26:	4a4e      	ldr	r2, [pc, #312]	@ (8009e60 <_strtod_l+0xb08>)
 8009d28:	4019      	ands	r1, r3
 8009d2a:	4291      	cmp	r1, r2
 8009d2c:	4682      	mov	sl, r0
 8009d2e:	d942      	bls.n	8009db6 <_strtod_l+0xa5e>
 8009d30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d32:	4b47      	ldr	r3, [pc, #284]	@ (8009e50 <_strtod_l+0xaf8>)
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d103      	bne.n	8009d40 <_strtod_l+0x9e8>
 8009d38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	f43f ad2f 	beq.w	800979e <_strtod_l+0x446>
 8009d40:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009e50 <_strtod_l+0xaf8>
 8009d44:	f04f 3aff 	mov.w	sl, #4294967295
 8009d48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d4a:	9805      	ldr	r0, [sp, #20]
 8009d4c:	f7fe fe7c 	bl	8008a48 <_Bfree>
 8009d50:	9805      	ldr	r0, [sp, #20]
 8009d52:	4649      	mov	r1, r9
 8009d54:	f7fe fe78 	bl	8008a48 <_Bfree>
 8009d58:	9805      	ldr	r0, [sp, #20]
 8009d5a:	4641      	mov	r1, r8
 8009d5c:	f7fe fe74 	bl	8008a48 <_Bfree>
 8009d60:	9805      	ldr	r0, [sp, #20]
 8009d62:	4621      	mov	r1, r4
 8009d64:	f7fe fe70 	bl	8008a48 <_Bfree>
 8009d68:	e619      	b.n	800999e <_strtod_l+0x646>
 8009d6a:	f1ba 0f01 	cmp.w	sl, #1
 8009d6e:	d103      	bne.n	8009d78 <_strtod_l+0xa20>
 8009d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f43f ada6 	beq.w	80098c4 <_strtod_l+0x56c>
 8009d78:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009e28 <_strtod_l+0xad0>
 8009d7c:	4f35      	ldr	r7, [pc, #212]	@ (8009e54 <_strtod_l+0xafc>)
 8009d7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009d82:	2600      	movs	r6, #0
 8009d84:	e7b1      	b.n	8009cea <_strtod_l+0x992>
 8009d86:	4f34      	ldr	r7, [pc, #208]	@ (8009e58 <_strtod_l+0xb00>)
 8009d88:	2600      	movs	r6, #0
 8009d8a:	e7aa      	b.n	8009ce2 <_strtod_l+0x98a>
 8009d8c:	4b32      	ldr	r3, [pc, #200]	@ (8009e58 <_strtod_l+0xb00>)
 8009d8e:	4630      	mov	r0, r6
 8009d90:	4639      	mov	r1, r7
 8009d92:	2200      	movs	r2, #0
 8009d94:	f7f6 fc48 	bl	8000628 <__aeabi_dmul>
 8009d98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	460f      	mov	r7, r1
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d09f      	beq.n	8009ce2 <_strtod_l+0x98a>
 8009da2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009da6:	e7a0      	b.n	8009cea <_strtod_l+0x992>
 8009da8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e30 <_strtod_l+0xad8>
 8009dac:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009db0:	ec57 6b17 	vmov	r6, r7, d7
 8009db4:	e799      	b.n	8009cea <_strtod_l+0x992>
 8009db6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009dba:	9b08      	ldr	r3, [sp, #32]
 8009dbc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1c1      	bne.n	8009d48 <_strtod_l+0x9f0>
 8009dc4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009dc8:	0d1b      	lsrs	r3, r3, #20
 8009dca:	051b      	lsls	r3, r3, #20
 8009dcc:	429d      	cmp	r5, r3
 8009dce:	d1bb      	bne.n	8009d48 <_strtod_l+0x9f0>
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	f7f6 ff88 	bl	8000ce8 <__aeabi_d2lz>
 8009dd8:	f7f6 fbf8 	bl	80005cc <__aeabi_l2d>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	4630      	mov	r0, r6
 8009de2:	4639      	mov	r1, r7
 8009de4:	f7f6 fa68 	bl	80002b8 <__aeabi_dsub>
 8009de8:	460b      	mov	r3, r1
 8009dea:	4602      	mov	r2, r0
 8009dec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009df0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009df6:	ea46 060a 	orr.w	r6, r6, sl
 8009dfa:	431e      	orrs	r6, r3
 8009dfc:	d06f      	beq.n	8009ede <_strtod_l+0xb86>
 8009dfe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e38 <_strtod_l+0xae0>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	f7f6 fe82 	bl	8000b0c <__aeabi_dcmplt>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	f47f acd3 	bne.w	80097b4 <_strtod_l+0x45c>
 8009e0e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009e40 <_strtod_l+0xae8>)
 8009e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e18:	f7f6 fe96 	bl	8000b48 <__aeabi_dcmpgt>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	d093      	beq.n	8009d48 <_strtod_l+0x9f0>
 8009e20:	e4c8      	b.n	80097b4 <_strtod_l+0x45c>
 8009e22:	bf00      	nop
 8009e24:	f3af 8000 	nop.w
 8009e28:	00000000 	.word	0x00000000
 8009e2c:	bff00000 	.word	0xbff00000
 8009e30:	00000000 	.word	0x00000000
 8009e34:	3ff00000 	.word	0x3ff00000
 8009e38:	94a03595 	.word	0x94a03595
 8009e3c:	3fdfffff 	.word	0x3fdfffff
 8009e40:	35afe535 	.word	0x35afe535
 8009e44:	3fe00000 	.word	0x3fe00000
 8009e48:	000fffff 	.word	0x000fffff
 8009e4c:	7ff00000 	.word	0x7ff00000
 8009e50:	7fefffff 	.word	0x7fefffff
 8009e54:	3ff00000 	.word	0x3ff00000
 8009e58:	3fe00000 	.word	0x3fe00000
 8009e5c:	7fe00000 	.word	0x7fe00000
 8009e60:	7c9fffff 	.word	0x7c9fffff
 8009e64:	9b08      	ldr	r3, [sp, #32]
 8009e66:	b323      	cbz	r3, 8009eb2 <_strtod_l+0xb5a>
 8009e68:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009e6c:	d821      	bhi.n	8009eb2 <_strtod_l+0xb5a>
 8009e6e:	a328      	add	r3, pc, #160	@ (adr r3, 8009f10 <_strtod_l+0xbb8>)
 8009e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e74:	4630      	mov	r0, r6
 8009e76:	4639      	mov	r1, r7
 8009e78:	f7f6 fe52 	bl	8000b20 <__aeabi_dcmple>
 8009e7c:	b1a0      	cbz	r0, 8009ea8 <_strtod_l+0xb50>
 8009e7e:	4639      	mov	r1, r7
 8009e80:	4630      	mov	r0, r6
 8009e82:	f7f6 fea9 	bl	8000bd8 <__aeabi_d2uiz>
 8009e86:	2801      	cmp	r0, #1
 8009e88:	bf38      	it	cc
 8009e8a:	2001      	movcc	r0, #1
 8009e8c:	f7f6 fb52 	bl	8000534 <__aeabi_ui2d>
 8009e90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e92:	4606      	mov	r6, r0
 8009e94:	460f      	mov	r7, r1
 8009e96:	b9fb      	cbnz	r3, 8009ed8 <_strtod_l+0xb80>
 8009e98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e9c:	9014      	str	r0, [sp, #80]	@ 0x50
 8009e9e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ea0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009ea4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ea8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009eaa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009eae:	1b5b      	subs	r3, r3, r5
 8009eb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009eb2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009eb6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009eba:	f7ff f8f1 	bl	80090a0 <__ulp>
 8009ebe:	4650      	mov	r0, sl
 8009ec0:	ec53 2b10 	vmov	r2, r3, d0
 8009ec4:	4659      	mov	r1, fp
 8009ec6:	f7f6 fbaf 	bl	8000628 <__aeabi_dmul>
 8009eca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ece:	f7f6 f9f5 	bl	80002bc <__adddf3>
 8009ed2:	4682      	mov	sl, r0
 8009ed4:	468b      	mov	fp, r1
 8009ed6:	e770      	b.n	8009dba <_strtod_l+0xa62>
 8009ed8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009edc:	e7e0      	b.n	8009ea0 <_strtod_l+0xb48>
 8009ede:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f18 <_strtod_l+0xbc0>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	f7f6 fe12 	bl	8000b0c <__aeabi_dcmplt>
 8009ee8:	e798      	b.n	8009e1c <_strtod_l+0xac4>
 8009eea:	2300      	movs	r3, #0
 8009eec:	930e      	str	r3, [sp, #56]	@ 0x38
 8009eee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009ef0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ef2:	6013      	str	r3, [r2, #0]
 8009ef4:	f7ff ba6d 	b.w	80093d2 <_strtod_l+0x7a>
 8009ef8:	2a65      	cmp	r2, #101	@ 0x65
 8009efa:	f43f ab68 	beq.w	80095ce <_strtod_l+0x276>
 8009efe:	2a45      	cmp	r2, #69	@ 0x45
 8009f00:	f43f ab65 	beq.w	80095ce <_strtod_l+0x276>
 8009f04:	2301      	movs	r3, #1
 8009f06:	f7ff bba0 	b.w	800964a <_strtod_l+0x2f2>
 8009f0a:	bf00      	nop
 8009f0c:	f3af 8000 	nop.w
 8009f10:	ffc00000 	.word	0xffc00000
 8009f14:	41dfffff 	.word	0x41dfffff
 8009f18:	94a03595 	.word	0x94a03595
 8009f1c:	3fcfffff 	.word	0x3fcfffff

08009f20 <_strtod_r>:
 8009f20:	4b01      	ldr	r3, [pc, #4]	@ (8009f28 <_strtod_r+0x8>)
 8009f22:	f7ff ba19 	b.w	8009358 <_strtod_l>
 8009f26:	bf00      	nop
 8009f28:	20000080 	.word	0x20000080

08009f2c <_strtol_l.isra.0>:
 8009f2c:	2b24      	cmp	r3, #36	@ 0x24
 8009f2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f32:	4686      	mov	lr, r0
 8009f34:	4690      	mov	r8, r2
 8009f36:	d801      	bhi.n	8009f3c <_strtol_l.isra.0+0x10>
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d106      	bne.n	8009f4a <_strtol_l.isra.0+0x1e>
 8009f3c:	f7fd fd8a 	bl	8007a54 <__errno>
 8009f40:	2316      	movs	r3, #22
 8009f42:	6003      	str	r3, [r0, #0]
 8009f44:	2000      	movs	r0, #0
 8009f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f4a:	4834      	ldr	r0, [pc, #208]	@ (800a01c <_strtol_l.isra.0+0xf0>)
 8009f4c:	460d      	mov	r5, r1
 8009f4e:	462a      	mov	r2, r5
 8009f50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f54:	5d06      	ldrb	r6, [r0, r4]
 8009f56:	f016 0608 	ands.w	r6, r6, #8
 8009f5a:	d1f8      	bne.n	8009f4e <_strtol_l.isra.0+0x22>
 8009f5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009f5e:	d110      	bne.n	8009f82 <_strtol_l.isra.0+0x56>
 8009f60:	782c      	ldrb	r4, [r5, #0]
 8009f62:	2601      	movs	r6, #1
 8009f64:	1c95      	adds	r5, r2, #2
 8009f66:	f033 0210 	bics.w	r2, r3, #16
 8009f6a:	d115      	bne.n	8009f98 <_strtol_l.isra.0+0x6c>
 8009f6c:	2c30      	cmp	r4, #48	@ 0x30
 8009f6e:	d10d      	bne.n	8009f8c <_strtol_l.isra.0+0x60>
 8009f70:	782a      	ldrb	r2, [r5, #0]
 8009f72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f76:	2a58      	cmp	r2, #88	@ 0x58
 8009f78:	d108      	bne.n	8009f8c <_strtol_l.isra.0+0x60>
 8009f7a:	786c      	ldrb	r4, [r5, #1]
 8009f7c:	3502      	adds	r5, #2
 8009f7e:	2310      	movs	r3, #16
 8009f80:	e00a      	b.n	8009f98 <_strtol_l.isra.0+0x6c>
 8009f82:	2c2b      	cmp	r4, #43	@ 0x2b
 8009f84:	bf04      	itt	eq
 8009f86:	782c      	ldrbeq	r4, [r5, #0]
 8009f88:	1c95      	addeq	r5, r2, #2
 8009f8a:	e7ec      	b.n	8009f66 <_strtol_l.isra.0+0x3a>
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1f6      	bne.n	8009f7e <_strtol_l.isra.0+0x52>
 8009f90:	2c30      	cmp	r4, #48	@ 0x30
 8009f92:	bf14      	ite	ne
 8009f94:	230a      	movne	r3, #10
 8009f96:	2308      	moveq	r3, #8
 8009f98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009f9c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	fbbc f9f3 	udiv	r9, ip, r3
 8009fa6:	4610      	mov	r0, r2
 8009fa8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009fac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009fb0:	2f09      	cmp	r7, #9
 8009fb2:	d80f      	bhi.n	8009fd4 <_strtol_l.isra.0+0xa8>
 8009fb4:	463c      	mov	r4, r7
 8009fb6:	42a3      	cmp	r3, r4
 8009fb8:	dd1b      	ble.n	8009ff2 <_strtol_l.isra.0+0xc6>
 8009fba:	1c57      	adds	r7, r2, #1
 8009fbc:	d007      	beq.n	8009fce <_strtol_l.isra.0+0xa2>
 8009fbe:	4581      	cmp	r9, r0
 8009fc0:	d314      	bcc.n	8009fec <_strtol_l.isra.0+0xc0>
 8009fc2:	d101      	bne.n	8009fc8 <_strtol_l.isra.0+0x9c>
 8009fc4:	45a2      	cmp	sl, r4
 8009fc6:	db11      	blt.n	8009fec <_strtol_l.isra.0+0xc0>
 8009fc8:	fb00 4003 	mla	r0, r0, r3, r4
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fd2:	e7eb      	b.n	8009fac <_strtol_l.isra.0+0x80>
 8009fd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009fd8:	2f19      	cmp	r7, #25
 8009fda:	d801      	bhi.n	8009fe0 <_strtol_l.isra.0+0xb4>
 8009fdc:	3c37      	subs	r4, #55	@ 0x37
 8009fde:	e7ea      	b.n	8009fb6 <_strtol_l.isra.0+0x8a>
 8009fe0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009fe4:	2f19      	cmp	r7, #25
 8009fe6:	d804      	bhi.n	8009ff2 <_strtol_l.isra.0+0xc6>
 8009fe8:	3c57      	subs	r4, #87	@ 0x57
 8009fea:	e7e4      	b.n	8009fb6 <_strtol_l.isra.0+0x8a>
 8009fec:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff0:	e7ed      	b.n	8009fce <_strtol_l.isra.0+0xa2>
 8009ff2:	1c53      	adds	r3, r2, #1
 8009ff4:	d108      	bne.n	800a008 <_strtol_l.isra.0+0xdc>
 8009ff6:	2322      	movs	r3, #34	@ 0x22
 8009ff8:	f8ce 3000 	str.w	r3, [lr]
 8009ffc:	4660      	mov	r0, ip
 8009ffe:	f1b8 0f00 	cmp.w	r8, #0
 800a002:	d0a0      	beq.n	8009f46 <_strtol_l.isra.0+0x1a>
 800a004:	1e69      	subs	r1, r5, #1
 800a006:	e006      	b.n	800a016 <_strtol_l.isra.0+0xea>
 800a008:	b106      	cbz	r6, 800a00c <_strtol_l.isra.0+0xe0>
 800a00a:	4240      	negs	r0, r0
 800a00c:	f1b8 0f00 	cmp.w	r8, #0
 800a010:	d099      	beq.n	8009f46 <_strtol_l.isra.0+0x1a>
 800a012:	2a00      	cmp	r2, #0
 800a014:	d1f6      	bne.n	800a004 <_strtol_l.isra.0+0xd8>
 800a016:	f8c8 1000 	str.w	r1, [r8]
 800a01a:	e794      	b.n	8009f46 <_strtol_l.isra.0+0x1a>
 800a01c:	0800bed1 	.word	0x0800bed1

0800a020 <_strtol_r>:
 800a020:	f7ff bf84 	b.w	8009f2c <_strtol_l.isra.0>

0800a024 <__ssputs_r>:
 800a024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a028:	688e      	ldr	r6, [r1, #8]
 800a02a:	461f      	mov	r7, r3
 800a02c:	42be      	cmp	r6, r7
 800a02e:	680b      	ldr	r3, [r1, #0]
 800a030:	4682      	mov	sl, r0
 800a032:	460c      	mov	r4, r1
 800a034:	4690      	mov	r8, r2
 800a036:	d82d      	bhi.n	800a094 <__ssputs_r+0x70>
 800a038:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a03c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a040:	d026      	beq.n	800a090 <__ssputs_r+0x6c>
 800a042:	6965      	ldr	r5, [r4, #20]
 800a044:	6909      	ldr	r1, [r1, #16]
 800a046:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a04a:	eba3 0901 	sub.w	r9, r3, r1
 800a04e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a052:	1c7b      	adds	r3, r7, #1
 800a054:	444b      	add	r3, r9
 800a056:	106d      	asrs	r5, r5, #1
 800a058:	429d      	cmp	r5, r3
 800a05a:	bf38      	it	cc
 800a05c:	461d      	movcc	r5, r3
 800a05e:	0553      	lsls	r3, r2, #21
 800a060:	d527      	bpl.n	800a0b2 <__ssputs_r+0x8e>
 800a062:	4629      	mov	r1, r5
 800a064:	f7fe fc24 	bl	80088b0 <_malloc_r>
 800a068:	4606      	mov	r6, r0
 800a06a:	b360      	cbz	r0, 800a0c6 <__ssputs_r+0xa2>
 800a06c:	6921      	ldr	r1, [r4, #16]
 800a06e:	464a      	mov	r2, r9
 800a070:	f7fd fd1d 	bl	8007aae <memcpy>
 800a074:	89a3      	ldrh	r3, [r4, #12]
 800a076:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a07a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a07e:	81a3      	strh	r3, [r4, #12]
 800a080:	6126      	str	r6, [r4, #16]
 800a082:	6165      	str	r5, [r4, #20]
 800a084:	444e      	add	r6, r9
 800a086:	eba5 0509 	sub.w	r5, r5, r9
 800a08a:	6026      	str	r6, [r4, #0]
 800a08c:	60a5      	str	r5, [r4, #8]
 800a08e:	463e      	mov	r6, r7
 800a090:	42be      	cmp	r6, r7
 800a092:	d900      	bls.n	800a096 <__ssputs_r+0x72>
 800a094:	463e      	mov	r6, r7
 800a096:	6820      	ldr	r0, [r4, #0]
 800a098:	4632      	mov	r2, r6
 800a09a:	4641      	mov	r1, r8
 800a09c:	f000 fd69 	bl	800ab72 <memmove>
 800a0a0:	68a3      	ldr	r3, [r4, #8]
 800a0a2:	1b9b      	subs	r3, r3, r6
 800a0a4:	60a3      	str	r3, [r4, #8]
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	4433      	add	r3, r6
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	2000      	movs	r0, #0
 800a0ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	f001 f909 	bl	800b2ca <_realloc_r>
 800a0b8:	4606      	mov	r6, r0
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d1e0      	bne.n	800a080 <__ssputs_r+0x5c>
 800a0be:	6921      	ldr	r1, [r4, #16]
 800a0c0:	4650      	mov	r0, sl
 800a0c2:	f7fe fb81 	bl	80087c8 <_free_r>
 800a0c6:	230c      	movs	r3, #12
 800a0c8:	f8ca 3000 	str.w	r3, [sl]
 800a0cc:	89a3      	ldrh	r3, [r4, #12]
 800a0ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0d2:	81a3      	strh	r3, [r4, #12]
 800a0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d8:	e7e9      	b.n	800a0ae <__ssputs_r+0x8a>
	...

0800a0dc <_svfiprintf_r>:
 800a0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e0:	4698      	mov	r8, r3
 800a0e2:	898b      	ldrh	r3, [r1, #12]
 800a0e4:	061b      	lsls	r3, r3, #24
 800a0e6:	b09d      	sub	sp, #116	@ 0x74
 800a0e8:	4607      	mov	r7, r0
 800a0ea:	460d      	mov	r5, r1
 800a0ec:	4614      	mov	r4, r2
 800a0ee:	d510      	bpl.n	800a112 <_svfiprintf_r+0x36>
 800a0f0:	690b      	ldr	r3, [r1, #16]
 800a0f2:	b973      	cbnz	r3, 800a112 <_svfiprintf_r+0x36>
 800a0f4:	2140      	movs	r1, #64	@ 0x40
 800a0f6:	f7fe fbdb 	bl	80088b0 <_malloc_r>
 800a0fa:	6028      	str	r0, [r5, #0]
 800a0fc:	6128      	str	r0, [r5, #16]
 800a0fe:	b930      	cbnz	r0, 800a10e <_svfiprintf_r+0x32>
 800a100:	230c      	movs	r3, #12
 800a102:	603b      	str	r3, [r7, #0]
 800a104:	f04f 30ff 	mov.w	r0, #4294967295
 800a108:	b01d      	add	sp, #116	@ 0x74
 800a10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a10e:	2340      	movs	r3, #64	@ 0x40
 800a110:	616b      	str	r3, [r5, #20]
 800a112:	2300      	movs	r3, #0
 800a114:	9309      	str	r3, [sp, #36]	@ 0x24
 800a116:	2320      	movs	r3, #32
 800a118:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a11c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a120:	2330      	movs	r3, #48	@ 0x30
 800a122:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a2c0 <_svfiprintf_r+0x1e4>
 800a126:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a12a:	f04f 0901 	mov.w	r9, #1
 800a12e:	4623      	mov	r3, r4
 800a130:	469a      	mov	sl, r3
 800a132:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a136:	b10a      	cbz	r2, 800a13c <_svfiprintf_r+0x60>
 800a138:	2a25      	cmp	r2, #37	@ 0x25
 800a13a:	d1f9      	bne.n	800a130 <_svfiprintf_r+0x54>
 800a13c:	ebba 0b04 	subs.w	fp, sl, r4
 800a140:	d00b      	beq.n	800a15a <_svfiprintf_r+0x7e>
 800a142:	465b      	mov	r3, fp
 800a144:	4622      	mov	r2, r4
 800a146:	4629      	mov	r1, r5
 800a148:	4638      	mov	r0, r7
 800a14a:	f7ff ff6b 	bl	800a024 <__ssputs_r>
 800a14e:	3001      	adds	r0, #1
 800a150:	f000 80a7 	beq.w	800a2a2 <_svfiprintf_r+0x1c6>
 800a154:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a156:	445a      	add	r2, fp
 800a158:	9209      	str	r2, [sp, #36]	@ 0x24
 800a15a:	f89a 3000 	ldrb.w	r3, [sl]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 809f 	beq.w	800a2a2 <_svfiprintf_r+0x1c6>
 800a164:	2300      	movs	r3, #0
 800a166:	f04f 32ff 	mov.w	r2, #4294967295
 800a16a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a16e:	f10a 0a01 	add.w	sl, sl, #1
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	9307      	str	r3, [sp, #28]
 800a176:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a17a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a17c:	4654      	mov	r4, sl
 800a17e:	2205      	movs	r2, #5
 800a180:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a184:	484e      	ldr	r0, [pc, #312]	@ (800a2c0 <_svfiprintf_r+0x1e4>)
 800a186:	f7f6 f83b 	bl	8000200 <memchr>
 800a18a:	9a04      	ldr	r2, [sp, #16]
 800a18c:	b9d8      	cbnz	r0, 800a1c6 <_svfiprintf_r+0xea>
 800a18e:	06d0      	lsls	r0, r2, #27
 800a190:	bf44      	itt	mi
 800a192:	2320      	movmi	r3, #32
 800a194:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a198:	0711      	lsls	r1, r2, #28
 800a19a:	bf44      	itt	mi
 800a19c:	232b      	movmi	r3, #43	@ 0x2b
 800a19e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1a8:	d015      	beq.n	800a1d6 <_svfiprintf_r+0xfa>
 800a1aa:	9a07      	ldr	r2, [sp, #28]
 800a1ac:	4654      	mov	r4, sl
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f04f 0c0a 	mov.w	ip, #10
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ba:	3b30      	subs	r3, #48	@ 0x30
 800a1bc:	2b09      	cmp	r3, #9
 800a1be:	d94b      	bls.n	800a258 <_svfiprintf_r+0x17c>
 800a1c0:	b1b0      	cbz	r0, 800a1f0 <_svfiprintf_r+0x114>
 800a1c2:	9207      	str	r2, [sp, #28]
 800a1c4:	e014      	b.n	800a1f0 <_svfiprintf_r+0x114>
 800a1c6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	9304      	str	r3, [sp, #16]
 800a1d2:	46a2      	mov	sl, r4
 800a1d4:	e7d2      	b.n	800a17c <_svfiprintf_r+0xa0>
 800a1d6:	9b03      	ldr	r3, [sp, #12]
 800a1d8:	1d19      	adds	r1, r3, #4
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	9103      	str	r1, [sp, #12]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	bfbb      	ittet	lt
 800a1e2:	425b      	neglt	r3, r3
 800a1e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1e8:	9307      	strge	r3, [sp, #28]
 800a1ea:	9307      	strlt	r3, [sp, #28]
 800a1ec:	bfb8      	it	lt
 800a1ee:	9204      	strlt	r2, [sp, #16]
 800a1f0:	7823      	ldrb	r3, [r4, #0]
 800a1f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1f4:	d10a      	bne.n	800a20c <_svfiprintf_r+0x130>
 800a1f6:	7863      	ldrb	r3, [r4, #1]
 800a1f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1fa:	d132      	bne.n	800a262 <_svfiprintf_r+0x186>
 800a1fc:	9b03      	ldr	r3, [sp, #12]
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	9203      	str	r2, [sp, #12]
 800a204:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a208:	3402      	adds	r4, #2
 800a20a:	9305      	str	r3, [sp, #20]
 800a20c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a2d0 <_svfiprintf_r+0x1f4>
 800a210:	7821      	ldrb	r1, [r4, #0]
 800a212:	2203      	movs	r2, #3
 800a214:	4650      	mov	r0, sl
 800a216:	f7f5 fff3 	bl	8000200 <memchr>
 800a21a:	b138      	cbz	r0, 800a22c <_svfiprintf_r+0x150>
 800a21c:	9b04      	ldr	r3, [sp, #16]
 800a21e:	eba0 000a 	sub.w	r0, r0, sl
 800a222:	2240      	movs	r2, #64	@ 0x40
 800a224:	4082      	lsls	r2, r0
 800a226:	4313      	orrs	r3, r2
 800a228:	3401      	adds	r4, #1
 800a22a:	9304      	str	r3, [sp, #16]
 800a22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a230:	4824      	ldr	r0, [pc, #144]	@ (800a2c4 <_svfiprintf_r+0x1e8>)
 800a232:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a236:	2206      	movs	r2, #6
 800a238:	f7f5 ffe2 	bl	8000200 <memchr>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d036      	beq.n	800a2ae <_svfiprintf_r+0x1d2>
 800a240:	4b21      	ldr	r3, [pc, #132]	@ (800a2c8 <_svfiprintf_r+0x1ec>)
 800a242:	bb1b      	cbnz	r3, 800a28c <_svfiprintf_r+0x1b0>
 800a244:	9b03      	ldr	r3, [sp, #12]
 800a246:	3307      	adds	r3, #7
 800a248:	f023 0307 	bic.w	r3, r3, #7
 800a24c:	3308      	adds	r3, #8
 800a24e:	9303      	str	r3, [sp, #12]
 800a250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a252:	4433      	add	r3, r6
 800a254:	9309      	str	r3, [sp, #36]	@ 0x24
 800a256:	e76a      	b.n	800a12e <_svfiprintf_r+0x52>
 800a258:	fb0c 3202 	mla	r2, ip, r2, r3
 800a25c:	460c      	mov	r4, r1
 800a25e:	2001      	movs	r0, #1
 800a260:	e7a8      	b.n	800a1b4 <_svfiprintf_r+0xd8>
 800a262:	2300      	movs	r3, #0
 800a264:	3401      	adds	r4, #1
 800a266:	9305      	str	r3, [sp, #20]
 800a268:	4619      	mov	r1, r3
 800a26a:	f04f 0c0a 	mov.w	ip, #10
 800a26e:	4620      	mov	r0, r4
 800a270:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a274:	3a30      	subs	r2, #48	@ 0x30
 800a276:	2a09      	cmp	r2, #9
 800a278:	d903      	bls.n	800a282 <_svfiprintf_r+0x1a6>
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d0c6      	beq.n	800a20c <_svfiprintf_r+0x130>
 800a27e:	9105      	str	r1, [sp, #20]
 800a280:	e7c4      	b.n	800a20c <_svfiprintf_r+0x130>
 800a282:	fb0c 2101 	mla	r1, ip, r1, r2
 800a286:	4604      	mov	r4, r0
 800a288:	2301      	movs	r3, #1
 800a28a:	e7f0      	b.n	800a26e <_svfiprintf_r+0x192>
 800a28c:	ab03      	add	r3, sp, #12
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	462a      	mov	r2, r5
 800a292:	4b0e      	ldr	r3, [pc, #56]	@ (800a2cc <_svfiprintf_r+0x1f0>)
 800a294:	a904      	add	r1, sp, #16
 800a296:	4638      	mov	r0, r7
 800a298:	f7fc fbd8 	bl	8006a4c <_printf_float>
 800a29c:	1c42      	adds	r2, r0, #1
 800a29e:	4606      	mov	r6, r0
 800a2a0:	d1d6      	bne.n	800a250 <_svfiprintf_r+0x174>
 800a2a2:	89ab      	ldrh	r3, [r5, #12]
 800a2a4:	065b      	lsls	r3, r3, #25
 800a2a6:	f53f af2d 	bmi.w	800a104 <_svfiprintf_r+0x28>
 800a2aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2ac:	e72c      	b.n	800a108 <_svfiprintf_r+0x2c>
 800a2ae:	ab03      	add	r3, sp, #12
 800a2b0:	9300      	str	r3, [sp, #0]
 800a2b2:	462a      	mov	r2, r5
 800a2b4:	4b05      	ldr	r3, [pc, #20]	@ (800a2cc <_svfiprintf_r+0x1f0>)
 800a2b6:	a904      	add	r1, sp, #16
 800a2b8:	4638      	mov	r0, r7
 800a2ba:	f7fc fe5f 	bl	8006f7c <_printf_i>
 800a2be:	e7ed      	b.n	800a29c <_svfiprintf_r+0x1c0>
 800a2c0:	0800bce9 	.word	0x0800bce9
 800a2c4:	0800bcf3 	.word	0x0800bcf3
 800a2c8:	08006a4d 	.word	0x08006a4d
 800a2cc:	0800a025 	.word	0x0800a025
 800a2d0:	0800bcef 	.word	0x0800bcef

0800a2d4 <_sungetc_r>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	1c4b      	adds	r3, r1, #1
 800a2d8:	4614      	mov	r4, r2
 800a2da:	d103      	bne.n	800a2e4 <_sungetc_r+0x10>
 800a2dc:	f04f 35ff 	mov.w	r5, #4294967295
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	bd38      	pop	{r3, r4, r5, pc}
 800a2e4:	8993      	ldrh	r3, [r2, #12]
 800a2e6:	f023 0320 	bic.w	r3, r3, #32
 800a2ea:	8193      	strh	r3, [r2, #12]
 800a2ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2ee:	6852      	ldr	r2, [r2, #4]
 800a2f0:	b2cd      	uxtb	r5, r1
 800a2f2:	b18b      	cbz	r3, 800a318 <_sungetc_r+0x44>
 800a2f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	dd08      	ble.n	800a30c <_sungetc_r+0x38>
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	1e5a      	subs	r2, r3, #1
 800a2fe:	6022      	str	r2, [r4, #0]
 800a300:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a304:	6863      	ldr	r3, [r4, #4]
 800a306:	3301      	adds	r3, #1
 800a308:	6063      	str	r3, [r4, #4]
 800a30a:	e7e9      	b.n	800a2e0 <_sungetc_r+0xc>
 800a30c:	4621      	mov	r1, r4
 800a30e:	f000 fbf6 	bl	800aafe <__submore>
 800a312:	2800      	cmp	r0, #0
 800a314:	d0f1      	beq.n	800a2fa <_sungetc_r+0x26>
 800a316:	e7e1      	b.n	800a2dc <_sungetc_r+0x8>
 800a318:	6921      	ldr	r1, [r4, #16]
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	b151      	cbz	r1, 800a334 <_sungetc_r+0x60>
 800a31e:	4299      	cmp	r1, r3
 800a320:	d208      	bcs.n	800a334 <_sungetc_r+0x60>
 800a322:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a326:	42a9      	cmp	r1, r5
 800a328:	d104      	bne.n	800a334 <_sungetc_r+0x60>
 800a32a:	3b01      	subs	r3, #1
 800a32c:	3201      	adds	r2, #1
 800a32e:	6023      	str	r3, [r4, #0]
 800a330:	6062      	str	r2, [r4, #4]
 800a332:	e7d5      	b.n	800a2e0 <_sungetc_r+0xc>
 800a334:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800a338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a33c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a33e:	2303      	movs	r3, #3
 800a340:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a342:	4623      	mov	r3, r4
 800a344:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	2301      	movs	r3, #1
 800a34c:	e7dc      	b.n	800a308 <_sungetc_r+0x34>

0800a34e <__ssrefill_r>:
 800a34e:	b510      	push	{r4, lr}
 800a350:	460c      	mov	r4, r1
 800a352:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a354:	b169      	cbz	r1, 800a372 <__ssrefill_r+0x24>
 800a356:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a35a:	4299      	cmp	r1, r3
 800a35c:	d001      	beq.n	800a362 <__ssrefill_r+0x14>
 800a35e:	f7fe fa33 	bl	80087c8 <_free_r>
 800a362:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	2000      	movs	r0, #0
 800a368:	6360      	str	r0, [r4, #52]	@ 0x34
 800a36a:	b113      	cbz	r3, 800a372 <__ssrefill_r+0x24>
 800a36c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a36e:	6023      	str	r3, [r4, #0]
 800a370:	bd10      	pop	{r4, pc}
 800a372:	6923      	ldr	r3, [r4, #16]
 800a374:	6023      	str	r3, [r4, #0]
 800a376:	2300      	movs	r3, #0
 800a378:	6063      	str	r3, [r4, #4]
 800a37a:	89a3      	ldrh	r3, [r4, #12]
 800a37c:	f043 0320 	orr.w	r3, r3, #32
 800a380:	81a3      	strh	r3, [r4, #12]
 800a382:	f04f 30ff 	mov.w	r0, #4294967295
 800a386:	e7f3      	b.n	800a370 <__ssrefill_r+0x22>

0800a388 <__ssvfiscanf_r>:
 800a388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a38c:	460c      	mov	r4, r1
 800a38e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800a392:	2100      	movs	r1, #0
 800a394:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a398:	49a6      	ldr	r1, [pc, #664]	@ (800a634 <__ssvfiscanf_r+0x2ac>)
 800a39a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a39c:	f10d 0804 	add.w	r8, sp, #4
 800a3a0:	49a5      	ldr	r1, [pc, #660]	@ (800a638 <__ssvfiscanf_r+0x2b0>)
 800a3a2:	4fa6      	ldr	r7, [pc, #664]	@ (800a63c <__ssvfiscanf_r+0x2b4>)
 800a3a4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a3a8:	4606      	mov	r6, r0
 800a3aa:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	f892 9000 	ldrb.w	r9, [r2]
 800a3b2:	f1b9 0f00 	cmp.w	r9, #0
 800a3b6:	f000 8158 	beq.w	800a66a <__ssvfiscanf_r+0x2e2>
 800a3ba:	f817 3009 	ldrb.w	r3, [r7, r9]
 800a3be:	f013 0308 	ands.w	r3, r3, #8
 800a3c2:	f102 0501 	add.w	r5, r2, #1
 800a3c6:	d019      	beq.n	800a3fc <__ssvfiscanf_r+0x74>
 800a3c8:	6863      	ldr	r3, [r4, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	dd0f      	ble.n	800a3ee <__ssvfiscanf_r+0x66>
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	781a      	ldrb	r2, [r3, #0]
 800a3d2:	5cba      	ldrb	r2, [r7, r2]
 800a3d4:	0712      	lsls	r2, r2, #28
 800a3d6:	d401      	bmi.n	800a3dc <__ssvfiscanf_r+0x54>
 800a3d8:	462a      	mov	r2, r5
 800a3da:	e7e8      	b.n	800a3ae <__ssvfiscanf_r+0x26>
 800a3dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a3de:	3201      	adds	r2, #1
 800a3e0:	9245      	str	r2, [sp, #276]	@ 0x114
 800a3e2:	6862      	ldr	r2, [r4, #4]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	3a01      	subs	r2, #1
 800a3e8:	6062      	str	r2, [r4, #4]
 800a3ea:	6023      	str	r3, [r4, #0]
 800a3ec:	e7ec      	b.n	800a3c8 <__ssvfiscanf_r+0x40>
 800a3ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	4630      	mov	r0, r6
 800a3f4:	4798      	blx	r3
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d0e9      	beq.n	800a3ce <__ssvfiscanf_r+0x46>
 800a3fa:	e7ed      	b.n	800a3d8 <__ssvfiscanf_r+0x50>
 800a3fc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a400:	f040 8085 	bne.w	800a50e <__ssvfiscanf_r+0x186>
 800a404:	9341      	str	r3, [sp, #260]	@ 0x104
 800a406:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a408:	7853      	ldrb	r3, [r2, #1]
 800a40a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a40c:	bf02      	ittt	eq
 800a40e:	2310      	moveq	r3, #16
 800a410:	1c95      	addeq	r5, r2, #2
 800a412:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a414:	220a      	movs	r2, #10
 800a416:	46aa      	mov	sl, r5
 800a418:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a41c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a420:	2b09      	cmp	r3, #9
 800a422:	d91e      	bls.n	800a462 <__ssvfiscanf_r+0xda>
 800a424:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a640 <__ssvfiscanf_r+0x2b8>
 800a428:	2203      	movs	r2, #3
 800a42a:	4658      	mov	r0, fp
 800a42c:	f7f5 fee8 	bl	8000200 <memchr>
 800a430:	b138      	cbz	r0, 800a442 <__ssvfiscanf_r+0xba>
 800a432:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a434:	eba0 000b 	sub.w	r0, r0, fp
 800a438:	2301      	movs	r3, #1
 800a43a:	4083      	lsls	r3, r0
 800a43c:	4313      	orrs	r3, r2
 800a43e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a440:	4655      	mov	r5, sl
 800a442:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a446:	2b78      	cmp	r3, #120	@ 0x78
 800a448:	d806      	bhi.n	800a458 <__ssvfiscanf_r+0xd0>
 800a44a:	2b57      	cmp	r3, #87	@ 0x57
 800a44c:	d810      	bhi.n	800a470 <__ssvfiscanf_r+0xe8>
 800a44e:	2b25      	cmp	r3, #37	@ 0x25
 800a450:	d05d      	beq.n	800a50e <__ssvfiscanf_r+0x186>
 800a452:	d857      	bhi.n	800a504 <__ssvfiscanf_r+0x17c>
 800a454:	2b00      	cmp	r3, #0
 800a456:	d075      	beq.n	800a544 <__ssvfiscanf_r+0x1bc>
 800a458:	2303      	movs	r3, #3
 800a45a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a45c:	230a      	movs	r3, #10
 800a45e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a460:	e088      	b.n	800a574 <__ssvfiscanf_r+0x1ec>
 800a462:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a464:	fb02 1103 	mla	r1, r2, r3, r1
 800a468:	3930      	subs	r1, #48	@ 0x30
 800a46a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a46c:	4655      	mov	r5, sl
 800a46e:	e7d2      	b.n	800a416 <__ssvfiscanf_r+0x8e>
 800a470:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a474:	2a20      	cmp	r2, #32
 800a476:	d8ef      	bhi.n	800a458 <__ssvfiscanf_r+0xd0>
 800a478:	a101      	add	r1, pc, #4	@ (adr r1, 800a480 <__ssvfiscanf_r+0xf8>)
 800a47a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a47e:	bf00      	nop
 800a480:	0800a553 	.word	0x0800a553
 800a484:	0800a459 	.word	0x0800a459
 800a488:	0800a459 	.word	0x0800a459
 800a48c:	0800a5ad 	.word	0x0800a5ad
 800a490:	0800a459 	.word	0x0800a459
 800a494:	0800a459 	.word	0x0800a459
 800a498:	0800a459 	.word	0x0800a459
 800a49c:	0800a459 	.word	0x0800a459
 800a4a0:	0800a459 	.word	0x0800a459
 800a4a4:	0800a459 	.word	0x0800a459
 800a4a8:	0800a459 	.word	0x0800a459
 800a4ac:	0800a5c3 	.word	0x0800a5c3
 800a4b0:	0800a5a9 	.word	0x0800a5a9
 800a4b4:	0800a50b 	.word	0x0800a50b
 800a4b8:	0800a50b 	.word	0x0800a50b
 800a4bc:	0800a50b 	.word	0x0800a50b
 800a4c0:	0800a459 	.word	0x0800a459
 800a4c4:	0800a565 	.word	0x0800a565
 800a4c8:	0800a459 	.word	0x0800a459
 800a4cc:	0800a459 	.word	0x0800a459
 800a4d0:	0800a459 	.word	0x0800a459
 800a4d4:	0800a459 	.word	0x0800a459
 800a4d8:	0800a5d3 	.word	0x0800a5d3
 800a4dc:	0800a56d 	.word	0x0800a56d
 800a4e0:	0800a54b 	.word	0x0800a54b
 800a4e4:	0800a459 	.word	0x0800a459
 800a4e8:	0800a459 	.word	0x0800a459
 800a4ec:	0800a5cf 	.word	0x0800a5cf
 800a4f0:	0800a459 	.word	0x0800a459
 800a4f4:	0800a5a9 	.word	0x0800a5a9
 800a4f8:	0800a459 	.word	0x0800a459
 800a4fc:	0800a459 	.word	0x0800a459
 800a500:	0800a553 	.word	0x0800a553
 800a504:	3b45      	subs	r3, #69	@ 0x45
 800a506:	2b02      	cmp	r3, #2
 800a508:	d8a6      	bhi.n	800a458 <__ssvfiscanf_r+0xd0>
 800a50a:	2305      	movs	r3, #5
 800a50c:	e031      	b.n	800a572 <__ssvfiscanf_r+0x1ea>
 800a50e:	6863      	ldr	r3, [r4, #4]
 800a510:	2b00      	cmp	r3, #0
 800a512:	dd0d      	ble.n	800a530 <__ssvfiscanf_r+0x1a8>
 800a514:	6823      	ldr	r3, [r4, #0]
 800a516:	781a      	ldrb	r2, [r3, #0]
 800a518:	454a      	cmp	r2, r9
 800a51a:	f040 80a6 	bne.w	800a66a <__ssvfiscanf_r+0x2e2>
 800a51e:	3301      	adds	r3, #1
 800a520:	6862      	ldr	r2, [r4, #4]
 800a522:	6023      	str	r3, [r4, #0]
 800a524:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a526:	3a01      	subs	r2, #1
 800a528:	3301      	adds	r3, #1
 800a52a:	6062      	str	r2, [r4, #4]
 800a52c:	9345      	str	r3, [sp, #276]	@ 0x114
 800a52e:	e753      	b.n	800a3d8 <__ssvfiscanf_r+0x50>
 800a530:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a532:	4621      	mov	r1, r4
 800a534:	4630      	mov	r0, r6
 800a536:	4798      	blx	r3
 800a538:	2800      	cmp	r0, #0
 800a53a:	d0eb      	beq.n	800a514 <__ssvfiscanf_r+0x18c>
 800a53c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a53e:	2800      	cmp	r0, #0
 800a540:	f040 808b 	bne.w	800a65a <__ssvfiscanf_r+0x2d2>
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	e08b      	b.n	800a662 <__ssvfiscanf_r+0x2da>
 800a54a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a54c:	f042 0220 	orr.w	r2, r2, #32
 800a550:	9241      	str	r2, [sp, #260]	@ 0x104
 800a552:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a554:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a558:	9241      	str	r2, [sp, #260]	@ 0x104
 800a55a:	2210      	movs	r2, #16
 800a55c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a55e:	9242      	str	r2, [sp, #264]	@ 0x108
 800a560:	d902      	bls.n	800a568 <__ssvfiscanf_r+0x1e0>
 800a562:	e005      	b.n	800a570 <__ssvfiscanf_r+0x1e8>
 800a564:	2300      	movs	r3, #0
 800a566:	9342      	str	r3, [sp, #264]	@ 0x108
 800a568:	2303      	movs	r3, #3
 800a56a:	e002      	b.n	800a572 <__ssvfiscanf_r+0x1ea>
 800a56c:	2308      	movs	r3, #8
 800a56e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a570:	2304      	movs	r3, #4
 800a572:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a574:	6863      	ldr	r3, [r4, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	dd39      	ble.n	800a5ee <__ssvfiscanf_r+0x266>
 800a57a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a57c:	0659      	lsls	r1, r3, #25
 800a57e:	d404      	bmi.n	800a58a <__ssvfiscanf_r+0x202>
 800a580:	6823      	ldr	r3, [r4, #0]
 800a582:	781a      	ldrb	r2, [r3, #0]
 800a584:	5cba      	ldrb	r2, [r7, r2]
 800a586:	0712      	lsls	r2, r2, #28
 800a588:	d438      	bmi.n	800a5fc <__ssvfiscanf_r+0x274>
 800a58a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	dc47      	bgt.n	800a620 <__ssvfiscanf_r+0x298>
 800a590:	466b      	mov	r3, sp
 800a592:	4622      	mov	r2, r4
 800a594:	a941      	add	r1, sp, #260	@ 0x104
 800a596:	4630      	mov	r0, r6
 800a598:	f000 f86c 	bl	800a674 <_scanf_chars>
 800a59c:	2801      	cmp	r0, #1
 800a59e:	d064      	beq.n	800a66a <__ssvfiscanf_r+0x2e2>
 800a5a0:	2802      	cmp	r0, #2
 800a5a2:	f47f af19 	bne.w	800a3d8 <__ssvfiscanf_r+0x50>
 800a5a6:	e7c9      	b.n	800a53c <__ssvfiscanf_r+0x1b4>
 800a5a8:	220a      	movs	r2, #10
 800a5aa:	e7d7      	b.n	800a55c <__ssvfiscanf_r+0x1d4>
 800a5ac:	4629      	mov	r1, r5
 800a5ae:	4640      	mov	r0, r8
 800a5b0:	f000 fa6c 	bl	800aa8c <__sccl>
 800a5b4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5ba:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5bc:	4605      	mov	r5, r0
 800a5be:	2301      	movs	r3, #1
 800a5c0:	e7d7      	b.n	800a572 <__ssvfiscanf_r+0x1ea>
 800a5c2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5c8:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	e7d1      	b.n	800a572 <__ssvfiscanf_r+0x1ea>
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	e7cf      	b.n	800a572 <__ssvfiscanf_r+0x1ea>
 800a5d2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a5d4:	06c3      	lsls	r3, r0, #27
 800a5d6:	f53f aeff 	bmi.w	800a3d8 <__ssvfiscanf_r+0x50>
 800a5da:	9b00      	ldr	r3, [sp, #0]
 800a5dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a5de:	1d19      	adds	r1, r3, #4
 800a5e0:	9100      	str	r1, [sp, #0]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	07c0      	lsls	r0, r0, #31
 800a5e6:	bf4c      	ite	mi
 800a5e8:	801a      	strhmi	r2, [r3, #0]
 800a5ea:	601a      	strpl	r2, [r3, #0]
 800a5ec:	e6f4      	b.n	800a3d8 <__ssvfiscanf_r+0x50>
 800a5ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a5f0:	4621      	mov	r1, r4
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	4798      	blx	r3
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	d0bf      	beq.n	800a57a <__ssvfiscanf_r+0x1f2>
 800a5fa:	e79f      	b.n	800a53c <__ssvfiscanf_r+0x1b4>
 800a5fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a5fe:	3201      	adds	r2, #1
 800a600:	9245      	str	r2, [sp, #276]	@ 0x114
 800a602:	6862      	ldr	r2, [r4, #4]
 800a604:	3a01      	subs	r2, #1
 800a606:	2a00      	cmp	r2, #0
 800a608:	6062      	str	r2, [r4, #4]
 800a60a:	dd02      	ble.n	800a612 <__ssvfiscanf_r+0x28a>
 800a60c:	3301      	adds	r3, #1
 800a60e:	6023      	str	r3, [r4, #0]
 800a610:	e7b6      	b.n	800a580 <__ssvfiscanf_r+0x1f8>
 800a612:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a614:	4621      	mov	r1, r4
 800a616:	4630      	mov	r0, r6
 800a618:	4798      	blx	r3
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d0b0      	beq.n	800a580 <__ssvfiscanf_r+0x1f8>
 800a61e:	e78d      	b.n	800a53c <__ssvfiscanf_r+0x1b4>
 800a620:	2b04      	cmp	r3, #4
 800a622:	dc0f      	bgt.n	800a644 <__ssvfiscanf_r+0x2bc>
 800a624:	466b      	mov	r3, sp
 800a626:	4622      	mov	r2, r4
 800a628:	a941      	add	r1, sp, #260	@ 0x104
 800a62a:	4630      	mov	r0, r6
 800a62c:	f000 f87c 	bl	800a728 <_scanf_i>
 800a630:	e7b4      	b.n	800a59c <__ssvfiscanf_r+0x214>
 800a632:	bf00      	nop
 800a634:	0800a2d5 	.word	0x0800a2d5
 800a638:	0800a34f 	.word	0x0800a34f
 800a63c:	0800bed1 	.word	0x0800bed1
 800a640:	0800bcef 	.word	0x0800bcef
 800a644:	4b0a      	ldr	r3, [pc, #40]	@ (800a670 <__ssvfiscanf_r+0x2e8>)
 800a646:	2b00      	cmp	r3, #0
 800a648:	f43f aec6 	beq.w	800a3d8 <__ssvfiscanf_r+0x50>
 800a64c:	466b      	mov	r3, sp
 800a64e:	4622      	mov	r2, r4
 800a650:	a941      	add	r1, sp, #260	@ 0x104
 800a652:	4630      	mov	r0, r6
 800a654:	f7fc fdb0 	bl	80071b8 <_scanf_float>
 800a658:	e7a0      	b.n	800a59c <__ssvfiscanf_r+0x214>
 800a65a:	89a3      	ldrh	r3, [r4, #12]
 800a65c:	065b      	lsls	r3, r3, #25
 800a65e:	f53f af71 	bmi.w	800a544 <__ssvfiscanf_r+0x1bc>
 800a662:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a66c:	e7f9      	b.n	800a662 <__ssvfiscanf_r+0x2da>
 800a66e:	bf00      	nop
 800a670:	080071b9 	.word	0x080071b9

0800a674 <_scanf_chars>:
 800a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a678:	4615      	mov	r5, r2
 800a67a:	688a      	ldr	r2, [r1, #8]
 800a67c:	4680      	mov	r8, r0
 800a67e:	460c      	mov	r4, r1
 800a680:	b932      	cbnz	r2, 800a690 <_scanf_chars+0x1c>
 800a682:	698a      	ldr	r2, [r1, #24]
 800a684:	2a00      	cmp	r2, #0
 800a686:	bf14      	ite	ne
 800a688:	f04f 32ff 	movne.w	r2, #4294967295
 800a68c:	2201      	moveq	r2, #1
 800a68e:	608a      	str	r2, [r1, #8]
 800a690:	6822      	ldr	r2, [r4, #0]
 800a692:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800a724 <_scanf_chars+0xb0>
 800a696:	06d1      	lsls	r1, r2, #27
 800a698:	bf5f      	itttt	pl
 800a69a:	681a      	ldrpl	r2, [r3, #0]
 800a69c:	1d11      	addpl	r1, r2, #4
 800a69e:	6019      	strpl	r1, [r3, #0]
 800a6a0:	6816      	ldrpl	r6, [r2, #0]
 800a6a2:	2700      	movs	r7, #0
 800a6a4:	69a0      	ldr	r0, [r4, #24]
 800a6a6:	b188      	cbz	r0, 800a6cc <_scanf_chars+0x58>
 800a6a8:	2801      	cmp	r0, #1
 800a6aa:	d107      	bne.n	800a6bc <_scanf_chars+0x48>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	781a      	ldrb	r2, [r3, #0]
 800a6b0:	6963      	ldr	r3, [r4, #20]
 800a6b2:	5c9b      	ldrb	r3, [r3, r2]
 800a6b4:	b953      	cbnz	r3, 800a6cc <_scanf_chars+0x58>
 800a6b6:	2f00      	cmp	r7, #0
 800a6b8:	d031      	beq.n	800a71e <_scanf_chars+0xaa>
 800a6ba:	e022      	b.n	800a702 <_scanf_chars+0x8e>
 800a6bc:	2802      	cmp	r0, #2
 800a6be:	d120      	bne.n	800a702 <_scanf_chars+0x8e>
 800a6c0:	682b      	ldr	r3, [r5, #0]
 800a6c2:	781b      	ldrb	r3, [r3, #0]
 800a6c4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a6c8:	071b      	lsls	r3, r3, #28
 800a6ca:	d41a      	bmi.n	800a702 <_scanf_chars+0x8e>
 800a6cc:	6823      	ldr	r3, [r4, #0]
 800a6ce:	06da      	lsls	r2, r3, #27
 800a6d0:	bf5e      	ittt	pl
 800a6d2:	682b      	ldrpl	r3, [r5, #0]
 800a6d4:	781b      	ldrbpl	r3, [r3, #0]
 800a6d6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a6da:	682a      	ldr	r2, [r5, #0]
 800a6dc:	686b      	ldr	r3, [r5, #4]
 800a6de:	3201      	adds	r2, #1
 800a6e0:	602a      	str	r2, [r5, #0]
 800a6e2:	68a2      	ldr	r2, [r4, #8]
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	3a01      	subs	r2, #1
 800a6e8:	606b      	str	r3, [r5, #4]
 800a6ea:	3701      	adds	r7, #1
 800a6ec:	60a2      	str	r2, [r4, #8]
 800a6ee:	b142      	cbz	r2, 800a702 <_scanf_chars+0x8e>
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	dcd7      	bgt.n	800a6a4 <_scanf_chars+0x30>
 800a6f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	4798      	blx	r3
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d0d0      	beq.n	800a6a4 <_scanf_chars+0x30>
 800a702:	6823      	ldr	r3, [r4, #0]
 800a704:	f013 0310 	ands.w	r3, r3, #16
 800a708:	d105      	bne.n	800a716 <_scanf_chars+0xa2>
 800a70a:	68e2      	ldr	r2, [r4, #12]
 800a70c:	3201      	adds	r2, #1
 800a70e:	60e2      	str	r2, [r4, #12]
 800a710:	69a2      	ldr	r2, [r4, #24]
 800a712:	b102      	cbz	r2, 800a716 <_scanf_chars+0xa2>
 800a714:	7033      	strb	r3, [r6, #0]
 800a716:	6923      	ldr	r3, [r4, #16]
 800a718:	443b      	add	r3, r7
 800a71a:	6123      	str	r3, [r4, #16]
 800a71c:	2000      	movs	r0, #0
 800a71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a722:	bf00      	nop
 800a724:	0800bed1 	.word	0x0800bed1

0800a728 <_scanf_i>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	4698      	mov	r8, r3
 800a72e:	4b74      	ldr	r3, [pc, #464]	@ (800a900 <_scanf_i+0x1d8>)
 800a730:	460c      	mov	r4, r1
 800a732:	4682      	mov	sl, r0
 800a734:	4616      	mov	r6, r2
 800a736:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a73a:	b087      	sub	sp, #28
 800a73c:	ab03      	add	r3, sp, #12
 800a73e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a742:	4b70      	ldr	r3, [pc, #448]	@ (800a904 <_scanf_i+0x1dc>)
 800a744:	69a1      	ldr	r1, [r4, #24]
 800a746:	4a70      	ldr	r2, [pc, #448]	@ (800a908 <_scanf_i+0x1e0>)
 800a748:	2903      	cmp	r1, #3
 800a74a:	bf08      	it	eq
 800a74c:	461a      	moveq	r2, r3
 800a74e:	68a3      	ldr	r3, [r4, #8]
 800a750:	9201      	str	r2, [sp, #4]
 800a752:	1e5a      	subs	r2, r3, #1
 800a754:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a758:	bf88      	it	hi
 800a75a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a75e:	4627      	mov	r7, r4
 800a760:	bf82      	ittt	hi
 800a762:	eb03 0905 	addhi.w	r9, r3, r5
 800a766:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a76a:	60a3      	strhi	r3, [r4, #8]
 800a76c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a770:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a774:	bf98      	it	ls
 800a776:	f04f 0900 	movls.w	r9, #0
 800a77a:	6023      	str	r3, [r4, #0]
 800a77c:	463d      	mov	r5, r7
 800a77e:	f04f 0b00 	mov.w	fp, #0
 800a782:	6831      	ldr	r1, [r6, #0]
 800a784:	ab03      	add	r3, sp, #12
 800a786:	7809      	ldrb	r1, [r1, #0]
 800a788:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a78c:	2202      	movs	r2, #2
 800a78e:	f7f5 fd37 	bl	8000200 <memchr>
 800a792:	b328      	cbz	r0, 800a7e0 <_scanf_i+0xb8>
 800a794:	f1bb 0f01 	cmp.w	fp, #1
 800a798:	d159      	bne.n	800a84e <_scanf_i+0x126>
 800a79a:	6862      	ldr	r2, [r4, #4]
 800a79c:	b92a      	cbnz	r2, 800a7aa <_scanf_i+0x82>
 800a79e:	6822      	ldr	r2, [r4, #0]
 800a7a0:	2108      	movs	r1, #8
 800a7a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7a6:	6061      	str	r1, [r4, #4]
 800a7a8:	6022      	str	r2, [r4, #0]
 800a7aa:	6822      	ldr	r2, [r4, #0]
 800a7ac:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a7b0:	6022      	str	r2, [r4, #0]
 800a7b2:	68a2      	ldr	r2, [r4, #8]
 800a7b4:	1e51      	subs	r1, r2, #1
 800a7b6:	60a1      	str	r1, [r4, #8]
 800a7b8:	b192      	cbz	r2, 800a7e0 <_scanf_i+0xb8>
 800a7ba:	6832      	ldr	r2, [r6, #0]
 800a7bc:	1c51      	adds	r1, r2, #1
 800a7be:	6031      	str	r1, [r6, #0]
 800a7c0:	7812      	ldrb	r2, [r2, #0]
 800a7c2:	f805 2b01 	strb.w	r2, [r5], #1
 800a7c6:	6872      	ldr	r2, [r6, #4]
 800a7c8:	3a01      	subs	r2, #1
 800a7ca:	2a00      	cmp	r2, #0
 800a7cc:	6072      	str	r2, [r6, #4]
 800a7ce:	dc07      	bgt.n	800a7e0 <_scanf_i+0xb8>
 800a7d0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	4650      	mov	r0, sl
 800a7d8:	4790      	blx	r2
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	f040 8085 	bne.w	800a8ea <_scanf_i+0x1c2>
 800a7e0:	f10b 0b01 	add.w	fp, fp, #1
 800a7e4:	f1bb 0f03 	cmp.w	fp, #3
 800a7e8:	d1cb      	bne.n	800a782 <_scanf_i+0x5a>
 800a7ea:	6863      	ldr	r3, [r4, #4]
 800a7ec:	b90b      	cbnz	r3, 800a7f2 <_scanf_i+0xca>
 800a7ee:	230a      	movs	r3, #10
 800a7f0:	6063      	str	r3, [r4, #4]
 800a7f2:	6863      	ldr	r3, [r4, #4]
 800a7f4:	4945      	ldr	r1, [pc, #276]	@ (800a90c <_scanf_i+0x1e4>)
 800a7f6:	6960      	ldr	r0, [r4, #20]
 800a7f8:	1ac9      	subs	r1, r1, r3
 800a7fa:	f000 f947 	bl	800aa8c <__sccl>
 800a7fe:	f04f 0b00 	mov.w	fp, #0
 800a802:	68a3      	ldr	r3, [r4, #8]
 800a804:	6822      	ldr	r2, [r4, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d03d      	beq.n	800a886 <_scanf_i+0x15e>
 800a80a:	6831      	ldr	r1, [r6, #0]
 800a80c:	6960      	ldr	r0, [r4, #20]
 800a80e:	f891 c000 	ldrb.w	ip, [r1]
 800a812:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a816:	2800      	cmp	r0, #0
 800a818:	d035      	beq.n	800a886 <_scanf_i+0x15e>
 800a81a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a81e:	d124      	bne.n	800a86a <_scanf_i+0x142>
 800a820:	0510      	lsls	r0, r2, #20
 800a822:	d522      	bpl.n	800a86a <_scanf_i+0x142>
 800a824:	f10b 0b01 	add.w	fp, fp, #1
 800a828:	f1b9 0f00 	cmp.w	r9, #0
 800a82c:	d003      	beq.n	800a836 <_scanf_i+0x10e>
 800a82e:	3301      	adds	r3, #1
 800a830:	f109 39ff 	add.w	r9, r9, #4294967295
 800a834:	60a3      	str	r3, [r4, #8]
 800a836:	6873      	ldr	r3, [r6, #4]
 800a838:	3b01      	subs	r3, #1
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	6073      	str	r3, [r6, #4]
 800a83e:	dd1b      	ble.n	800a878 <_scanf_i+0x150>
 800a840:	6833      	ldr	r3, [r6, #0]
 800a842:	3301      	adds	r3, #1
 800a844:	6033      	str	r3, [r6, #0]
 800a846:	68a3      	ldr	r3, [r4, #8]
 800a848:	3b01      	subs	r3, #1
 800a84a:	60a3      	str	r3, [r4, #8]
 800a84c:	e7d9      	b.n	800a802 <_scanf_i+0xda>
 800a84e:	f1bb 0f02 	cmp.w	fp, #2
 800a852:	d1ae      	bne.n	800a7b2 <_scanf_i+0x8a>
 800a854:	6822      	ldr	r2, [r4, #0]
 800a856:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a85a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a85e:	d1c4      	bne.n	800a7ea <_scanf_i+0xc2>
 800a860:	2110      	movs	r1, #16
 800a862:	6061      	str	r1, [r4, #4]
 800a864:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a868:	e7a2      	b.n	800a7b0 <_scanf_i+0x88>
 800a86a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a86e:	6022      	str	r2, [r4, #0]
 800a870:	780b      	ldrb	r3, [r1, #0]
 800a872:	f805 3b01 	strb.w	r3, [r5], #1
 800a876:	e7de      	b.n	800a836 <_scanf_i+0x10e>
 800a878:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a87c:	4631      	mov	r1, r6
 800a87e:	4650      	mov	r0, sl
 800a880:	4798      	blx	r3
 800a882:	2800      	cmp	r0, #0
 800a884:	d0df      	beq.n	800a846 <_scanf_i+0x11e>
 800a886:	6823      	ldr	r3, [r4, #0]
 800a888:	05d9      	lsls	r1, r3, #23
 800a88a:	d50d      	bpl.n	800a8a8 <_scanf_i+0x180>
 800a88c:	42bd      	cmp	r5, r7
 800a88e:	d909      	bls.n	800a8a4 <_scanf_i+0x17c>
 800a890:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a894:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a898:	4632      	mov	r2, r6
 800a89a:	4650      	mov	r0, sl
 800a89c:	4798      	blx	r3
 800a89e:	f105 39ff 	add.w	r9, r5, #4294967295
 800a8a2:	464d      	mov	r5, r9
 800a8a4:	42bd      	cmp	r5, r7
 800a8a6:	d028      	beq.n	800a8fa <_scanf_i+0x1d2>
 800a8a8:	6822      	ldr	r2, [r4, #0]
 800a8aa:	f012 0210 	ands.w	r2, r2, #16
 800a8ae:	d113      	bne.n	800a8d8 <_scanf_i+0x1b0>
 800a8b0:	702a      	strb	r2, [r5, #0]
 800a8b2:	6863      	ldr	r3, [r4, #4]
 800a8b4:	9e01      	ldr	r6, [sp, #4]
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	4650      	mov	r0, sl
 800a8ba:	47b0      	blx	r6
 800a8bc:	f8d8 3000 	ldr.w	r3, [r8]
 800a8c0:	6821      	ldr	r1, [r4, #0]
 800a8c2:	1d1a      	adds	r2, r3, #4
 800a8c4:	f8c8 2000 	str.w	r2, [r8]
 800a8c8:	f011 0f20 	tst.w	r1, #32
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	d00f      	beq.n	800a8f0 <_scanf_i+0x1c8>
 800a8d0:	6018      	str	r0, [r3, #0]
 800a8d2:	68e3      	ldr	r3, [r4, #12]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	60e3      	str	r3, [r4, #12]
 800a8d8:	6923      	ldr	r3, [r4, #16]
 800a8da:	1bed      	subs	r5, r5, r7
 800a8dc:	445d      	add	r5, fp
 800a8de:	442b      	add	r3, r5
 800a8e0:	6123      	str	r3, [r4, #16]
 800a8e2:	2000      	movs	r0, #0
 800a8e4:	b007      	add	sp, #28
 800a8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ea:	f04f 0b00 	mov.w	fp, #0
 800a8ee:	e7ca      	b.n	800a886 <_scanf_i+0x15e>
 800a8f0:	07ca      	lsls	r2, r1, #31
 800a8f2:	bf4c      	ite	mi
 800a8f4:	8018      	strhmi	r0, [r3, #0]
 800a8f6:	6018      	strpl	r0, [r3, #0]
 800a8f8:	e7eb      	b.n	800a8d2 <_scanf_i+0x1aa>
 800a8fa:	2001      	movs	r0, #1
 800a8fc:	e7f2      	b.n	800a8e4 <_scanf_i+0x1bc>
 800a8fe:	bf00      	nop
 800a900:	0800ba7c 	.word	0x0800ba7c
 800a904:	0800a021 	.word	0x0800a021
 800a908:	0800b405 	.word	0x0800b405
 800a90c:	0800bd0a 	.word	0x0800bd0a

0800a910 <__sflush_r>:
 800a910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a918:	0716      	lsls	r6, r2, #28
 800a91a:	4605      	mov	r5, r0
 800a91c:	460c      	mov	r4, r1
 800a91e:	d454      	bmi.n	800a9ca <__sflush_r+0xba>
 800a920:	684b      	ldr	r3, [r1, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	dc02      	bgt.n	800a92c <__sflush_r+0x1c>
 800a926:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a928:	2b00      	cmp	r3, #0
 800a92a:	dd48      	ble.n	800a9be <__sflush_r+0xae>
 800a92c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a92e:	2e00      	cmp	r6, #0
 800a930:	d045      	beq.n	800a9be <__sflush_r+0xae>
 800a932:	2300      	movs	r3, #0
 800a934:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a938:	682f      	ldr	r7, [r5, #0]
 800a93a:	6a21      	ldr	r1, [r4, #32]
 800a93c:	602b      	str	r3, [r5, #0]
 800a93e:	d030      	beq.n	800a9a2 <__sflush_r+0x92>
 800a940:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a942:	89a3      	ldrh	r3, [r4, #12]
 800a944:	0759      	lsls	r1, r3, #29
 800a946:	d505      	bpl.n	800a954 <__sflush_r+0x44>
 800a948:	6863      	ldr	r3, [r4, #4]
 800a94a:	1ad2      	subs	r2, r2, r3
 800a94c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a94e:	b10b      	cbz	r3, 800a954 <__sflush_r+0x44>
 800a950:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a952:	1ad2      	subs	r2, r2, r3
 800a954:	2300      	movs	r3, #0
 800a956:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a958:	6a21      	ldr	r1, [r4, #32]
 800a95a:	4628      	mov	r0, r5
 800a95c:	47b0      	blx	r6
 800a95e:	1c43      	adds	r3, r0, #1
 800a960:	89a3      	ldrh	r3, [r4, #12]
 800a962:	d106      	bne.n	800a972 <__sflush_r+0x62>
 800a964:	6829      	ldr	r1, [r5, #0]
 800a966:	291d      	cmp	r1, #29
 800a968:	d82b      	bhi.n	800a9c2 <__sflush_r+0xb2>
 800a96a:	4a2a      	ldr	r2, [pc, #168]	@ (800aa14 <__sflush_r+0x104>)
 800a96c:	40ca      	lsrs	r2, r1
 800a96e:	07d6      	lsls	r6, r2, #31
 800a970:	d527      	bpl.n	800a9c2 <__sflush_r+0xb2>
 800a972:	2200      	movs	r2, #0
 800a974:	6062      	str	r2, [r4, #4]
 800a976:	04d9      	lsls	r1, r3, #19
 800a978:	6922      	ldr	r2, [r4, #16]
 800a97a:	6022      	str	r2, [r4, #0]
 800a97c:	d504      	bpl.n	800a988 <__sflush_r+0x78>
 800a97e:	1c42      	adds	r2, r0, #1
 800a980:	d101      	bne.n	800a986 <__sflush_r+0x76>
 800a982:	682b      	ldr	r3, [r5, #0]
 800a984:	b903      	cbnz	r3, 800a988 <__sflush_r+0x78>
 800a986:	6560      	str	r0, [r4, #84]	@ 0x54
 800a988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a98a:	602f      	str	r7, [r5, #0]
 800a98c:	b1b9      	cbz	r1, 800a9be <__sflush_r+0xae>
 800a98e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a992:	4299      	cmp	r1, r3
 800a994:	d002      	beq.n	800a99c <__sflush_r+0x8c>
 800a996:	4628      	mov	r0, r5
 800a998:	f7fd ff16 	bl	80087c8 <_free_r>
 800a99c:	2300      	movs	r3, #0
 800a99e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9a0:	e00d      	b.n	800a9be <__sflush_r+0xae>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	47b0      	blx	r6
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	1c50      	adds	r0, r2, #1
 800a9ac:	d1c9      	bne.n	800a942 <__sflush_r+0x32>
 800a9ae:	682b      	ldr	r3, [r5, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d0c6      	beq.n	800a942 <__sflush_r+0x32>
 800a9b4:	2b1d      	cmp	r3, #29
 800a9b6:	d001      	beq.n	800a9bc <__sflush_r+0xac>
 800a9b8:	2b16      	cmp	r3, #22
 800a9ba:	d11e      	bne.n	800a9fa <__sflush_r+0xea>
 800a9bc:	602f      	str	r7, [r5, #0]
 800a9be:	2000      	movs	r0, #0
 800a9c0:	e022      	b.n	800aa08 <__sflush_r+0xf8>
 800a9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9c6:	b21b      	sxth	r3, r3
 800a9c8:	e01b      	b.n	800aa02 <__sflush_r+0xf2>
 800a9ca:	690f      	ldr	r7, [r1, #16]
 800a9cc:	2f00      	cmp	r7, #0
 800a9ce:	d0f6      	beq.n	800a9be <__sflush_r+0xae>
 800a9d0:	0793      	lsls	r3, r2, #30
 800a9d2:	680e      	ldr	r6, [r1, #0]
 800a9d4:	bf08      	it	eq
 800a9d6:	694b      	ldreq	r3, [r1, #20]
 800a9d8:	600f      	str	r7, [r1, #0]
 800a9da:	bf18      	it	ne
 800a9dc:	2300      	movne	r3, #0
 800a9de:	eba6 0807 	sub.w	r8, r6, r7
 800a9e2:	608b      	str	r3, [r1, #8]
 800a9e4:	f1b8 0f00 	cmp.w	r8, #0
 800a9e8:	dde9      	ble.n	800a9be <__sflush_r+0xae>
 800a9ea:	6a21      	ldr	r1, [r4, #32]
 800a9ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a9ee:	4643      	mov	r3, r8
 800a9f0:	463a      	mov	r2, r7
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	47b0      	blx	r6
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	dc08      	bgt.n	800aa0c <__sflush_r+0xfc>
 800a9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa02:	81a3      	strh	r3, [r4, #12]
 800aa04:	f04f 30ff 	mov.w	r0, #4294967295
 800aa08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa0c:	4407      	add	r7, r0
 800aa0e:	eba8 0800 	sub.w	r8, r8, r0
 800aa12:	e7e7      	b.n	800a9e4 <__sflush_r+0xd4>
 800aa14:	20400001 	.word	0x20400001

0800aa18 <_fflush_r>:
 800aa18:	b538      	push	{r3, r4, r5, lr}
 800aa1a:	690b      	ldr	r3, [r1, #16]
 800aa1c:	4605      	mov	r5, r0
 800aa1e:	460c      	mov	r4, r1
 800aa20:	b913      	cbnz	r3, 800aa28 <_fflush_r+0x10>
 800aa22:	2500      	movs	r5, #0
 800aa24:	4628      	mov	r0, r5
 800aa26:	bd38      	pop	{r3, r4, r5, pc}
 800aa28:	b118      	cbz	r0, 800aa32 <_fflush_r+0x1a>
 800aa2a:	6a03      	ldr	r3, [r0, #32]
 800aa2c:	b90b      	cbnz	r3, 800aa32 <_fflush_r+0x1a>
 800aa2e:	f7fc fe5d 	bl	80076ec <__sinit>
 800aa32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d0f3      	beq.n	800aa22 <_fflush_r+0xa>
 800aa3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aa3c:	07d0      	lsls	r0, r2, #31
 800aa3e:	d404      	bmi.n	800aa4a <_fflush_r+0x32>
 800aa40:	0599      	lsls	r1, r3, #22
 800aa42:	d402      	bmi.n	800aa4a <_fflush_r+0x32>
 800aa44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa46:	f7fd f830 	bl	8007aaa <__retarget_lock_acquire_recursive>
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	f7ff ff5f 	bl	800a910 <__sflush_r>
 800aa52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa54:	07da      	lsls	r2, r3, #31
 800aa56:	4605      	mov	r5, r0
 800aa58:	d4e4      	bmi.n	800aa24 <_fflush_r+0xc>
 800aa5a:	89a3      	ldrh	r3, [r4, #12]
 800aa5c:	059b      	lsls	r3, r3, #22
 800aa5e:	d4e1      	bmi.n	800aa24 <_fflush_r+0xc>
 800aa60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa62:	f7fd f823 	bl	8007aac <__retarget_lock_release_recursive>
 800aa66:	e7dd      	b.n	800aa24 <_fflush_r+0xc>

0800aa68 <fiprintf>:
 800aa68:	b40e      	push	{r1, r2, r3}
 800aa6a:	b503      	push	{r0, r1, lr}
 800aa6c:	4601      	mov	r1, r0
 800aa6e:	ab03      	add	r3, sp, #12
 800aa70:	4805      	ldr	r0, [pc, #20]	@ (800aa88 <fiprintf+0x20>)
 800aa72:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa76:	6800      	ldr	r0, [r0, #0]
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	f000 fcfb 	bl	800b474 <_vfiprintf_r>
 800aa7e:	b002      	add	sp, #8
 800aa80:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa84:	b003      	add	sp, #12
 800aa86:	4770      	bx	lr
 800aa88:	20000030 	.word	0x20000030

0800aa8c <__sccl>:
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	780b      	ldrb	r3, [r1, #0]
 800aa90:	4604      	mov	r4, r0
 800aa92:	2b5e      	cmp	r3, #94	@ 0x5e
 800aa94:	bf0b      	itete	eq
 800aa96:	784b      	ldrbeq	r3, [r1, #1]
 800aa98:	1c4a      	addne	r2, r1, #1
 800aa9a:	1c8a      	addeq	r2, r1, #2
 800aa9c:	2100      	movne	r1, #0
 800aa9e:	bf08      	it	eq
 800aaa0:	2101      	moveq	r1, #1
 800aaa2:	3801      	subs	r0, #1
 800aaa4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800aaa8:	f800 1f01 	strb.w	r1, [r0, #1]!
 800aaac:	42a8      	cmp	r0, r5
 800aaae:	d1fb      	bne.n	800aaa8 <__sccl+0x1c>
 800aab0:	b90b      	cbnz	r3, 800aab6 <__sccl+0x2a>
 800aab2:	1e50      	subs	r0, r2, #1
 800aab4:	bd70      	pop	{r4, r5, r6, pc}
 800aab6:	f081 0101 	eor.w	r1, r1, #1
 800aaba:	54e1      	strb	r1, [r4, r3]
 800aabc:	4610      	mov	r0, r2
 800aabe:	4602      	mov	r2, r0
 800aac0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800aac4:	2d2d      	cmp	r5, #45	@ 0x2d
 800aac6:	d005      	beq.n	800aad4 <__sccl+0x48>
 800aac8:	2d5d      	cmp	r5, #93	@ 0x5d
 800aaca:	d016      	beq.n	800aafa <__sccl+0x6e>
 800aacc:	2d00      	cmp	r5, #0
 800aace:	d0f1      	beq.n	800aab4 <__sccl+0x28>
 800aad0:	462b      	mov	r3, r5
 800aad2:	e7f2      	b.n	800aaba <__sccl+0x2e>
 800aad4:	7846      	ldrb	r6, [r0, #1]
 800aad6:	2e5d      	cmp	r6, #93	@ 0x5d
 800aad8:	d0fa      	beq.n	800aad0 <__sccl+0x44>
 800aada:	42b3      	cmp	r3, r6
 800aadc:	dcf8      	bgt.n	800aad0 <__sccl+0x44>
 800aade:	3002      	adds	r0, #2
 800aae0:	461a      	mov	r2, r3
 800aae2:	3201      	adds	r2, #1
 800aae4:	4296      	cmp	r6, r2
 800aae6:	54a1      	strb	r1, [r4, r2]
 800aae8:	dcfb      	bgt.n	800aae2 <__sccl+0x56>
 800aaea:	1af2      	subs	r2, r6, r3
 800aaec:	3a01      	subs	r2, #1
 800aaee:	1c5d      	adds	r5, r3, #1
 800aaf0:	42b3      	cmp	r3, r6
 800aaf2:	bfa8      	it	ge
 800aaf4:	2200      	movge	r2, #0
 800aaf6:	18ab      	adds	r3, r5, r2
 800aaf8:	e7e1      	b.n	800aabe <__sccl+0x32>
 800aafa:	4610      	mov	r0, r2
 800aafc:	e7da      	b.n	800aab4 <__sccl+0x28>

0800aafe <__submore>:
 800aafe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab02:	460c      	mov	r4, r1
 800ab04:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ab06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab0a:	4299      	cmp	r1, r3
 800ab0c:	d11d      	bne.n	800ab4a <__submore+0x4c>
 800ab0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ab12:	f7fd fecd 	bl	80088b0 <_malloc_r>
 800ab16:	b918      	cbnz	r0, 800ab20 <__submore+0x22>
 800ab18:	f04f 30ff 	mov.w	r0, #4294967295
 800ab1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab24:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ab26:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ab2a:	6360      	str	r0, [r4, #52]	@ 0x34
 800ab2c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ab30:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ab34:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ab38:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ab3c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ab40:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ab44:	6020      	str	r0, [r4, #0]
 800ab46:	2000      	movs	r0, #0
 800ab48:	e7e8      	b.n	800ab1c <__submore+0x1e>
 800ab4a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ab4c:	0077      	lsls	r7, r6, #1
 800ab4e:	463a      	mov	r2, r7
 800ab50:	f000 fbbb 	bl	800b2ca <_realloc_r>
 800ab54:	4605      	mov	r5, r0
 800ab56:	2800      	cmp	r0, #0
 800ab58:	d0de      	beq.n	800ab18 <__submore+0x1a>
 800ab5a:	eb00 0806 	add.w	r8, r0, r6
 800ab5e:	4601      	mov	r1, r0
 800ab60:	4632      	mov	r2, r6
 800ab62:	4640      	mov	r0, r8
 800ab64:	f7fc ffa3 	bl	8007aae <memcpy>
 800ab68:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ab6c:	f8c4 8000 	str.w	r8, [r4]
 800ab70:	e7e9      	b.n	800ab46 <__submore+0x48>

0800ab72 <memmove>:
 800ab72:	4288      	cmp	r0, r1
 800ab74:	b510      	push	{r4, lr}
 800ab76:	eb01 0402 	add.w	r4, r1, r2
 800ab7a:	d902      	bls.n	800ab82 <memmove+0x10>
 800ab7c:	4284      	cmp	r4, r0
 800ab7e:	4623      	mov	r3, r4
 800ab80:	d807      	bhi.n	800ab92 <memmove+0x20>
 800ab82:	1e43      	subs	r3, r0, #1
 800ab84:	42a1      	cmp	r1, r4
 800ab86:	d008      	beq.n	800ab9a <memmove+0x28>
 800ab88:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab8c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab90:	e7f8      	b.n	800ab84 <memmove+0x12>
 800ab92:	4402      	add	r2, r0
 800ab94:	4601      	mov	r1, r0
 800ab96:	428a      	cmp	r2, r1
 800ab98:	d100      	bne.n	800ab9c <memmove+0x2a>
 800ab9a:	bd10      	pop	{r4, pc}
 800ab9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aba0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aba4:	e7f7      	b.n	800ab96 <memmove+0x24>

0800aba6 <strncmp>:
 800aba6:	b510      	push	{r4, lr}
 800aba8:	b16a      	cbz	r2, 800abc6 <strncmp+0x20>
 800abaa:	3901      	subs	r1, #1
 800abac:	1884      	adds	r4, r0, r2
 800abae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abb2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d103      	bne.n	800abc2 <strncmp+0x1c>
 800abba:	42a0      	cmp	r0, r4
 800abbc:	d001      	beq.n	800abc2 <strncmp+0x1c>
 800abbe:	2a00      	cmp	r2, #0
 800abc0:	d1f5      	bne.n	800abae <strncmp+0x8>
 800abc2:	1ad0      	subs	r0, r2, r3
 800abc4:	bd10      	pop	{r4, pc}
 800abc6:	4610      	mov	r0, r2
 800abc8:	e7fc      	b.n	800abc4 <strncmp+0x1e>
	...

0800abcc <_sbrk_r>:
 800abcc:	b538      	push	{r3, r4, r5, lr}
 800abce:	4d06      	ldr	r5, [pc, #24]	@ (800abe8 <_sbrk_r+0x1c>)
 800abd0:	2300      	movs	r3, #0
 800abd2:	4604      	mov	r4, r0
 800abd4:	4608      	mov	r0, r1
 800abd6:	602b      	str	r3, [r5, #0]
 800abd8:	f7f7 fd5e 	bl	8002698 <_sbrk>
 800abdc:	1c43      	adds	r3, r0, #1
 800abde:	d102      	bne.n	800abe6 <_sbrk_r+0x1a>
 800abe0:	682b      	ldr	r3, [r5, #0]
 800abe2:	b103      	cbz	r3, 800abe6 <_sbrk_r+0x1a>
 800abe4:	6023      	str	r3, [r4, #0]
 800abe6:	bd38      	pop	{r3, r4, r5, pc}
 800abe8:	20000c58 	.word	0x20000c58
 800abec:	00000000 	.word	0x00000000

0800abf0 <nan>:
 800abf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800abf8 <nan+0x8>
 800abf4:	4770      	bx	lr
 800abf6:	bf00      	nop
 800abf8:	00000000 	.word	0x00000000
 800abfc:	7ff80000 	.word	0x7ff80000

0800ac00 <abort>:
 800ac00:	b508      	push	{r3, lr}
 800ac02:	2006      	movs	r0, #6
 800ac04:	f000 fe0a 	bl	800b81c <raise>
 800ac08:	2001      	movs	r0, #1
 800ac0a:	f7f7 fccd 	bl	80025a8 <_exit>

0800ac0e <_calloc_r>:
 800ac0e:	b570      	push	{r4, r5, r6, lr}
 800ac10:	fba1 5402 	umull	r5, r4, r1, r2
 800ac14:	b934      	cbnz	r4, 800ac24 <_calloc_r+0x16>
 800ac16:	4629      	mov	r1, r5
 800ac18:	f7fd fe4a 	bl	80088b0 <_malloc_r>
 800ac1c:	4606      	mov	r6, r0
 800ac1e:	b928      	cbnz	r0, 800ac2c <_calloc_r+0x1e>
 800ac20:	4630      	mov	r0, r6
 800ac22:	bd70      	pop	{r4, r5, r6, pc}
 800ac24:	220c      	movs	r2, #12
 800ac26:	6002      	str	r2, [r0, #0]
 800ac28:	2600      	movs	r6, #0
 800ac2a:	e7f9      	b.n	800ac20 <_calloc_r+0x12>
 800ac2c:	462a      	mov	r2, r5
 800ac2e:	4621      	mov	r1, r4
 800ac30:	f7fc fe62 	bl	80078f8 <memset>
 800ac34:	e7f4      	b.n	800ac20 <_calloc_r+0x12>

0800ac36 <rshift>:
 800ac36:	6903      	ldr	r3, [r0, #16]
 800ac38:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ac3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac40:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ac44:	f100 0414 	add.w	r4, r0, #20
 800ac48:	dd45      	ble.n	800acd6 <rshift+0xa0>
 800ac4a:	f011 011f 	ands.w	r1, r1, #31
 800ac4e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ac52:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ac56:	d10c      	bne.n	800ac72 <rshift+0x3c>
 800ac58:	f100 0710 	add.w	r7, r0, #16
 800ac5c:	4629      	mov	r1, r5
 800ac5e:	42b1      	cmp	r1, r6
 800ac60:	d334      	bcc.n	800accc <rshift+0x96>
 800ac62:	1a9b      	subs	r3, r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	1eea      	subs	r2, r5, #3
 800ac68:	4296      	cmp	r6, r2
 800ac6a:	bf38      	it	cc
 800ac6c:	2300      	movcc	r3, #0
 800ac6e:	4423      	add	r3, r4
 800ac70:	e015      	b.n	800ac9e <rshift+0x68>
 800ac72:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ac76:	f1c1 0820 	rsb	r8, r1, #32
 800ac7a:	40cf      	lsrs	r7, r1
 800ac7c:	f105 0e04 	add.w	lr, r5, #4
 800ac80:	46a1      	mov	r9, r4
 800ac82:	4576      	cmp	r6, lr
 800ac84:	46f4      	mov	ip, lr
 800ac86:	d815      	bhi.n	800acb4 <rshift+0x7e>
 800ac88:	1a9a      	subs	r2, r3, r2
 800ac8a:	0092      	lsls	r2, r2, #2
 800ac8c:	3a04      	subs	r2, #4
 800ac8e:	3501      	adds	r5, #1
 800ac90:	42ae      	cmp	r6, r5
 800ac92:	bf38      	it	cc
 800ac94:	2200      	movcc	r2, #0
 800ac96:	18a3      	adds	r3, r4, r2
 800ac98:	50a7      	str	r7, [r4, r2]
 800ac9a:	b107      	cbz	r7, 800ac9e <rshift+0x68>
 800ac9c:	3304      	adds	r3, #4
 800ac9e:	1b1a      	subs	r2, r3, r4
 800aca0:	42a3      	cmp	r3, r4
 800aca2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aca6:	bf08      	it	eq
 800aca8:	2300      	moveq	r3, #0
 800acaa:	6102      	str	r2, [r0, #16]
 800acac:	bf08      	it	eq
 800acae:	6143      	streq	r3, [r0, #20]
 800acb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acb4:	f8dc c000 	ldr.w	ip, [ip]
 800acb8:	fa0c fc08 	lsl.w	ip, ip, r8
 800acbc:	ea4c 0707 	orr.w	r7, ip, r7
 800acc0:	f849 7b04 	str.w	r7, [r9], #4
 800acc4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800acc8:	40cf      	lsrs	r7, r1
 800acca:	e7da      	b.n	800ac82 <rshift+0x4c>
 800accc:	f851 cb04 	ldr.w	ip, [r1], #4
 800acd0:	f847 cf04 	str.w	ip, [r7, #4]!
 800acd4:	e7c3      	b.n	800ac5e <rshift+0x28>
 800acd6:	4623      	mov	r3, r4
 800acd8:	e7e1      	b.n	800ac9e <rshift+0x68>

0800acda <__hexdig_fun>:
 800acda:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800acde:	2b09      	cmp	r3, #9
 800ace0:	d802      	bhi.n	800ace8 <__hexdig_fun+0xe>
 800ace2:	3820      	subs	r0, #32
 800ace4:	b2c0      	uxtb	r0, r0
 800ace6:	4770      	bx	lr
 800ace8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800acec:	2b05      	cmp	r3, #5
 800acee:	d801      	bhi.n	800acf4 <__hexdig_fun+0x1a>
 800acf0:	3847      	subs	r0, #71	@ 0x47
 800acf2:	e7f7      	b.n	800ace4 <__hexdig_fun+0xa>
 800acf4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800acf8:	2b05      	cmp	r3, #5
 800acfa:	d801      	bhi.n	800ad00 <__hexdig_fun+0x26>
 800acfc:	3827      	subs	r0, #39	@ 0x27
 800acfe:	e7f1      	b.n	800ace4 <__hexdig_fun+0xa>
 800ad00:	2000      	movs	r0, #0
 800ad02:	4770      	bx	lr

0800ad04 <__gethex>:
 800ad04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad08:	b085      	sub	sp, #20
 800ad0a:	468a      	mov	sl, r1
 800ad0c:	9302      	str	r3, [sp, #8]
 800ad0e:	680b      	ldr	r3, [r1, #0]
 800ad10:	9001      	str	r0, [sp, #4]
 800ad12:	4690      	mov	r8, r2
 800ad14:	1c9c      	adds	r4, r3, #2
 800ad16:	46a1      	mov	r9, r4
 800ad18:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ad1c:	2830      	cmp	r0, #48	@ 0x30
 800ad1e:	d0fa      	beq.n	800ad16 <__gethex+0x12>
 800ad20:	eba9 0303 	sub.w	r3, r9, r3
 800ad24:	f1a3 0b02 	sub.w	fp, r3, #2
 800ad28:	f7ff ffd7 	bl	800acda <__hexdig_fun>
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d168      	bne.n	800ae04 <__gethex+0x100>
 800ad32:	49a0      	ldr	r1, [pc, #640]	@ (800afb4 <__gethex+0x2b0>)
 800ad34:	2201      	movs	r2, #1
 800ad36:	4648      	mov	r0, r9
 800ad38:	f7ff ff35 	bl	800aba6 <strncmp>
 800ad3c:	4607      	mov	r7, r0
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d167      	bne.n	800ae12 <__gethex+0x10e>
 800ad42:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ad46:	4626      	mov	r6, r4
 800ad48:	f7ff ffc7 	bl	800acda <__hexdig_fun>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d062      	beq.n	800ae16 <__gethex+0x112>
 800ad50:	4623      	mov	r3, r4
 800ad52:	7818      	ldrb	r0, [r3, #0]
 800ad54:	2830      	cmp	r0, #48	@ 0x30
 800ad56:	4699      	mov	r9, r3
 800ad58:	f103 0301 	add.w	r3, r3, #1
 800ad5c:	d0f9      	beq.n	800ad52 <__gethex+0x4e>
 800ad5e:	f7ff ffbc 	bl	800acda <__hexdig_fun>
 800ad62:	fab0 f580 	clz	r5, r0
 800ad66:	096d      	lsrs	r5, r5, #5
 800ad68:	f04f 0b01 	mov.w	fp, #1
 800ad6c:	464a      	mov	r2, r9
 800ad6e:	4616      	mov	r6, r2
 800ad70:	3201      	adds	r2, #1
 800ad72:	7830      	ldrb	r0, [r6, #0]
 800ad74:	f7ff ffb1 	bl	800acda <__hexdig_fun>
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	d1f8      	bne.n	800ad6e <__gethex+0x6a>
 800ad7c:	498d      	ldr	r1, [pc, #564]	@ (800afb4 <__gethex+0x2b0>)
 800ad7e:	2201      	movs	r2, #1
 800ad80:	4630      	mov	r0, r6
 800ad82:	f7ff ff10 	bl	800aba6 <strncmp>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d13f      	bne.n	800ae0a <__gethex+0x106>
 800ad8a:	b944      	cbnz	r4, 800ad9e <__gethex+0x9a>
 800ad8c:	1c74      	adds	r4, r6, #1
 800ad8e:	4622      	mov	r2, r4
 800ad90:	4616      	mov	r6, r2
 800ad92:	3201      	adds	r2, #1
 800ad94:	7830      	ldrb	r0, [r6, #0]
 800ad96:	f7ff ffa0 	bl	800acda <__hexdig_fun>
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	d1f8      	bne.n	800ad90 <__gethex+0x8c>
 800ad9e:	1ba4      	subs	r4, r4, r6
 800ada0:	00a7      	lsls	r7, r4, #2
 800ada2:	7833      	ldrb	r3, [r6, #0]
 800ada4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ada8:	2b50      	cmp	r3, #80	@ 0x50
 800adaa:	d13e      	bne.n	800ae2a <__gethex+0x126>
 800adac:	7873      	ldrb	r3, [r6, #1]
 800adae:	2b2b      	cmp	r3, #43	@ 0x2b
 800adb0:	d033      	beq.n	800ae1a <__gethex+0x116>
 800adb2:	2b2d      	cmp	r3, #45	@ 0x2d
 800adb4:	d034      	beq.n	800ae20 <__gethex+0x11c>
 800adb6:	1c71      	adds	r1, r6, #1
 800adb8:	2400      	movs	r4, #0
 800adba:	7808      	ldrb	r0, [r1, #0]
 800adbc:	f7ff ff8d 	bl	800acda <__hexdig_fun>
 800adc0:	1e43      	subs	r3, r0, #1
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	2b18      	cmp	r3, #24
 800adc6:	d830      	bhi.n	800ae2a <__gethex+0x126>
 800adc8:	f1a0 0210 	sub.w	r2, r0, #16
 800adcc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800add0:	f7ff ff83 	bl	800acda <__hexdig_fun>
 800add4:	f100 3cff 	add.w	ip, r0, #4294967295
 800add8:	fa5f fc8c 	uxtb.w	ip, ip
 800addc:	f1bc 0f18 	cmp.w	ip, #24
 800ade0:	f04f 030a 	mov.w	r3, #10
 800ade4:	d91e      	bls.n	800ae24 <__gethex+0x120>
 800ade6:	b104      	cbz	r4, 800adea <__gethex+0xe6>
 800ade8:	4252      	negs	r2, r2
 800adea:	4417      	add	r7, r2
 800adec:	f8ca 1000 	str.w	r1, [sl]
 800adf0:	b1ed      	cbz	r5, 800ae2e <__gethex+0x12a>
 800adf2:	f1bb 0f00 	cmp.w	fp, #0
 800adf6:	bf0c      	ite	eq
 800adf8:	2506      	moveq	r5, #6
 800adfa:	2500      	movne	r5, #0
 800adfc:	4628      	mov	r0, r5
 800adfe:	b005      	add	sp, #20
 800ae00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae04:	2500      	movs	r5, #0
 800ae06:	462c      	mov	r4, r5
 800ae08:	e7b0      	b.n	800ad6c <__gethex+0x68>
 800ae0a:	2c00      	cmp	r4, #0
 800ae0c:	d1c7      	bne.n	800ad9e <__gethex+0x9a>
 800ae0e:	4627      	mov	r7, r4
 800ae10:	e7c7      	b.n	800ada2 <__gethex+0x9e>
 800ae12:	464e      	mov	r6, r9
 800ae14:	462f      	mov	r7, r5
 800ae16:	2501      	movs	r5, #1
 800ae18:	e7c3      	b.n	800ada2 <__gethex+0x9e>
 800ae1a:	2400      	movs	r4, #0
 800ae1c:	1cb1      	adds	r1, r6, #2
 800ae1e:	e7cc      	b.n	800adba <__gethex+0xb6>
 800ae20:	2401      	movs	r4, #1
 800ae22:	e7fb      	b.n	800ae1c <__gethex+0x118>
 800ae24:	fb03 0002 	mla	r0, r3, r2, r0
 800ae28:	e7ce      	b.n	800adc8 <__gethex+0xc4>
 800ae2a:	4631      	mov	r1, r6
 800ae2c:	e7de      	b.n	800adec <__gethex+0xe8>
 800ae2e:	eba6 0309 	sub.w	r3, r6, r9
 800ae32:	3b01      	subs	r3, #1
 800ae34:	4629      	mov	r1, r5
 800ae36:	2b07      	cmp	r3, #7
 800ae38:	dc0a      	bgt.n	800ae50 <__gethex+0x14c>
 800ae3a:	9801      	ldr	r0, [sp, #4]
 800ae3c:	f7fd fdc4 	bl	80089c8 <_Balloc>
 800ae40:	4604      	mov	r4, r0
 800ae42:	b940      	cbnz	r0, 800ae56 <__gethex+0x152>
 800ae44:	4b5c      	ldr	r3, [pc, #368]	@ (800afb8 <__gethex+0x2b4>)
 800ae46:	4602      	mov	r2, r0
 800ae48:	21e4      	movs	r1, #228	@ 0xe4
 800ae4a:	485c      	ldr	r0, [pc, #368]	@ (800afbc <__gethex+0x2b8>)
 800ae4c:	f7fc fe44 	bl	8007ad8 <__assert_func>
 800ae50:	3101      	adds	r1, #1
 800ae52:	105b      	asrs	r3, r3, #1
 800ae54:	e7ef      	b.n	800ae36 <__gethex+0x132>
 800ae56:	f100 0a14 	add.w	sl, r0, #20
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	4655      	mov	r5, sl
 800ae5e:	469b      	mov	fp, r3
 800ae60:	45b1      	cmp	r9, r6
 800ae62:	d337      	bcc.n	800aed4 <__gethex+0x1d0>
 800ae64:	f845 bb04 	str.w	fp, [r5], #4
 800ae68:	eba5 050a 	sub.w	r5, r5, sl
 800ae6c:	10ad      	asrs	r5, r5, #2
 800ae6e:	6125      	str	r5, [r4, #16]
 800ae70:	4658      	mov	r0, fp
 800ae72:	f7fd fe9b 	bl	8008bac <__hi0bits>
 800ae76:	016d      	lsls	r5, r5, #5
 800ae78:	f8d8 6000 	ldr.w	r6, [r8]
 800ae7c:	1a2d      	subs	r5, r5, r0
 800ae7e:	42b5      	cmp	r5, r6
 800ae80:	dd54      	ble.n	800af2c <__gethex+0x228>
 800ae82:	1bad      	subs	r5, r5, r6
 800ae84:	4629      	mov	r1, r5
 800ae86:	4620      	mov	r0, r4
 800ae88:	f7fe fa27 	bl	80092da <__any_on>
 800ae8c:	4681      	mov	r9, r0
 800ae8e:	b178      	cbz	r0, 800aeb0 <__gethex+0x1ac>
 800ae90:	1e6b      	subs	r3, r5, #1
 800ae92:	1159      	asrs	r1, r3, #5
 800ae94:	f003 021f 	and.w	r2, r3, #31
 800ae98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ae9c:	f04f 0901 	mov.w	r9, #1
 800aea0:	fa09 f202 	lsl.w	r2, r9, r2
 800aea4:	420a      	tst	r2, r1
 800aea6:	d003      	beq.n	800aeb0 <__gethex+0x1ac>
 800aea8:	454b      	cmp	r3, r9
 800aeaa:	dc36      	bgt.n	800af1a <__gethex+0x216>
 800aeac:	f04f 0902 	mov.w	r9, #2
 800aeb0:	4629      	mov	r1, r5
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f7ff febf 	bl	800ac36 <rshift>
 800aeb8:	442f      	add	r7, r5
 800aeba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aebe:	42bb      	cmp	r3, r7
 800aec0:	da42      	bge.n	800af48 <__gethex+0x244>
 800aec2:	9801      	ldr	r0, [sp, #4]
 800aec4:	4621      	mov	r1, r4
 800aec6:	f7fd fdbf 	bl	8008a48 <_Bfree>
 800aeca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aecc:	2300      	movs	r3, #0
 800aece:	6013      	str	r3, [r2, #0]
 800aed0:	25a3      	movs	r5, #163	@ 0xa3
 800aed2:	e793      	b.n	800adfc <__gethex+0xf8>
 800aed4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800aed8:	2a2e      	cmp	r2, #46	@ 0x2e
 800aeda:	d012      	beq.n	800af02 <__gethex+0x1fe>
 800aedc:	2b20      	cmp	r3, #32
 800aede:	d104      	bne.n	800aeea <__gethex+0x1e6>
 800aee0:	f845 bb04 	str.w	fp, [r5], #4
 800aee4:	f04f 0b00 	mov.w	fp, #0
 800aee8:	465b      	mov	r3, fp
 800aeea:	7830      	ldrb	r0, [r6, #0]
 800aeec:	9303      	str	r3, [sp, #12]
 800aeee:	f7ff fef4 	bl	800acda <__hexdig_fun>
 800aef2:	9b03      	ldr	r3, [sp, #12]
 800aef4:	f000 000f 	and.w	r0, r0, #15
 800aef8:	4098      	lsls	r0, r3
 800aefa:	ea4b 0b00 	orr.w	fp, fp, r0
 800aefe:	3304      	adds	r3, #4
 800af00:	e7ae      	b.n	800ae60 <__gethex+0x15c>
 800af02:	45b1      	cmp	r9, r6
 800af04:	d8ea      	bhi.n	800aedc <__gethex+0x1d8>
 800af06:	492b      	ldr	r1, [pc, #172]	@ (800afb4 <__gethex+0x2b0>)
 800af08:	9303      	str	r3, [sp, #12]
 800af0a:	2201      	movs	r2, #1
 800af0c:	4630      	mov	r0, r6
 800af0e:	f7ff fe4a 	bl	800aba6 <strncmp>
 800af12:	9b03      	ldr	r3, [sp, #12]
 800af14:	2800      	cmp	r0, #0
 800af16:	d1e1      	bne.n	800aedc <__gethex+0x1d8>
 800af18:	e7a2      	b.n	800ae60 <__gethex+0x15c>
 800af1a:	1ea9      	subs	r1, r5, #2
 800af1c:	4620      	mov	r0, r4
 800af1e:	f7fe f9dc 	bl	80092da <__any_on>
 800af22:	2800      	cmp	r0, #0
 800af24:	d0c2      	beq.n	800aeac <__gethex+0x1a8>
 800af26:	f04f 0903 	mov.w	r9, #3
 800af2a:	e7c1      	b.n	800aeb0 <__gethex+0x1ac>
 800af2c:	da09      	bge.n	800af42 <__gethex+0x23e>
 800af2e:	1b75      	subs	r5, r6, r5
 800af30:	4621      	mov	r1, r4
 800af32:	9801      	ldr	r0, [sp, #4]
 800af34:	462a      	mov	r2, r5
 800af36:	f7fd ff97 	bl	8008e68 <__lshift>
 800af3a:	1b7f      	subs	r7, r7, r5
 800af3c:	4604      	mov	r4, r0
 800af3e:	f100 0a14 	add.w	sl, r0, #20
 800af42:	f04f 0900 	mov.w	r9, #0
 800af46:	e7b8      	b.n	800aeba <__gethex+0x1b6>
 800af48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800af4c:	42bd      	cmp	r5, r7
 800af4e:	dd6f      	ble.n	800b030 <__gethex+0x32c>
 800af50:	1bed      	subs	r5, r5, r7
 800af52:	42ae      	cmp	r6, r5
 800af54:	dc34      	bgt.n	800afc0 <__gethex+0x2bc>
 800af56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af5a:	2b02      	cmp	r3, #2
 800af5c:	d022      	beq.n	800afa4 <__gethex+0x2a0>
 800af5e:	2b03      	cmp	r3, #3
 800af60:	d024      	beq.n	800afac <__gethex+0x2a8>
 800af62:	2b01      	cmp	r3, #1
 800af64:	d115      	bne.n	800af92 <__gethex+0x28e>
 800af66:	42ae      	cmp	r6, r5
 800af68:	d113      	bne.n	800af92 <__gethex+0x28e>
 800af6a:	2e01      	cmp	r6, #1
 800af6c:	d10b      	bne.n	800af86 <__gethex+0x282>
 800af6e:	9a02      	ldr	r2, [sp, #8]
 800af70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	2301      	movs	r3, #1
 800af78:	6123      	str	r3, [r4, #16]
 800af7a:	f8ca 3000 	str.w	r3, [sl]
 800af7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af80:	2562      	movs	r5, #98	@ 0x62
 800af82:	601c      	str	r4, [r3, #0]
 800af84:	e73a      	b.n	800adfc <__gethex+0xf8>
 800af86:	1e71      	subs	r1, r6, #1
 800af88:	4620      	mov	r0, r4
 800af8a:	f7fe f9a6 	bl	80092da <__any_on>
 800af8e:	2800      	cmp	r0, #0
 800af90:	d1ed      	bne.n	800af6e <__gethex+0x26a>
 800af92:	9801      	ldr	r0, [sp, #4]
 800af94:	4621      	mov	r1, r4
 800af96:	f7fd fd57 	bl	8008a48 <_Bfree>
 800af9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af9c:	2300      	movs	r3, #0
 800af9e:	6013      	str	r3, [r2, #0]
 800afa0:	2550      	movs	r5, #80	@ 0x50
 800afa2:	e72b      	b.n	800adfc <__gethex+0xf8>
 800afa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d1f3      	bne.n	800af92 <__gethex+0x28e>
 800afaa:	e7e0      	b.n	800af6e <__gethex+0x26a>
 800afac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1dd      	bne.n	800af6e <__gethex+0x26a>
 800afb2:	e7ee      	b.n	800af92 <__gethex+0x28e>
 800afb4:	0800bce7 	.word	0x0800bce7
 800afb8:	0800bc7d 	.word	0x0800bc7d
 800afbc:	0800bd1d 	.word	0x0800bd1d
 800afc0:	1e6f      	subs	r7, r5, #1
 800afc2:	f1b9 0f00 	cmp.w	r9, #0
 800afc6:	d130      	bne.n	800b02a <__gethex+0x326>
 800afc8:	b127      	cbz	r7, 800afd4 <__gethex+0x2d0>
 800afca:	4639      	mov	r1, r7
 800afcc:	4620      	mov	r0, r4
 800afce:	f7fe f984 	bl	80092da <__any_on>
 800afd2:	4681      	mov	r9, r0
 800afd4:	117a      	asrs	r2, r7, #5
 800afd6:	2301      	movs	r3, #1
 800afd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800afdc:	f007 071f 	and.w	r7, r7, #31
 800afe0:	40bb      	lsls	r3, r7
 800afe2:	4213      	tst	r3, r2
 800afe4:	4629      	mov	r1, r5
 800afe6:	4620      	mov	r0, r4
 800afe8:	bf18      	it	ne
 800afea:	f049 0902 	orrne.w	r9, r9, #2
 800afee:	f7ff fe22 	bl	800ac36 <rshift>
 800aff2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aff6:	1b76      	subs	r6, r6, r5
 800aff8:	2502      	movs	r5, #2
 800affa:	f1b9 0f00 	cmp.w	r9, #0
 800affe:	d047      	beq.n	800b090 <__gethex+0x38c>
 800b000:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b004:	2b02      	cmp	r3, #2
 800b006:	d015      	beq.n	800b034 <__gethex+0x330>
 800b008:	2b03      	cmp	r3, #3
 800b00a:	d017      	beq.n	800b03c <__gethex+0x338>
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d109      	bne.n	800b024 <__gethex+0x320>
 800b010:	f019 0f02 	tst.w	r9, #2
 800b014:	d006      	beq.n	800b024 <__gethex+0x320>
 800b016:	f8da 3000 	ldr.w	r3, [sl]
 800b01a:	ea49 0903 	orr.w	r9, r9, r3
 800b01e:	f019 0f01 	tst.w	r9, #1
 800b022:	d10e      	bne.n	800b042 <__gethex+0x33e>
 800b024:	f045 0510 	orr.w	r5, r5, #16
 800b028:	e032      	b.n	800b090 <__gethex+0x38c>
 800b02a:	f04f 0901 	mov.w	r9, #1
 800b02e:	e7d1      	b.n	800afd4 <__gethex+0x2d0>
 800b030:	2501      	movs	r5, #1
 800b032:	e7e2      	b.n	800affa <__gethex+0x2f6>
 800b034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b036:	f1c3 0301 	rsb	r3, r3, #1
 800b03a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d0f0      	beq.n	800b024 <__gethex+0x320>
 800b042:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b046:	f104 0314 	add.w	r3, r4, #20
 800b04a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b04e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b052:	f04f 0c00 	mov.w	ip, #0
 800b056:	4618      	mov	r0, r3
 800b058:	f853 2b04 	ldr.w	r2, [r3], #4
 800b05c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b060:	d01b      	beq.n	800b09a <__gethex+0x396>
 800b062:	3201      	adds	r2, #1
 800b064:	6002      	str	r2, [r0, #0]
 800b066:	2d02      	cmp	r5, #2
 800b068:	f104 0314 	add.w	r3, r4, #20
 800b06c:	d13c      	bne.n	800b0e8 <__gethex+0x3e4>
 800b06e:	f8d8 2000 	ldr.w	r2, [r8]
 800b072:	3a01      	subs	r2, #1
 800b074:	42b2      	cmp	r2, r6
 800b076:	d109      	bne.n	800b08c <__gethex+0x388>
 800b078:	1171      	asrs	r1, r6, #5
 800b07a:	2201      	movs	r2, #1
 800b07c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b080:	f006 061f 	and.w	r6, r6, #31
 800b084:	fa02 f606 	lsl.w	r6, r2, r6
 800b088:	421e      	tst	r6, r3
 800b08a:	d13a      	bne.n	800b102 <__gethex+0x3fe>
 800b08c:	f045 0520 	orr.w	r5, r5, #32
 800b090:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b092:	601c      	str	r4, [r3, #0]
 800b094:	9b02      	ldr	r3, [sp, #8]
 800b096:	601f      	str	r7, [r3, #0]
 800b098:	e6b0      	b.n	800adfc <__gethex+0xf8>
 800b09a:	4299      	cmp	r1, r3
 800b09c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b0a0:	d8d9      	bhi.n	800b056 <__gethex+0x352>
 800b0a2:	68a3      	ldr	r3, [r4, #8]
 800b0a4:	459b      	cmp	fp, r3
 800b0a6:	db17      	blt.n	800b0d8 <__gethex+0x3d4>
 800b0a8:	6861      	ldr	r1, [r4, #4]
 800b0aa:	9801      	ldr	r0, [sp, #4]
 800b0ac:	3101      	adds	r1, #1
 800b0ae:	f7fd fc8b 	bl	80089c8 <_Balloc>
 800b0b2:	4681      	mov	r9, r0
 800b0b4:	b918      	cbnz	r0, 800b0be <__gethex+0x3ba>
 800b0b6:	4b1a      	ldr	r3, [pc, #104]	@ (800b120 <__gethex+0x41c>)
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	2184      	movs	r1, #132	@ 0x84
 800b0bc:	e6c5      	b.n	800ae4a <__gethex+0x146>
 800b0be:	6922      	ldr	r2, [r4, #16]
 800b0c0:	3202      	adds	r2, #2
 800b0c2:	f104 010c 	add.w	r1, r4, #12
 800b0c6:	0092      	lsls	r2, r2, #2
 800b0c8:	300c      	adds	r0, #12
 800b0ca:	f7fc fcf0 	bl	8007aae <memcpy>
 800b0ce:	4621      	mov	r1, r4
 800b0d0:	9801      	ldr	r0, [sp, #4]
 800b0d2:	f7fd fcb9 	bl	8008a48 <_Bfree>
 800b0d6:	464c      	mov	r4, r9
 800b0d8:	6923      	ldr	r3, [r4, #16]
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b0e0:	6122      	str	r2, [r4, #16]
 800b0e2:	2201      	movs	r2, #1
 800b0e4:	615a      	str	r2, [r3, #20]
 800b0e6:	e7be      	b.n	800b066 <__gethex+0x362>
 800b0e8:	6922      	ldr	r2, [r4, #16]
 800b0ea:	455a      	cmp	r2, fp
 800b0ec:	dd0b      	ble.n	800b106 <__gethex+0x402>
 800b0ee:	2101      	movs	r1, #1
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f7ff fda0 	bl	800ac36 <rshift>
 800b0f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b0fa:	3701      	adds	r7, #1
 800b0fc:	42bb      	cmp	r3, r7
 800b0fe:	f6ff aee0 	blt.w	800aec2 <__gethex+0x1be>
 800b102:	2501      	movs	r5, #1
 800b104:	e7c2      	b.n	800b08c <__gethex+0x388>
 800b106:	f016 061f 	ands.w	r6, r6, #31
 800b10a:	d0fa      	beq.n	800b102 <__gethex+0x3fe>
 800b10c:	4453      	add	r3, sl
 800b10e:	f1c6 0620 	rsb	r6, r6, #32
 800b112:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b116:	f7fd fd49 	bl	8008bac <__hi0bits>
 800b11a:	42b0      	cmp	r0, r6
 800b11c:	dbe7      	blt.n	800b0ee <__gethex+0x3ea>
 800b11e:	e7f0      	b.n	800b102 <__gethex+0x3fe>
 800b120:	0800bc7d 	.word	0x0800bc7d

0800b124 <L_shift>:
 800b124:	f1c2 0208 	rsb	r2, r2, #8
 800b128:	0092      	lsls	r2, r2, #2
 800b12a:	b570      	push	{r4, r5, r6, lr}
 800b12c:	f1c2 0620 	rsb	r6, r2, #32
 800b130:	6843      	ldr	r3, [r0, #4]
 800b132:	6804      	ldr	r4, [r0, #0]
 800b134:	fa03 f506 	lsl.w	r5, r3, r6
 800b138:	432c      	orrs	r4, r5
 800b13a:	40d3      	lsrs	r3, r2
 800b13c:	6004      	str	r4, [r0, #0]
 800b13e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b142:	4288      	cmp	r0, r1
 800b144:	d3f4      	bcc.n	800b130 <L_shift+0xc>
 800b146:	bd70      	pop	{r4, r5, r6, pc}

0800b148 <__match>:
 800b148:	b530      	push	{r4, r5, lr}
 800b14a:	6803      	ldr	r3, [r0, #0]
 800b14c:	3301      	adds	r3, #1
 800b14e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b152:	b914      	cbnz	r4, 800b15a <__match+0x12>
 800b154:	6003      	str	r3, [r0, #0]
 800b156:	2001      	movs	r0, #1
 800b158:	bd30      	pop	{r4, r5, pc}
 800b15a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b15e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b162:	2d19      	cmp	r5, #25
 800b164:	bf98      	it	ls
 800b166:	3220      	addls	r2, #32
 800b168:	42a2      	cmp	r2, r4
 800b16a:	d0f0      	beq.n	800b14e <__match+0x6>
 800b16c:	2000      	movs	r0, #0
 800b16e:	e7f3      	b.n	800b158 <__match+0x10>

0800b170 <__hexnan>:
 800b170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b174:	680b      	ldr	r3, [r1, #0]
 800b176:	6801      	ldr	r1, [r0, #0]
 800b178:	115e      	asrs	r6, r3, #5
 800b17a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b17e:	f013 031f 	ands.w	r3, r3, #31
 800b182:	b087      	sub	sp, #28
 800b184:	bf18      	it	ne
 800b186:	3604      	addne	r6, #4
 800b188:	2500      	movs	r5, #0
 800b18a:	1f37      	subs	r7, r6, #4
 800b18c:	4682      	mov	sl, r0
 800b18e:	4690      	mov	r8, r2
 800b190:	9301      	str	r3, [sp, #4]
 800b192:	f846 5c04 	str.w	r5, [r6, #-4]
 800b196:	46b9      	mov	r9, r7
 800b198:	463c      	mov	r4, r7
 800b19a:	9502      	str	r5, [sp, #8]
 800b19c:	46ab      	mov	fp, r5
 800b19e:	784a      	ldrb	r2, [r1, #1]
 800b1a0:	1c4b      	adds	r3, r1, #1
 800b1a2:	9303      	str	r3, [sp, #12]
 800b1a4:	b342      	cbz	r2, 800b1f8 <__hexnan+0x88>
 800b1a6:	4610      	mov	r0, r2
 800b1a8:	9105      	str	r1, [sp, #20]
 800b1aa:	9204      	str	r2, [sp, #16]
 800b1ac:	f7ff fd95 	bl	800acda <__hexdig_fun>
 800b1b0:	2800      	cmp	r0, #0
 800b1b2:	d151      	bne.n	800b258 <__hexnan+0xe8>
 800b1b4:	9a04      	ldr	r2, [sp, #16]
 800b1b6:	9905      	ldr	r1, [sp, #20]
 800b1b8:	2a20      	cmp	r2, #32
 800b1ba:	d818      	bhi.n	800b1ee <__hexnan+0x7e>
 800b1bc:	9b02      	ldr	r3, [sp, #8]
 800b1be:	459b      	cmp	fp, r3
 800b1c0:	dd13      	ble.n	800b1ea <__hexnan+0x7a>
 800b1c2:	454c      	cmp	r4, r9
 800b1c4:	d206      	bcs.n	800b1d4 <__hexnan+0x64>
 800b1c6:	2d07      	cmp	r5, #7
 800b1c8:	dc04      	bgt.n	800b1d4 <__hexnan+0x64>
 800b1ca:	462a      	mov	r2, r5
 800b1cc:	4649      	mov	r1, r9
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f7ff ffa8 	bl	800b124 <L_shift>
 800b1d4:	4544      	cmp	r4, r8
 800b1d6:	d952      	bls.n	800b27e <__hexnan+0x10e>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f1a4 0904 	sub.w	r9, r4, #4
 800b1de:	f844 3c04 	str.w	r3, [r4, #-4]
 800b1e2:	f8cd b008 	str.w	fp, [sp, #8]
 800b1e6:	464c      	mov	r4, r9
 800b1e8:	461d      	mov	r5, r3
 800b1ea:	9903      	ldr	r1, [sp, #12]
 800b1ec:	e7d7      	b.n	800b19e <__hexnan+0x2e>
 800b1ee:	2a29      	cmp	r2, #41	@ 0x29
 800b1f0:	d157      	bne.n	800b2a2 <__hexnan+0x132>
 800b1f2:	3102      	adds	r1, #2
 800b1f4:	f8ca 1000 	str.w	r1, [sl]
 800b1f8:	f1bb 0f00 	cmp.w	fp, #0
 800b1fc:	d051      	beq.n	800b2a2 <__hexnan+0x132>
 800b1fe:	454c      	cmp	r4, r9
 800b200:	d206      	bcs.n	800b210 <__hexnan+0xa0>
 800b202:	2d07      	cmp	r5, #7
 800b204:	dc04      	bgt.n	800b210 <__hexnan+0xa0>
 800b206:	462a      	mov	r2, r5
 800b208:	4649      	mov	r1, r9
 800b20a:	4620      	mov	r0, r4
 800b20c:	f7ff ff8a 	bl	800b124 <L_shift>
 800b210:	4544      	cmp	r4, r8
 800b212:	d936      	bls.n	800b282 <__hexnan+0x112>
 800b214:	f1a8 0204 	sub.w	r2, r8, #4
 800b218:	4623      	mov	r3, r4
 800b21a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b21e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b222:	429f      	cmp	r7, r3
 800b224:	d2f9      	bcs.n	800b21a <__hexnan+0xaa>
 800b226:	1b3b      	subs	r3, r7, r4
 800b228:	f023 0303 	bic.w	r3, r3, #3
 800b22c:	3304      	adds	r3, #4
 800b22e:	3401      	adds	r4, #1
 800b230:	3e03      	subs	r6, #3
 800b232:	42b4      	cmp	r4, r6
 800b234:	bf88      	it	hi
 800b236:	2304      	movhi	r3, #4
 800b238:	4443      	add	r3, r8
 800b23a:	2200      	movs	r2, #0
 800b23c:	f843 2b04 	str.w	r2, [r3], #4
 800b240:	429f      	cmp	r7, r3
 800b242:	d2fb      	bcs.n	800b23c <__hexnan+0xcc>
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	b91b      	cbnz	r3, 800b250 <__hexnan+0xe0>
 800b248:	4547      	cmp	r7, r8
 800b24a:	d128      	bne.n	800b29e <__hexnan+0x12e>
 800b24c:	2301      	movs	r3, #1
 800b24e:	603b      	str	r3, [r7, #0]
 800b250:	2005      	movs	r0, #5
 800b252:	b007      	add	sp, #28
 800b254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b258:	3501      	adds	r5, #1
 800b25a:	2d08      	cmp	r5, #8
 800b25c:	f10b 0b01 	add.w	fp, fp, #1
 800b260:	dd06      	ble.n	800b270 <__hexnan+0x100>
 800b262:	4544      	cmp	r4, r8
 800b264:	d9c1      	bls.n	800b1ea <__hexnan+0x7a>
 800b266:	2300      	movs	r3, #0
 800b268:	f844 3c04 	str.w	r3, [r4, #-4]
 800b26c:	2501      	movs	r5, #1
 800b26e:	3c04      	subs	r4, #4
 800b270:	6822      	ldr	r2, [r4, #0]
 800b272:	f000 000f 	and.w	r0, r0, #15
 800b276:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b27a:	6020      	str	r0, [r4, #0]
 800b27c:	e7b5      	b.n	800b1ea <__hexnan+0x7a>
 800b27e:	2508      	movs	r5, #8
 800b280:	e7b3      	b.n	800b1ea <__hexnan+0x7a>
 800b282:	9b01      	ldr	r3, [sp, #4]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d0dd      	beq.n	800b244 <__hexnan+0xd4>
 800b288:	f1c3 0320 	rsb	r3, r3, #32
 800b28c:	f04f 32ff 	mov.w	r2, #4294967295
 800b290:	40da      	lsrs	r2, r3
 800b292:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b296:	4013      	ands	r3, r2
 800b298:	f846 3c04 	str.w	r3, [r6, #-4]
 800b29c:	e7d2      	b.n	800b244 <__hexnan+0xd4>
 800b29e:	3f04      	subs	r7, #4
 800b2a0:	e7d0      	b.n	800b244 <__hexnan+0xd4>
 800b2a2:	2004      	movs	r0, #4
 800b2a4:	e7d5      	b.n	800b252 <__hexnan+0xe2>

0800b2a6 <__ascii_mbtowc>:
 800b2a6:	b082      	sub	sp, #8
 800b2a8:	b901      	cbnz	r1, 800b2ac <__ascii_mbtowc+0x6>
 800b2aa:	a901      	add	r1, sp, #4
 800b2ac:	b142      	cbz	r2, 800b2c0 <__ascii_mbtowc+0x1a>
 800b2ae:	b14b      	cbz	r3, 800b2c4 <__ascii_mbtowc+0x1e>
 800b2b0:	7813      	ldrb	r3, [r2, #0]
 800b2b2:	600b      	str	r3, [r1, #0]
 800b2b4:	7812      	ldrb	r2, [r2, #0]
 800b2b6:	1e10      	subs	r0, r2, #0
 800b2b8:	bf18      	it	ne
 800b2ba:	2001      	movne	r0, #1
 800b2bc:	b002      	add	sp, #8
 800b2be:	4770      	bx	lr
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	e7fb      	b.n	800b2bc <__ascii_mbtowc+0x16>
 800b2c4:	f06f 0001 	mvn.w	r0, #1
 800b2c8:	e7f8      	b.n	800b2bc <__ascii_mbtowc+0x16>

0800b2ca <_realloc_r>:
 800b2ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ce:	4607      	mov	r7, r0
 800b2d0:	4614      	mov	r4, r2
 800b2d2:	460d      	mov	r5, r1
 800b2d4:	b921      	cbnz	r1, 800b2e0 <_realloc_r+0x16>
 800b2d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2da:	4611      	mov	r1, r2
 800b2dc:	f7fd bae8 	b.w	80088b0 <_malloc_r>
 800b2e0:	b92a      	cbnz	r2, 800b2ee <_realloc_r+0x24>
 800b2e2:	f7fd fa71 	bl	80087c8 <_free_r>
 800b2e6:	4625      	mov	r5, r4
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2ee:	f000 fab1 	bl	800b854 <_malloc_usable_size_r>
 800b2f2:	4284      	cmp	r4, r0
 800b2f4:	4606      	mov	r6, r0
 800b2f6:	d802      	bhi.n	800b2fe <_realloc_r+0x34>
 800b2f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2fc:	d8f4      	bhi.n	800b2e8 <_realloc_r+0x1e>
 800b2fe:	4621      	mov	r1, r4
 800b300:	4638      	mov	r0, r7
 800b302:	f7fd fad5 	bl	80088b0 <_malloc_r>
 800b306:	4680      	mov	r8, r0
 800b308:	b908      	cbnz	r0, 800b30e <_realloc_r+0x44>
 800b30a:	4645      	mov	r5, r8
 800b30c:	e7ec      	b.n	800b2e8 <_realloc_r+0x1e>
 800b30e:	42b4      	cmp	r4, r6
 800b310:	4622      	mov	r2, r4
 800b312:	4629      	mov	r1, r5
 800b314:	bf28      	it	cs
 800b316:	4632      	movcs	r2, r6
 800b318:	f7fc fbc9 	bl	8007aae <memcpy>
 800b31c:	4629      	mov	r1, r5
 800b31e:	4638      	mov	r0, r7
 800b320:	f7fd fa52 	bl	80087c8 <_free_r>
 800b324:	e7f1      	b.n	800b30a <_realloc_r+0x40>
	...

0800b328 <_strtoul_l.isra.0>:
 800b328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b32c:	4e34      	ldr	r6, [pc, #208]	@ (800b400 <_strtoul_l.isra.0+0xd8>)
 800b32e:	4686      	mov	lr, r0
 800b330:	460d      	mov	r5, r1
 800b332:	4628      	mov	r0, r5
 800b334:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b338:	5d37      	ldrb	r7, [r6, r4]
 800b33a:	f017 0708 	ands.w	r7, r7, #8
 800b33e:	d1f8      	bne.n	800b332 <_strtoul_l.isra.0+0xa>
 800b340:	2c2d      	cmp	r4, #45	@ 0x2d
 800b342:	d110      	bne.n	800b366 <_strtoul_l.isra.0+0x3e>
 800b344:	782c      	ldrb	r4, [r5, #0]
 800b346:	2701      	movs	r7, #1
 800b348:	1c85      	adds	r5, r0, #2
 800b34a:	f033 0010 	bics.w	r0, r3, #16
 800b34e:	d115      	bne.n	800b37c <_strtoul_l.isra.0+0x54>
 800b350:	2c30      	cmp	r4, #48	@ 0x30
 800b352:	d10d      	bne.n	800b370 <_strtoul_l.isra.0+0x48>
 800b354:	7828      	ldrb	r0, [r5, #0]
 800b356:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b35a:	2858      	cmp	r0, #88	@ 0x58
 800b35c:	d108      	bne.n	800b370 <_strtoul_l.isra.0+0x48>
 800b35e:	786c      	ldrb	r4, [r5, #1]
 800b360:	3502      	adds	r5, #2
 800b362:	2310      	movs	r3, #16
 800b364:	e00a      	b.n	800b37c <_strtoul_l.isra.0+0x54>
 800b366:	2c2b      	cmp	r4, #43	@ 0x2b
 800b368:	bf04      	itt	eq
 800b36a:	782c      	ldrbeq	r4, [r5, #0]
 800b36c:	1c85      	addeq	r5, r0, #2
 800b36e:	e7ec      	b.n	800b34a <_strtoul_l.isra.0+0x22>
 800b370:	2b00      	cmp	r3, #0
 800b372:	d1f6      	bne.n	800b362 <_strtoul_l.isra.0+0x3a>
 800b374:	2c30      	cmp	r4, #48	@ 0x30
 800b376:	bf14      	ite	ne
 800b378:	230a      	movne	r3, #10
 800b37a:	2308      	moveq	r3, #8
 800b37c:	f04f 38ff 	mov.w	r8, #4294967295
 800b380:	2600      	movs	r6, #0
 800b382:	fbb8 f8f3 	udiv	r8, r8, r3
 800b386:	fb03 f908 	mul.w	r9, r3, r8
 800b38a:	ea6f 0909 	mvn.w	r9, r9
 800b38e:	4630      	mov	r0, r6
 800b390:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b394:	f1bc 0f09 	cmp.w	ip, #9
 800b398:	d810      	bhi.n	800b3bc <_strtoul_l.isra.0+0x94>
 800b39a:	4664      	mov	r4, ip
 800b39c:	42a3      	cmp	r3, r4
 800b39e:	dd1e      	ble.n	800b3de <_strtoul_l.isra.0+0xb6>
 800b3a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b3a4:	d007      	beq.n	800b3b6 <_strtoul_l.isra.0+0x8e>
 800b3a6:	4580      	cmp	r8, r0
 800b3a8:	d316      	bcc.n	800b3d8 <_strtoul_l.isra.0+0xb0>
 800b3aa:	d101      	bne.n	800b3b0 <_strtoul_l.isra.0+0x88>
 800b3ac:	45a1      	cmp	r9, r4
 800b3ae:	db13      	blt.n	800b3d8 <_strtoul_l.isra.0+0xb0>
 800b3b0:	fb00 4003 	mla	r0, r0, r3, r4
 800b3b4:	2601      	movs	r6, #1
 800b3b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3ba:	e7e9      	b.n	800b390 <_strtoul_l.isra.0+0x68>
 800b3bc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b3c0:	f1bc 0f19 	cmp.w	ip, #25
 800b3c4:	d801      	bhi.n	800b3ca <_strtoul_l.isra.0+0xa2>
 800b3c6:	3c37      	subs	r4, #55	@ 0x37
 800b3c8:	e7e8      	b.n	800b39c <_strtoul_l.isra.0+0x74>
 800b3ca:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b3ce:	f1bc 0f19 	cmp.w	ip, #25
 800b3d2:	d804      	bhi.n	800b3de <_strtoul_l.isra.0+0xb6>
 800b3d4:	3c57      	subs	r4, #87	@ 0x57
 800b3d6:	e7e1      	b.n	800b39c <_strtoul_l.isra.0+0x74>
 800b3d8:	f04f 36ff 	mov.w	r6, #4294967295
 800b3dc:	e7eb      	b.n	800b3b6 <_strtoul_l.isra.0+0x8e>
 800b3de:	1c73      	adds	r3, r6, #1
 800b3e0:	d106      	bne.n	800b3f0 <_strtoul_l.isra.0+0xc8>
 800b3e2:	2322      	movs	r3, #34	@ 0x22
 800b3e4:	f8ce 3000 	str.w	r3, [lr]
 800b3e8:	4630      	mov	r0, r6
 800b3ea:	b932      	cbnz	r2, 800b3fa <_strtoul_l.isra.0+0xd2>
 800b3ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3f0:	b107      	cbz	r7, 800b3f4 <_strtoul_l.isra.0+0xcc>
 800b3f2:	4240      	negs	r0, r0
 800b3f4:	2a00      	cmp	r2, #0
 800b3f6:	d0f9      	beq.n	800b3ec <_strtoul_l.isra.0+0xc4>
 800b3f8:	b106      	cbz	r6, 800b3fc <_strtoul_l.isra.0+0xd4>
 800b3fa:	1e69      	subs	r1, r5, #1
 800b3fc:	6011      	str	r1, [r2, #0]
 800b3fe:	e7f5      	b.n	800b3ec <_strtoul_l.isra.0+0xc4>
 800b400:	0800bed1 	.word	0x0800bed1

0800b404 <_strtoul_r>:
 800b404:	f7ff bf90 	b.w	800b328 <_strtoul_l.isra.0>

0800b408 <__ascii_wctomb>:
 800b408:	4603      	mov	r3, r0
 800b40a:	4608      	mov	r0, r1
 800b40c:	b141      	cbz	r1, 800b420 <__ascii_wctomb+0x18>
 800b40e:	2aff      	cmp	r2, #255	@ 0xff
 800b410:	d904      	bls.n	800b41c <__ascii_wctomb+0x14>
 800b412:	228a      	movs	r2, #138	@ 0x8a
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	f04f 30ff 	mov.w	r0, #4294967295
 800b41a:	4770      	bx	lr
 800b41c:	700a      	strb	r2, [r1, #0]
 800b41e:	2001      	movs	r0, #1
 800b420:	4770      	bx	lr

0800b422 <__sfputc_r>:
 800b422:	6893      	ldr	r3, [r2, #8]
 800b424:	3b01      	subs	r3, #1
 800b426:	2b00      	cmp	r3, #0
 800b428:	b410      	push	{r4}
 800b42a:	6093      	str	r3, [r2, #8]
 800b42c:	da08      	bge.n	800b440 <__sfputc_r+0x1e>
 800b42e:	6994      	ldr	r4, [r2, #24]
 800b430:	42a3      	cmp	r3, r4
 800b432:	db01      	blt.n	800b438 <__sfputc_r+0x16>
 800b434:	290a      	cmp	r1, #10
 800b436:	d103      	bne.n	800b440 <__sfputc_r+0x1e>
 800b438:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b43c:	f000 b932 	b.w	800b6a4 <__swbuf_r>
 800b440:	6813      	ldr	r3, [r2, #0]
 800b442:	1c58      	adds	r0, r3, #1
 800b444:	6010      	str	r0, [r2, #0]
 800b446:	7019      	strb	r1, [r3, #0]
 800b448:	4608      	mov	r0, r1
 800b44a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <__sfputs_r>:
 800b450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b452:	4606      	mov	r6, r0
 800b454:	460f      	mov	r7, r1
 800b456:	4614      	mov	r4, r2
 800b458:	18d5      	adds	r5, r2, r3
 800b45a:	42ac      	cmp	r4, r5
 800b45c:	d101      	bne.n	800b462 <__sfputs_r+0x12>
 800b45e:	2000      	movs	r0, #0
 800b460:	e007      	b.n	800b472 <__sfputs_r+0x22>
 800b462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b466:	463a      	mov	r2, r7
 800b468:	4630      	mov	r0, r6
 800b46a:	f7ff ffda 	bl	800b422 <__sfputc_r>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d1f3      	bne.n	800b45a <__sfputs_r+0xa>
 800b472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b474 <_vfiprintf_r>:
 800b474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b478:	460d      	mov	r5, r1
 800b47a:	b09d      	sub	sp, #116	@ 0x74
 800b47c:	4614      	mov	r4, r2
 800b47e:	4698      	mov	r8, r3
 800b480:	4606      	mov	r6, r0
 800b482:	b118      	cbz	r0, 800b48c <_vfiprintf_r+0x18>
 800b484:	6a03      	ldr	r3, [r0, #32]
 800b486:	b90b      	cbnz	r3, 800b48c <_vfiprintf_r+0x18>
 800b488:	f7fc f930 	bl	80076ec <__sinit>
 800b48c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b48e:	07d9      	lsls	r1, r3, #31
 800b490:	d405      	bmi.n	800b49e <_vfiprintf_r+0x2a>
 800b492:	89ab      	ldrh	r3, [r5, #12]
 800b494:	059a      	lsls	r2, r3, #22
 800b496:	d402      	bmi.n	800b49e <_vfiprintf_r+0x2a>
 800b498:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b49a:	f7fc fb06 	bl	8007aaa <__retarget_lock_acquire_recursive>
 800b49e:	89ab      	ldrh	r3, [r5, #12]
 800b4a0:	071b      	lsls	r3, r3, #28
 800b4a2:	d501      	bpl.n	800b4a8 <_vfiprintf_r+0x34>
 800b4a4:	692b      	ldr	r3, [r5, #16]
 800b4a6:	b99b      	cbnz	r3, 800b4d0 <_vfiprintf_r+0x5c>
 800b4a8:	4629      	mov	r1, r5
 800b4aa:	4630      	mov	r0, r6
 800b4ac:	f000 f938 	bl	800b720 <__swsetup_r>
 800b4b0:	b170      	cbz	r0, 800b4d0 <_vfiprintf_r+0x5c>
 800b4b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4b4:	07dc      	lsls	r4, r3, #31
 800b4b6:	d504      	bpl.n	800b4c2 <_vfiprintf_r+0x4e>
 800b4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4bc:	b01d      	add	sp, #116	@ 0x74
 800b4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c2:	89ab      	ldrh	r3, [r5, #12]
 800b4c4:	0598      	lsls	r0, r3, #22
 800b4c6:	d4f7      	bmi.n	800b4b8 <_vfiprintf_r+0x44>
 800b4c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ca:	f7fc faef 	bl	8007aac <__retarget_lock_release_recursive>
 800b4ce:	e7f3      	b.n	800b4b8 <_vfiprintf_r+0x44>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4d4:	2320      	movs	r3, #32
 800b4d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b4da:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4de:	2330      	movs	r3, #48	@ 0x30
 800b4e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b690 <_vfiprintf_r+0x21c>
 800b4e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b4e8:	f04f 0901 	mov.w	r9, #1
 800b4ec:	4623      	mov	r3, r4
 800b4ee:	469a      	mov	sl, r3
 800b4f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4f4:	b10a      	cbz	r2, 800b4fa <_vfiprintf_r+0x86>
 800b4f6:	2a25      	cmp	r2, #37	@ 0x25
 800b4f8:	d1f9      	bne.n	800b4ee <_vfiprintf_r+0x7a>
 800b4fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b4fe:	d00b      	beq.n	800b518 <_vfiprintf_r+0xa4>
 800b500:	465b      	mov	r3, fp
 800b502:	4622      	mov	r2, r4
 800b504:	4629      	mov	r1, r5
 800b506:	4630      	mov	r0, r6
 800b508:	f7ff ffa2 	bl	800b450 <__sfputs_r>
 800b50c:	3001      	adds	r0, #1
 800b50e:	f000 80a7 	beq.w	800b660 <_vfiprintf_r+0x1ec>
 800b512:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b514:	445a      	add	r2, fp
 800b516:	9209      	str	r2, [sp, #36]	@ 0x24
 800b518:	f89a 3000 	ldrb.w	r3, [sl]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	f000 809f 	beq.w	800b660 <_vfiprintf_r+0x1ec>
 800b522:	2300      	movs	r3, #0
 800b524:	f04f 32ff 	mov.w	r2, #4294967295
 800b528:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b52c:	f10a 0a01 	add.w	sl, sl, #1
 800b530:	9304      	str	r3, [sp, #16]
 800b532:	9307      	str	r3, [sp, #28]
 800b534:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b538:	931a      	str	r3, [sp, #104]	@ 0x68
 800b53a:	4654      	mov	r4, sl
 800b53c:	2205      	movs	r2, #5
 800b53e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b542:	4853      	ldr	r0, [pc, #332]	@ (800b690 <_vfiprintf_r+0x21c>)
 800b544:	f7f4 fe5c 	bl	8000200 <memchr>
 800b548:	9a04      	ldr	r2, [sp, #16]
 800b54a:	b9d8      	cbnz	r0, 800b584 <_vfiprintf_r+0x110>
 800b54c:	06d1      	lsls	r1, r2, #27
 800b54e:	bf44      	itt	mi
 800b550:	2320      	movmi	r3, #32
 800b552:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b556:	0713      	lsls	r3, r2, #28
 800b558:	bf44      	itt	mi
 800b55a:	232b      	movmi	r3, #43	@ 0x2b
 800b55c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b560:	f89a 3000 	ldrb.w	r3, [sl]
 800b564:	2b2a      	cmp	r3, #42	@ 0x2a
 800b566:	d015      	beq.n	800b594 <_vfiprintf_r+0x120>
 800b568:	9a07      	ldr	r2, [sp, #28]
 800b56a:	4654      	mov	r4, sl
 800b56c:	2000      	movs	r0, #0
 800b56e:	f04f 0c0a 	mov.w	ip, #10
 800b572:	4621      	mov	r1, r4
 800b574:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b578:	3b30      	subs	r3, #48	@ 0x30
 800b57a:	2b09      	cmp	r3, #9
 800b57c:	d94b      	bls.n	800b616 <_vfiprintf_r+0x1a2>
 800b57e:	b1b0      	cbz	r0, 800b5ae <_vfiprintf_r+0x13a>
 800b580:	9207      	str	r2, [sp, #28]
 800b582:	e014      	b.n	800b5ae <_vfiprintf_r+0x13a>
 800b584:	eba0 0308 	sub.w	r3, r0, r8
 800b588:	fa09 f303 	lsl.w	r3, r9, r3
 800b58c:	4313      	orrs	r3, r2
 800b58e:	9304      	str	r3, [sp, #16]
 800b590:	46a2      	mov	sl, r4
 800b592:	e7d2      	b.n	800b53a <_vfiprintf_r+0xc6>
 800b594:	9b03      	ldr	r3, [sp, #12]
 800b596:	1d19      	adds	r1, r3, #4
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	9103      	str	r1, [sp, #12]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	bfbb      	ittet	lt
 800b5a0:	425b      	neglt	r3, r3
 800b5a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b5a6:	9307      	strge	r3, [sp, #28]
 800b5a8:	9307      	strlt	r3, [sp, #28]
 800b5aa:	bfb8      	it	lt
 800b5ac:	9204      	strlt	r2, [sp, #16]
 800b5ae:	7823      	ldrb	r3, [r4, #0]
 800b5b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5b2:	d10a      	bne.n	800b5ca <_vfiprintf_r+0x156>
 800b5b4:	7863      	ldrb	r3, [r4, #1]
 800b5b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5b8:	d132      	bne.n	800b620 <_vfiprintf_r+0x1ac>
 800b5ba:	9b03      	ldr	r3, [sp, #12]
 800b5bc:	1d1a      	adds	r2, r3, #4
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	9203      	str	r2, [sp, #12]
 800b5c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b5c6:	3402      	adds	r4, #2
 800b5c8:	9305      	str	r3, [sp, #20]
 800b5ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b6a0 <_vfiprintf_r+0x22c>
 800b5ce:	7821      	ldrb	r1, [r4, #0]
 800b5d0:	2203      	movs	r2, #3
 800b5d2:	4650      	mov	r0, sl
 800b5d4:	f7f4 fe14 	bl	8000200 <memchr>
 800b5d8:	b138      	cbz	r0, 800b5ea <_vfiprintf_r+0x176>
 800b5da:	9b04      	ldr	r3, [sp, #16]
 800b5dc:	eba0 000a 	sub.w	r0, r0, sl
 800b5e0:	2240      	movs	r2, #64	@ 0x40
 800b5e2:	4082      	lsls	r2, r0
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	3401      	adds	r4, #1
 800b5e8:	9304      	str	r3, [sp, #16]
 800b5ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5ee:	4829      	ldr	r0, [pc, #164]	@ (800b694 <_vfiprintf_r+0x220>)
 800b5f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b5f4:	2206      	movs	r2, #6
 800b5f6:	f7f4 fe03 	bl	8000200 <memchr>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d03f      	beq.n	800b67e <_vfiprintf_r+0x20a>
 800b5fe:	4b26      	ldr	r3, [pc, #152]	@ (800b698 <_vfiprintf_r+0x224>)
 800b600:	bb1b      	cbnz	r3, 800b64a <_vfiprintf_r+0x1d6>
 800b602:	9b03      	ldr	r3, [sp, #12]
 800b604:	3307      	adds	r3, #7
 800b606:	f023 0307 	bic.w	r3, r3, #7
 800b60a:	3308      	adds	r3, #8
 800b60c:	9303      	str	r3, [sp, #12]
 800b60e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b610:	443b      	add	r3, r7
 800b612:	9309      	str	r3, [sp, #36]	@ 0x24
 800b614:	e76a      	b.n	800b4ec <_vfiprintf_r+0x78>
 800b616:	fb0c 3202 	mla	r2, ip, r2, r3
 800b61a:	460c      	mov	r4, r1
 800b61c:	2001      	movs	r0, #1
 800b61e:	e7a8      	b.n	800b572 <_vfiprintf_r+0xfe>
 800b620:	2300      	movs	r3, #0
 800b622:	3401      	adds	r4, #1
 800b624:	9305      	str	r3, [sp, #20]
 800b626:	4619      	mov	r1, r3
 800b628:	f04f 0c0a 	mov.w	ip, #10
 800b62c:	4620      	mov	r0, r4
 800b62e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b632:	3a30      	subs	r2, #48	@ 0x30
 800b634:	2a09      	cmp	r2, #9
 800b636:	d903      	bls.n	800b640 <_vfiprintf_r+0x1cc>
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d0c6      	beq.n	800b5ca <_vfiprintf_r+0x156>
 800b63c:	9105      	str	r1, [sp, #20]
 800b63e:	e7c4      	b.n	800b5ca <_vfiprintf_r+0x156>
 800b640:	fb0c 2101 	mla	r1, ip, r1, r2
 800b644:	4604      	mov	r4, r0
 800b646:	2301      	movs	r3, #1
 800b648:	e7f0      	b.n	800b62c <_vfiprintf_r+0x1b8>
 800b64a:	ab03      	add	r3, sp, #12
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	462a      	mov	r2, r5
 800b650:	4b12      	ldr	r3, [pc, #72]	@ (800b69c <_vfiprintf_r+0x228>)
 800b652:	a904      	add	r1, sp, #16
 800b654:	4630      	mov	r0, r6
 800b656:	f7fb f9f9 	bl	8006a4c <_printf_float>
 800b65a:	4607      	mov	r7, r0
 800b65c:	1c78      	adds	r0, r7, #1
 800b65e:	d1d6      	bne.n	800b60e <_vfiprintf_r+0x19a>
 800b660:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b662:	07d9      	lsls	r1, r3, #31
 800b664:	d405      	bmi.n	800b672 <_vfiprintf_r+0x1fe>
 800b666:	89ab      	ldrh	r3, [r5, #12]
 800b668:	059a      	lsls	r2, r3, #22
 800b66a:	d402      	bmi.n	800b672 <_vfiprintf_r+0x1fe>
 800b66c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b66e:	f7fc fa1d 	bl	8007aac <__retarget_lock_release_recursive>
 800b672:	89ab      	ldrh	r3, [r5, #12]
 800b674:	065b      	lsls	r3, r3, #25
 800b676:	f53f af1f 	bmi.w	800b4b8 <_vfiprintf_r+0x44>
 800b67a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b67c:	e71e      	b.n	800b4bc <_vfiprintf_r+0x48>
 800b67e:	ab03      	add	r3, sp, #12
 800b680:	9300      	str	r3, [sp, #0]
 800b682:	462a      	mov	r2, r5
 800b684:	4b05      	ldr	r3, [pc, #20]	@ (800b69c <_vfiprintf_r+0x228>)
 800b686:	a904      	add	r1, sp, #16
 800b688:	4630      	mov	r0, r6
 800b68a:	f7fb fc77 	bl	8006f7c <_printf_i>
 800b68e:	e7e4      	b.n	800b65a <_vfiprintf_r+0x1e6>
 800b690:	0800bce9 	.word	0x0800bce9
 800b694:	0800bcf3 	.word	0x0800bcf3
 800b698:	08006a4d 	.word	0x08006a4d
 800b69c:	0800b451 	.word	0x0800b451
 800b6a0:	0800bcef 	.word	0x0800bcef

0800b6a4 <__swbuf_r>:
 800b6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a6:	460e      	mov	r6, r1
 800b6a8:	4614      	mov	r4, r2
 800b6aa:	4605      	mov	r5, r0
 800b6ac:	b118      	cbz	r0, 800b6b6 <__swbuf_r+0x12>
 800b6ae:	6a03      	ldr	r3, [r0, #32]
 800b6b0:	b90b      	cbnz	r3, 800b6b6 <__swbuf_r+0x12>
 800b6b2:	f7fc f81b 	bl	80076ec <__sinit>
 800b6b6:	69a3      	ldr	r3, [r4, #24]
 800b6b8:	60a3      	str	r3, [r4, #8]
 800b6ba:	89a3      	ldrh	r3, [r4, #12]
 800b6bc:	071a      	lsls	r2, r3, #28
 800b6be:	d501      	bpl.n	800b6c4 <__swbuf_r+0x20>
 800b6c0:	6923      	ldr	r3, [r4, #16]
 800b6c2:	b943      	cbnz	r3, 800b6d6 <__swbuf_r+0x32>
 800b6c4:	4621      	mov	r1, r4
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	f000 f82a 	bl	800b720 <__swsetup_r>
 800b6cc:	b118      	cbz	r0, 800b6d6 <__swbuf_r+0x32>
 800b6ce:	f04f 37ff 	mov.w	r7, #4294967295
 800b6d2:	4638      	mov	r0, r7
 800b6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6d6:	6823      	ldr	r3, [r4, #0]
 800b6d8:	6922      	ldr	r2, [r4, #16]
 800b6da:	1a98      	subs	r0, r3, r2
 800b6dc:	6963      	ldr	r3, [r4, #20]
 800b6de:	b2f6      	uxtb	r6, r6
 800b6e0:	4283      	cmp	r3, r0
 800b6e2:	4637      	mov	r7, r6
 800b6e4:	dc05      	bgt.n	800b6f2 <__swbuf_r+0x4e>
 800b6e6:	4621      	mov	r1, r4
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	f7ff f995 	bl	800aa18 <_fflush_r>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d1ed      	bne.n	800b6ce <__swbuf_r+0x2a>
 800b6f2:	68a3      	ldr	r3, [r4, #8]
 800b6f4:	3b01      	subs	r3, #1
 800b6f6:	60a3      	str	r3, [r4, #8]
 800b6f8:	6823      	ldr	r3, [r4, #0]
 800b6fa:	1c5a      	adds	r2, r3, #1
 800b6fc:	6022      	str	r2, [r4, #0]
 800b6fe:	701e      	strb	r6, [r3, #0]
 800b700:	6962      	ldr	r2, [r4, #20]
 800b702:	1c43      	adds	r3, r0, #1
 800b704:	429a      	cmp	r2, r3
 800b706:	d004      	beq.n	800b712 <__swbuf_r+0x6e>
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	07db      	lsls	r3, r3, #31
 800b70c:	d5e1      	bpl.n	800b6d2 <__swbuf_r+0x2e>
 800b70e:	2e0a      	cmp	r6, #10
 800b710:	d1df      	bne.n	800b6d2 <__swbuf_r+0x2e>
 800b712:	4621      	mov	r1, r4
 800b714:	4628      	mov	r0, r5
 800b716:	f7ff f97f 	bl	800aa18 <_fflush_r>
 800b71a:	2800      	cmp	r0, #0
 800b71c:	d0d9      	beq.n	800b6d2 <__swbuf_r+0x2e>
 800b71e:	e7d6      	b.n	800b6ce <__swbuf_r+0x2a>

0800b720 <__swsetup_r>:
 800b720:	b538      	push	{r3, r4, r5, lr}
 800b722:	4b29      	ldr	r3, [pc, #164]	@ (800b7c8 <__swsetup_r+0xa8>)
 800b724:	4605      	mov	r5, r0
 800b726:	6818      	ldr	r0, [r3, #0]
 800b728:	460c      	mov	r4, r1
 800b72a:	b118      	cbz	r0, 800b734 <__swsetup_r+0x14>
 800b72c:	6a03      	ldr	r3, [r0, #32]
 800b72e:	b90b      	cbnz	r3, 800b734 <__swsetup_r+0x14>
 800b730:	f7fb ffdc 	bl	80076ec <__sinit>
 800b734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b738:	0719      	lsls	r1, r3, #28
 800b73a:	d422      	bmi.n	800b782 <__swsetup_r+0x62>
 800b73c:	06da      	lsls	r2, r3, #27
 800b73e:	d407      	bmi.n	800b750 <__swsetup_r+0x30>
 800b740:	2209      	movs	r2, #9
 800b742:	602a      	str	r2, [r5, #0]
 800b744:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	f04f 30ff 	mov.w	r0, #4294967295
 800b74e:	e033      	b.n	800b7b8 <__swsetup_r+0x98>
 800b750:	0758      	lsls	r0, r3, #29
 800b752:	d512      	bpl.n	800b77a <__swsetup_r+0x5a>
 800b754:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b756:	b141      	cbz	r1, 800b76a <__swsetup_r+0x4a>
 800b758:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b75c:	4299      	cmp	r1, r3
 800b75e:	d002      	beq.n	800b766 <__swsetup_r+0x46>
 800b760:	4628      	mov	r0, r5
 800b762:	f7fd f831 	bl	80087c8 <_free_r>
 800b766:	2300      	movs	r3, #0
 800b768:	6363      	str	r3, [r4, #52]	@ 0x34
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b770:	81a3      	strh	r3, [r4, #12]
 800b772:	2300      	movs	r3, #0
 800b774:	6063      	str	r3, [r4, #4]
 800b776:	6923      	ldr	r3, [r4, #16]
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	89a3      	ldrh	r3, [r4, #12]
 800b77c:	f043 0308 	orr.w	r3, r3, #8
 800b780:	81a3      	strh	r3, [r4, #12]
 800b782:	6923      	ldr	r3, [r4, #16]
 800b784:	b94b      	cbnz	r3, 800b79a <__swsetup_r+0x7a>
 800b786:	89a3      	ldrh	r3, [r4, #12]
 800b788:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b78c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b790:	d003      	beq.n	800b79a <__swsetup_r+0x7a>
 800b792:	4621      	mov	r1, r4
 800b794:	4628      	mov	r0, r5
 800b796:	f000 f88b 	bl	800b8b0 <__smakebuf_r>
 800b79a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b79e:	f013 0201 	ands.w	r2, r3, #1
 800b7a2:	d00a      	beq.n	800b7ba <__swsetup_r+0x9a>
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	60a2      	str	r2, [r4, #8]
 800b7a8:	6962      	ldr	r2, [r4, #20]
 800b7aa:	4252      	negs	r2, r2
 800b7ac:	61a2      	str	r2, [r4, #24]
 800b7ae:	6922      	ldr	r2, [r4, #16]
 800b7b0:	b942      	cbnz	r2, 800b7c4 <__swsetup_r+0xa4>
 800b7b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b7b6:	d1c5      	bne.n	800b744 <__swsetup_r+0x24>
 800b7b8:	bd38      	pop	{r3, r4, r5, pc}
 800b7ba:	0799      	lsls	r1, r3, #30
 800b7bc:	bf58      	it	pl
 800b7be:	6962      	ldrpl	r2, [r4, #20]
 800b7c0:	60a2      	str	r2, [r4, #8]
 800b7c2:	e7f4      	b.n	800b7ae <__swsetup_r+0x8e>
 800b7c4:	2000      	movs	r0, #0
 800b7c6:	e7f7      	b.n	800b7b8 <__swsetup_r+0x98>
 800b7c8:	20000030 	.word	0x20000030

0800b7cc <_raise_r>:
 800b7cc:	291f      	cmp	r1, #31
 800b7ce:	b538      	push	{r3, r4, r5, lr}
 800b7d0:	4605      	mov	r5, r0
 800b7d2:	460c      	mov	r4, r1
 800b7d4:	d904      	bls.n	800b7e0 <_raise_r+0x14>
 800b7d6:	2316      	movs	r3, #22
 800b7d8:	6003      	str	r3, [r0, #0]
 800b7da:	f04f 30ff 	mov.w	r0, #4294967295
 800b7de:	bd38      	pop	{r3, r4, r5, pc}
 800b7e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b7e2:	b112      	cbz	r2, 800b7ea <_raise_r+0x1e>
 800b7e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b7e8:	b94b      	cbnz	r3, 800b7fe <_raise_r+0x32>
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	f000 f830 	bl	800b850 <_getpid_r>
 800b7f0:	4622      	mov	r2, r4
 800b7f2:	4601      	mov	r1, r0
 800b7f4:	4628      	mov	r0, r5
 800b7f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7fa:	f000 b817 	b.w	800b82c <_kill_r>
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	d00a      	beq.n	800b818 <_raise_r+0x4c>
 800b802:	1c59      	adds	r1, r3, #1
 800b804:	d103      	bne.n	800b80e <_raise_r+0x42>
 800b806:	2316      	movs	r3, #22
 800b808:	6003      	str	r3, [r0, #0]
 800b80a:	2001      	movs	r0, #1
 800b80c:	e7e7      	b.n	800b7de <_raise_r+0x12>
 800b80e:	2100      	movs	r1, #0
 800b810:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b814:	4620      	mov	r0, r4
 800b816:	4798      	blx	r3
 800b818:	2000      	movs	r0, #0
 800b81a:	e7e0      	b.n	800b7de <_raise_r+0x12>

0800b81c <raise>:
 800b81c:	4b02      	ldr	r3, [pc, #8]	@ (800b828 <raise+0xc>)
 800b81e:	4601      	mov	r1, r0
 800b820:	6818      	ldr	r0, [r3, #0]
 800b822:	f7ff bfd3 	b.w	800b7cc <_raise_r>
 800b826:	bf00      	nop
 800b828:	20000030 	.word	0x20000030

0800b82c <_kill_r>:
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	4d07      	ldr	r5, [pc, #28]	@ (800b84c <_kill_r+0x20>)
 800b830:	2300      	movs	r3, #0
 800b832:	4604      	mov	r4, r0
 800b834:	4608      	mov	r0, r1
 800b836:	4611      	mov	r1, r2
 800b838:	602b      	str	r3, [r5, #0]
 800b83a:	f7f6 fea5 	bl	8002588 <_kill>
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	d102      	bne.n	800b848 <_kill_r+0x1c>
 800b842:	682b      	ldr	r3, [r5, #0]
 800b844:	b103      	cbz	r3, 800b848 <_kill_r+0x1c>
 800b846:	6023      	str	r3, [r4, #0]
 800b848:	bd38      	pop	{r3, r4, r5, pc}
 800b84a:	bf00      	nop
 800b84c:	20000c58 	.word	0x20000c58

0800b850 <_getpid_r>:
 800b850:	f7f6 be92 	b.w	8002578 <_getpid>

0800b854 <_malloc_usable_size_r>:
 800b854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b858:	1f18      	subs	r0, r3, #4
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	bfbc      	itt	lt
 800b85e:	580b      	ldrlt	r3, [r1, r0]
 800b860:	18c0      	addlt	r0, r0, r3
 800b862:	4770      	bx	lr

0800b864 <__swhatbuf_r>:
 800b864:	b570      	push	{r4, r5, r6, lr}
 800b866:	460c      	mov	r4, r1
 800b868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b86c:	2900      	cmp	r1, #0
 800b86e:	b096      	sub	sp, #88	@ 0x58
 800b870:	4615      	mov	r5, r2
 800b872:	461e      	mov	r6, r3
 800b874:	da0d      	bge.n	800b892 <__swhatbuf_r+0x2e>
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b87c:	f04f 0100 	mov.w	r1, #0
 800b880:	bf14      	ite	ne
 800b882:	2340      	movne	r3, #64	@ 0x40
 800b884:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b888:	2000      	movs	r0, #0
 800b88a:	6031      	str	r1, [r6, #0]
 800b88c:	602b      	str	r3, [r5, #0]
 800b88e:	b016      	add	sp, #88	@ 0x58
 800b890:	bd70      	pop	{r4, r5, r6, pc}
 800b892:	466a      	mov	r2, sp
 800b894:	f000 f848 	bl	800b928 <_fstat_r>
 800b898:	2800      	cmp	r0, #0
 800b89a:	dbec      	blt.n	800b876 <__swhatbuf_r+0x12>
 800b89c:	9901      	ldr	r1, [sp, #4]
 800b89e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8a6:	4259      	negs	r1, r3
 800b8a8:	4159      	adcs	r1, r3
 800b8aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8ae:	e7eb      	b.n	800b888 <__swhatbuf_r+0x24>

0800b8b0 <__smakebuf_r>:
 800b8b0:	898b      	ldrh	r3, [r1, #12]
 800b8b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8b4:	079d      	lsls	r5, r3, #30
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	460c      	mov	r4, r1
 800b8ba:	d507      	bpl.n	800b8cc <__smakebuf_r+0x1c>
 800b8bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8c0:	6023      	str	r3, [r4, #0]
 800b8c2:	6123      	str	r3, [r4, #16]
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	6163      	str	r3, [r4, #20]
 800b8c8:	b003      	add	sp, #12
 800b8ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8cc:	ab01      	add	r3, sp, #4
 800b8ce:	466a      	mov	r2, sp
 800b8d0:	f7ff ffc8 	bl	800b864 <__swhatbuf_r>
 800b8d4:	9f00      	ldr	r7, [sp, #0]
 800b8d6:	4605      	mov	r5, r0
 800b8d8:	4639      	mov	r1, r7
 800b8da:	4630      	mov	r0, r6
 800b8dc:	f7fc ffe8 	bl	80088b0 <_malloc_r>
 800b8e0:	b948      	cbnz	r0, 800b8f6 <__smakebuf_r+0x46>
 800b8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8e6:	059a      	lsls	r2, r3, #22
 800b8e8:	d4ee      	bmi.n	800b8c8 <__smakebuf_r+0x18>
 800b8ea:	f023 0303 	bic.w	r3, r3, #3
 800b8ee:	f043 0302 	orr.w	r3, r3, #2
 800b8f2:	81a3      	strh	r3, [r4, #12]
 800b8f4:	e7e2      	b.n	800b8bc <__smakebuf_r+0xc>
 800b8f6:	89a3      	ldrh	r3, [r4, #12]
 800b8f8:	6020      	str	r0, [r4, #0]
 800b8fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8fe:	81a3      	strh	r3, [r4, #12]
 800b900:	9b01      	ldr	r3, [sp, #4]
 800b902:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b906:	b15b      	cbz	r3, 800b920 <__smakebuf_r+0x70>
 800b908:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b90c:	4630      	mov	r0, r6
 800b90e:	f000 f81d 	bl	800b94c <_isatty_r>
 800b912:	b128      	cbz	r0, 800b920 <__smakebuf_r+0x70>
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	f023 0303 	bic.w	r3, r3, #3
 800b91a:	f043 0301 	orr.w	r3, r3, #1
 800b91e:	81a3      	strh	r3, [r4, #12]
 800b920:	89a3      	ldrh	r3, [r4, #12]
 800b922:	431d      	orrs	r5, r3
 800b924:	81a5      	strh	r5, [r4, #12]
 800b926:	e7cf      	b.n	800b8c8 <__smakebuf_r+0x18>

0800b928 <_fstat_r>:
 800b928:	b538      	push	{r3, r4, r5, lr}
 800b92a:	4d07      	ldr	r5, [pc, #28]	@ (800b948 <_fstat_r+0x20>)
 800b92c:	2300      	movs	r3, #0
 800b92e:	4604      	mov	r4, r0
 800b930:	4608      	mov	r0, r1
 800b932:	4611      	mov	r1, r2
 800b934:	602b      	str	r3, [r5, #0]
 800b936:	f7f6 fe87 	bl	8002648 <_fstat>
 800b93a:	1c43      	adds	r3, r0, #1
 800b93c:	d102      	bne.n	800b944 <_fstat_r+0x1c>
 800b93e:	682b      	ldr	r3, [r5, #0]
 800b940:	b103      	cbz	r3, 800b944 <_fstat_r+0x1c>
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	bd38      	pop	{r3, r4, r5, pc}
 800b946:	bf00      	nop
 800b948:	20000c58 	.word	0x20000c58

0800b94c <_isatty_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4d06      	ldr	r5, [pc, #24]	@ (800b968 <_isatty_r+0x1c>)
 800b950:	2300      	movs	r3, #0
 800b952:	4604      	mov	r4, r0
 800b954:	4608      	mov	r0, r1
 800b956:	602b      	str	r3, [r5, #0]
 800b958:	f7f6 fe86 	bl	8002668 <_isatty>
 800b95c:	1c43      	adds	r3, r0, #1
 800b95e:	d102      	bne.n	800b966 <_isatty_r+0x1a>
 800b960:	682b      	ldr	r3, [r5, #0]
 800b962:	b103      	cbz	r3, 800b966 <_isatty_r+0x1a>
 800b964:	6023      	str	r3, [r4, #0]
 800b966:	bd38      	pop	{r3, r4, r5, pc}
 800b968:	20000c58 	.word	0x20000c58

0800b96c <_init>:
 800b96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b96e:	bf00      	nop
 800b970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b972:	bc08      	pop	{r3}
 800b974:	469e      	mov	lr, r3
 800b976:	4770      	bx	lr

0800b978 <_fini>:
 800b978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b97a:	bf00      	nop
 800b97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b97e:	bc08      	pop	{r3}
 800b980:	469e      	mov	lr, r3
 800b982:	4770      	bx	lr
