# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_stmt_compare_padding
.inputs clock reset_n a_in[0] a_in[1] a_in[2] a_in[3] b_in
.outputs out1 out0[0] out0[1] out0[2] out0[3] out5 out6[0] out6[1] out6[2] out6[3] out7 out8[0] out8[1] out8[2] out8[3]
.subckt $reduce_or A[0]=a_in_$eq_A_1_Y_$pmux_S_S_6 A[1]=a_in_$eq_A_1_Y_$pmux_S_S_5 A[2]=a_in_$eq_A_1_Y_$pmux_S_S_4 A[3]=a_in_$eq_A_1_Y_$pmux_S_S_3 A[4]=a_in_$eq_A_1_Y_$pmux_S_S_2 A[5]=a_in_$eq_A_1_Y_$pmux_S_S_1 A[6]=a_in_$eq_A_1_Y_$pmux_S_S A[7]=a_in_$eq_A_1_Y Y=$auto$rtlil.cc:2131:ReduceOr$55
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=$auto$rtlil.cc:2131:ReduceOr$55 Y=$auto$rtlil.cc:2127:Not$57
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $or A=a_in_$eq_A_1_Y_$pmux_S_S_5 B=a_in_$eq_A_1_Y_$pmux_S_S_6 Y=$auto$rtlil.cc:2158:Or$63
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $or A=a_in_$eq_A_1_Y_$pmux_S_S_1 B=a_in_$eq_A_1_Y_$pmux_S_S_2 Y=$auto$rtlil.cc:2158:Or$73
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=a_in_$eq_A_1_Y_$pmux_S_S_3 A[1]=a_in_$eq_A_1_Y_$pmux_S_S_4 A[2]=$auto$rtlil.cc:2158:Or$63 Y=$auto$rtlil.cc:2131:ReduceOr$77
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $mux A=$true B=$false S=b_in Y=$auto$rtlil.cc:2224:Mux$53
.param WIDTH 00000000000000000000000000000001
.subckt $mux A[0]=$true A[1]=$false A[2]=$false A[3]=$true B[0]=$false B[1]=$false B[2]=$false B[3]=$true S=a_in_$eq_A_1_Y_$pmux_S_S_6 Y[0]=$auto$rtlil.cc:2224:Mux$59[0] Y[1]=$auto$rtlil.cc:2224:Mux$59[1] Y[2]=$auto$rtlil.cc:2224:Mux$59[2] Y[3]=$auto$rtlil.cc:2224:Mux$59[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$true A[1]=$true A[2]=$false A[3]=$true B[0]=$false B[1]=$true B[2]=$false B[3]=$true S=a_in_$eq_A_1_Y_$pmux_S_S_4 Y[0]=$auto$rtlil.cc:2224:Mux$61[0] Y[1]=$auto$rtlil.cc:2224:Mux$61[1] Y[2]=$auto$rtlil.cc:2224:Mux$61[2] Y[3]=$auto$rtlil.cc:2224:Mux$61[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$61[0] A[1]=$auto$rtlil.cc:2224:Mux$61[1] A[2]=$auto$rtlil.cc:2224:Mux$61[2] A[3]=$auto$rtlil.cc:2224:Mux$61[3] B[0]=$auto$rtlil.cc:2224:Mux$59[0] B[1]=$auto$rtlil.cc:2224:Mux$59[1] B[2]=$auto$rtlil.cc:2224:Mux$59[2] B[3]=$auto$rtlil.cc:2224:Mux$59[3] S=$auto$rtlil.cc:2158:Or$63 Y[0]=$auto$rtlil.cc:2224:Mux$65[0] Y[1]=$auto$rtlil.cc:2224:Mux$65[1] Y[2]=$auto$rtlil.cc:2224:Mux$65[2] Y[3]=$auto$rtlil.cc:2224:Mux$65[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$true A[1]=$false A[2]=$true A[3]=$true B[0]=$false B[1]=$false B[2]=$true B[3]=$true S=a_in_$eq_A_1_Y_$pmux_S_S_2 Y[0]=$auto$rtlil.cc:2224:Mux$67[0] Y[1]=$auto$rtlil.cc:2224:Mux$67[1] Y[2]=$auto$rtlil.cc:2224:Mux$67[2] Y[3]=$auto$rtlil.cc:2224:Mux$67[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$false A[1]=$false A[2]=$false A[3]=$false B[0]=$true B[1]=$true B[2]=$true B[3]=$true S=a_in_$eq_A_1_Y Y[0]=$auto$rtlil.cc:2224:Mux$69[0] Y[1]=$auto$rtlil.cc:2224:Mux$69[1] Y[2]=$auto$rtlil.cc:2224:Mux$69[2] Y[3]=$auto$rtlil.cc:2224:Mux$69[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$69[0] A[1]=$auto$rtlil.cc:2224:Mux$69[1] A[2]=$auto$rtlil.cc:2224:Mux$69[2] A[3]=$auto$rtlil.cc:2224:Mux$69[3] B[0]=$false B[1]=$true B[2]=$true B[3]=$true S=a_in_$eq_A_1_Y_$pmux_S_S Y[0]=$auto$rtlil.cc:2224:Mux$71[0] Y[1]=$auto$rtlil.cc:2224:Mux$71[1] Y[2]=$auto$rtlil.cc:2224:Mux$71[2] Y[3]=$auto$rtlil.cc:2224:Mux$71[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$71[0] A[1]=$auto$rtlil.cc:2224:Mux$71[1] A[2]=$auto$rtlil.cc:2224:Mux$71[2] A[3]=$auto$rtlil.cc:2224:Mux$71[3] B[0]=$auto$rtlil.cc:2224:Mux$67[0] B[1]=$auto$rtlil.cc:2224:Mux$67[1] B[2]=$auto$rtlil.cc:2224:Mux$67[2] B[3]=$auto$rtlil.cc:2224:Mux$67[3] S=$auto$rtlil.cc:2158:Or$73 Y[0]=$auto$rtlil.cc:2224:Mux$75[0] Y[1]=$auto$rtlil.cc:2224:Mux$75[1] Y[2]=$auto$rtlil.cc:2224:Mux$75[2] Y[3]=$auto$rtlil.cc:2224:Mux$75[3]
.param WIDTH 00000000000000000000000000000100
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$75[0] A[1]=$auto$rtlil.cc:2224:Mux$75[1] A[2]=$auto$rtlil.cc:2224:Mux$75[2] A[3]=$auto$rtlil.cc:2224:Mux$75[3] B[0]=$auto$rtlil.cc:2224:Mux$65[0] B[1]=$auto$rtlil.cc:2224:Mux$65[1] B[2]=$auto$rtlil.cc:2224:Mux$65[2] B[3]=$auto$rtlil.cc:2224:Mux$65[3] S=$auto$rtlil.cc:2131:ReduceOr$77 Y[0]=$auto$rtlil.cc:2224:Mux$79[0] Y[1]=$auto$rtlil.cc:2224:Mux$79[1] Y[2]=$auto$rtlil.cc:2224:Mux$79[2] Y[3]=$auto$rtlil.cc:2224:Mux$79[3]
.param WIDTH 00000000000000000000000000000100
.subckt $logic_not A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] Y=a_in_$eq_A_1_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$true B[1]=$false B[2]=$false B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$false B[1]=$true B[2]=$false B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$true B[1]=$true B[2]=$false B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_2
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$false B[1]=$false B[2]=$true B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_3
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$true B[1]=$false B[2]=$true B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_4
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$false B[1]=$true B[2]=$true B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_5
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=a_in[0] A[1]=a_in[1] A[2]=a_in[2] A[3]=a_in[3] B[0]=$true B[1]=$true B[2]=$true B[3]=$false Y=a_in_$eq_A_1_Y_$pmux_S_S_6
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000100
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000100
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=b_in Y=b_in_$eq_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $mux A=$true B=$false S=b_in Y=out5_$dff_Q_D
.param WIDTH 00000000000000000000000000000001
.subckt $mux A[0]=$true A[1]=$false A[2]=$false A[3]=$false B[0]=$false B[1]=$false B[2]=$false B[3]=$false S=b_in Y[0]=b_in_$mux_S_1_Y[0] Y[1]=b_in_$mux_S_1_Y[1] Y[2]=b_in_$mux_S_1_Y[2] Y[3]=b_in_$mux_S_1_Y[3]
.param WIDTH 00000000000000000000000000000100
.subckt $dff CLK=clock D[0]=a_in_$eq_A_1_Y_$pmux_S_Y[0] D[1]=a_in_$eq_A_1_Y_$pmux_S_Y[1] D[2]=a_in_$eq_A_1_Y_$pmux_S_Y[2] D[3]=a_in_$eq_A_1_Y_$pmux_S_Y[3] Q[0]=out0[0] Q[1]=out0[1] Q[2]=out0[2] Q[3]=out0[3]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000100
.subckt $dff CLK=clock D=out1_$dff_Q_D Q=out1
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=clock D=out5_$dff_Q_D Q=out5
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=clock D[0]=b_in_$mux_S_1_Y[0] D[1]=b_in_$mux_S_1_Y[1] D[2]=b_in_$mux_S_1_Y[2] D[3]=b_in_$mux_S_1_Y[3] Q[0]=out6[0] Q[1]=out6[1] Q[2]=out6[2] Q[3]=out6[3]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000100
.subckt $sdff CLK=clock D=$false Q=out8[0] SRST=a_in_$eq_A_1_Y
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000001
.param SRST_VALUE 1
.param WIDTH 00000000000000000000000000000001
.names a_in_$eq_A_1_Y a_in_$eq_A_Y
1 1
.names $true out7
1 1
.names $false out8[1]
1 1
.names $false out8[2]
1 1
.names $false out8[3]
1 1
.names $auto$rtlil.cc:2224:Mux$53 out1_$dff_Q_D
1 1
.names $auto$rtlil.cc:2224:Mux$79[0] a_in_$eq_A_1_Y_$pmux_S_Y[0]
1 1
.names $auto$rtlil.cc:2224:Mux$79[1] a_in_$eq_A_1_Y_$pmux_S_Y[1]
1 1
.names $auto$rtlil.cc:2224:Mux$79[2] a_in_$eq_A_1_Y_$pmux_S_Y[2]
1 1
.names $auto$rtlil.cc:2224:Mux$79[3] a_in_$eq_A_1_Y_$pmux_S_Y[3]
1 1
.end
