Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:30:49 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.232ns (26.394%)  route 0.647ns (73.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.232     4.178    fi0/fifo_1/ram1/q_b_reg[134]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.647     4.825    fo/fifo_3/ram3/temp_a[134]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.247     4.583    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.232ns (26.852%)  route 0.632ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.232     4.178    fi0/fifo_1/ram1/q_b_reg[132]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.632     4.810    fo/fifo_3/ram3/temp_a[132]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.244     4.586    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.232ns (33.048%)  route 0.470ns (66.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.232     4.341    fi0/fifo_1/ram1/q_b_reg[40]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.470     4.811    fo/fifo_3/ram3/temp_a[40]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.244     4.590    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.489%)  route 0.670ns (72.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.254     4.200    fi0/fifo_1/ram1/q_b_reg[135]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.670     4.870    fo/fifo_3/ram3/temp_a[135]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.168     4.662    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.254ns (27.669%)  route 0.664ns (72.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.254     4.200    fi0/fifo_1/ram1/q_b_reg[133]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.664     4.864    fo/fifo_3/ram3/temp_a[133]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.168     4.662    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.851%)  route 0.658ns (72.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y157        net (fo=387, unset)          1.163     3.945    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE (Prop_fdre_C_Q)         0.254     4.199    fi0/fifo_1/ram1/q_b_reg[127]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.658     4.857    fo/fifo_3/ram3/temp_a[127]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.168     4.662    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.867%)  route 0.496ns (66.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y145        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[47]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.496     4.859    fo/fifo_3/ram3/temp_a[47]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.254ns (34.003%)  route 0.493ns (65.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y145        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[43]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.493     4.856    fo/fifo_3/ram3/temp_a[43]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.254ns (34.003%)  route 0.493ns (65.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y145        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[45]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.493     4.856    fo/fifo_3/ram3/temp_a[45]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.254ns (28.128%)  route 0.649ns (71.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.254     4.200    fi0/fifo_1/ram1/q_b_reg[137]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.649     4.849    fo/fifo_3/ram3/temp_a[137]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.168     4.662    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.232ns (28.121%)  route 0.593ns (71.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y157        net (fo=387, unset)          1.163     3.945    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE (Prop_fdre_C_Q)         0.232     4.177    fi0/fifo_1/ram1/q_b_reg[126]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.593     4.770    fo/fifo_3/ram3/temp_a[126]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.244     4.586    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.302ns (28.277%)  route 0.766ns (71.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 4.629 - 1.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          1.172     3.954    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.216     4.170    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X23Y151        net (fo=214, unset)          0.634     4.804    fi0/fifo_1/wp_reg__0[2]
    SLICE_X23Y151        LUT5 (Prop_lut5_I0_O)        0.043     4.847    fi0/fifo_1/full_r_i_2/O
    SLICE_X23Y151        net (fo=1, unset)            0.132     4.979    fi0/fifo_1/n_0_full_r_i_2
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.043     5.022    fi0/fifo_1/full_r_i_1/O
    SLICE_X23Y151        net (fo=1, routed)           0.000     5.022    fi0/fifo_1/n_0_full_r_i_1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    SLICE_X23Y151        net (fo=387, unset)          1.062     4.629    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.844    
                         clock uncertainty           -0.035     4.808    
    SLICE_X23Y151        FDRE (Setup_fdre_C_D)        0.031     4.839    fi0/fifo_1/full_r_reg
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.232ns (35.098%)  route 0.429ns (64.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.232     4.341    fi0/fifo_1/ram1/q_b_reg[32]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.429     4.770    fo/fifo_3/ram3/temp_a[32]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.247     4.587    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.587    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.216ns (31.811%)  route 0.463ns (68.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X23Y154        net (fo=387, unset)          1.175     3.957    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDRE (Prop_fdre_C_Q)         0.216     4.173    fo/fifo_3/rp_reg[2]/Q
    RAMB36_X1Y32         net (fo=7, unset)            0.463     4.636    fo/fifo_3/ram3/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     4.455    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.232ns (35.528%)  route 0.421ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y147        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y147        FDRE (Prop_fdre_C_Q)         0.232     4.341    fi0/fifo_1/ram1/q_b_reg[26]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.421     4.762    fo/fifo_3/ram3/temp_a[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[26])
                                                     -0.247     4.587    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.587    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.216ns (31.905%)  route 0.461ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X1Y30         net (fo=8, unset)            0.461     4.630    fo/fifo_3/ram3/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     4.459    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.216ns (31.905%)  route 0.461ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X1Y30         net (fo=6, unset)            0.461     4.630    fo/fifo_3/ram3/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375     4.459    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.232ns (28.677%)  route 0.577ns (71.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X38Y154        net (fo=387, unset)          1.164     3.946    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.232     4.178    fi0/fifo_1/ram1/q_b_reg[136]/Q
    RAMB36_X1Y32         net (fo=1, unset)            0.577     4.755    fo/fifo_3/ram3/temp_a[136]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.244     4.586    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.232ns (35.858%)  route 0.415ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y147        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y147        FDRE (Prop_fdre_C_Q)         0.232     4.341    fi0/fifo_1/ram1/q_b_reg[24]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.415     4.756    fo/fifo_3/ram3/temp_a[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[24])
                                                     -0.244     4.590    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.216ns (32.628%)  route 0.446ns (67.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X1Y32         net (fo=6, unset)            0.446     4.615    fo/fifo_3/ram3/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375     4.455    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.232ns (36.307%)  route 0.407ns (63.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.232     4.341    fi0/fifo_1/ram1/q_b_reg[34]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.407     4.748    fo/fifo_3/ram3/temp_a[34]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.244     4.590    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.254ns (35.574%)  route 0.460ns (64.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[31]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.460     4.823    fo/fifo_3/ram3/temp_a[31]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[31])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.216ns (32.877%)  route 0.441ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X1Y32         net (fo=8, unset)            0.441     4.610    fo/fifo_3/ram3/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     4.455    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.216ns (33.028%)  route 0.438ns (66.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X1Y32         net (fo=9, unset)            0.438     4.607    fo/fifo_3/ram3/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.375     4.455    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.216ns (32.877%)  route 0.441ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y156        net (fo=387, unset)          1.171     3.953    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.216     4.169    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X1Y30         net (fo=9, unset)            0.441     4.610    fo/fifo_3/ram3/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.375     4.459    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.216ns (33.028%)  route 0.438ns (66.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 4.651 - 1.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y158        net (fo=387, unset)          1.170     3.952    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.216     4.168    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X1Y32         net (fo=5, unset)            0.438     4.606    fo/fifo_3/ram3/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y32         net (fo=387, unset)          1.084     4.651    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.866    
                         clock uncertainty           -0.035     4.830    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.375     4.455    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.254ns (36.080%)  route 0.450ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[37]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.450     4.813    fo/fifo_3/ram3/temp_a[37]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.254ns (36.080%)  route 0.450ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[39]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.450     4.813    fo/fifo_3/ram3/temp_a[39]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.254ns (36.131%)  route 0.449ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X20Y146        net (fo=387, unset)          1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363    fi0/fifo_1/ram1/q_b_reg[41]/Q
    RAMB36_X1Y30         net (fo=1, unset)            0.449     4.812    fo/fifo_3/ram3/temp_a[41]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.168     4.666    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.216ns (33.129%)  route 0.436ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 4.655 - 1.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    CLK_IBUF_BUFG_inst/O
    SLICE_X25Y158        net (fo=387, unset)          1.170     3.952    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.216     4.168    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X1Y30         net (fo=5, unset)            0.436     4.604    fo/fifo_3/ram3/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000    
    AL31                                              0.000     1.000    CLK
    AL31                 net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567    CLK_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=387, unset)          1.088     4.655    fo/fifo_3/ram3/CLK_IBUF_BUFG
                         clock pessimism              0.214     4.870    
                         clock uncertainty           -0.035     4.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.375     4.459    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                 -0.144    




