Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matmul_partition_top glbl -Oenable_linking_all_libraries -prj matmul_partition.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s matmul_partition -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_19_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_19_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matmul_partition_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_17_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_17_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_31ns_32ns_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_11_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_11_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_25_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_25_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_31ns_63ns_94_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_23_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_23_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_33_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_33_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_13_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_13_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_readA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_31_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_31_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_7_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_7_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_C_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_C_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_9_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_9_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_29_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_29_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_21_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_21_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_writeC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_writeC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_27_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_27_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_A_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_A_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_15_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_15_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_readB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matmul_partition_A_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matmul_partition_C_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matmul_partition_flow_control_lo...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_mul_32s_32s_32_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_9_2_3...
Compiling module xil_defaultlib.matmul_partition_sparsemux_7_2_3...
Compiling module xil_defaultlib.matmul_partition_sparsemux_33_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_31_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_29_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_27_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_25_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_23_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_21_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_19_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_17_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_15_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_13_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_11_3_...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_control_s_axi
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_mem(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_stor...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_mem(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_load...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_burs...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_thro...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_writ...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_read...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi(CONS...
Compiling module xil_defaultlib.matmul_partition_mul_31ns_32ns_6...
Compiling module xil_defaultlib.matmul_partition_mul_31ns_63ns_9...
Compiling module xil_defaultlib.matmul_partition
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matmul_partition_top
Compiling module work.glbl
Built simulation snapshot matmul_partition
