-- generated by newgenasym Thu Apr 23 10:47:23 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity qrw025a0a41_h is
    port (    
	\case\:    INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\on/off\:  INOUT  STD_LOGIC;    
	\sense+\:  INOUT  STD_LOGIC;    
	\sense-\:  INOUT  STD_LOGIC;    
	TRIM:      INOUT  STD_LOGIC;    
	\vi+\:     INOUT  STD_LOGIC;    
	\vi-\:     INOUT  STD_LOGIC;    
	\vo+\:     INOUT  STD_LOGIC;    
	\vo-\:     INOUT  STD_LOGIC);
end qrw025a0a41_h;
