

================================================================
== Vitis HLS Report for 'muls_Pipeline_VITIS_LOOP_101_2'
================================================================
* Date:           Mon Jun 12 16:50:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       94|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      286|      156|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|      335|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      621|      368|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U30  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   6|  286| 156|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |l_outCount_3_fu_268_p2            |         +|   0|  0|  39|          32|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln130_fu_257_p2              |      icmp|   0|  0|  15|          22|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |l_outCount_2_fu_239_p3            |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  94|          59|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |empty_fu_80                       |   9|          2|   32|         64|
    |l_aVal_fu_84                      |   9|          2|   32|         64|
    |l_dataA_0_blk_n                   |   9|          2|    1|          2|
    |l_dataB_0_blk_n                   |   9|          2|    1|          2|
    |l_dataB_1_blk_n                   |   9|          2|    1|          2|
    |l_mul1_blk_n                      |   9|          2|    1|          2|
    |l_outCount_fu_76                  |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  102|        236|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataIn_assign_4_reg_385           |  32|   0|   32|          0|
    |DataIn_assign_5_reg_380           |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_fu_80                       |  32|   0|   32|          0|
    |icmp_ln130_reg_390                |   1|   0|    1|          0|
    |l_aVal_fu_84                      |  32|   0|   32|          0|
    |l_outCount_fu_76                  |  32|   0|   32|          0|
    |l_val_7_reg_355                   |  32|   0|   32|          0|
    |l_val_reg_350                     |  32|   0|   32|          0|
    |p_Result_s_reg_345                |   1|   0|    1|          0|
    |tmp5_reg_340                      |  32|   0|   32|          0|
    |trunc_ln628_reg_336               |   1|   0|    1|          0|
    |p_Result_s_reg_345                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 335|  32|  272|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  muls_Pipeline_VITIS_LOOP_101_2|  return value|
|l_dataA_0_dout                |   in|   34|     ap_fifo|                       l_dataA_0|       pointer|
|l_dataA_0_num_data_valid      |   in|    3|     ap_fifo|                       l_dataA_0|       pointer|
|l_dataA_0_fifo_cap            |   in|    3|     ap_fifo|                       l_dataA_0|       pointer|
|l_dataA_0_empty_n             |   in|    1|     ap_fifo|                       l_dataA_0|       pointer|
|l_dataA_0_read                |  out|    1|     ap_fifo|                       l_dataA_0|       pointer|
|l_dataB_0_dout                |   in|   64|     ap_fifo|                       l_dataB_0|       pointer|
|l_dataB_0_num_data_valid      |   in|    3|     ap_fifo|                       l_dataB_0|       pointer|
|l_dataB_0_fifo_cap            |   in|    3|     ap_fifo|                       l_dataB_0|       pointer|
|l_dataB_0_empty_n             |   in|    1|     ap_fifo|                       l_dataB_0|       pointer|
|l_dataB_0_read                |  out|    1|     ap_fifo|                       l_dataB_0|       pointer|
|l_dataB_1_din                 |  out|   64|     ap_fifo|                       l_dataB_1|       pointer|
|l_dataB_1_num_data_valid      |   in|    2|     ap_fifo|                       l_dataB_1|       pointer|
|l_dataB_1_fifo_cap            |   in|    2|     ap_fifo|                       l_dataB_1|       pointer|
|l_dataB_1_full_n              |   in|    1|     ap_fifo|                       l_dataB_1|       pointer|
|l_dataB_1_write               |  out|    1|     ap_fifo|                       l_dataB_1|       pointer|
|l_mul1_din                    |  out|   64|     ap_fifo|                          l_mul1|       pointer|
|l_mul1_num_data_valid         |   in|    2|     ap_fifo|                          l_mul1|       pointer|
|l_mul1_fifo_cap               |   in|    2|     ap_fifo|                          l_mul1|       pointer|
|l_mul1_full_n                 |   in|    1|     ap_fifo|                          l_mul1|       pointer|
|l_mul1_write                  |  out|    1|     ap_fifo|                          l_mul1|       pointer|
|l_Tc_m_Sreg_Array_2_address0  |  out|    1|   ap_memory|             l_Tc_m_Sreg_Array_2|         array|
|l_Tc_m_Sreg_Array_2_ce0       |  out|    1|   ap_memory|             l_Tc_m_Sreg_Array_2|         array|
|l_Tc_m_Sreg_Array_2_we0       |  out|    1|   ap_memory|             l_Tc_m_Sreg_Array_2|         array|
|l_Tc_m_Sreg_Array_2_d0        |  out|   32|   ap_memory|             l_Tc_m_Sreg_Array_2|         array|
|l_Tc_m_Sreg_Array_2_q0        |   in|   32|   ap_memory|             l_Tc_m_Sreg_Array_2|         array|
|l_Tc_m_Sreg_Array_address0    |  out|    1|   ap_memory|               l_Tc_m_Sreg_Array|         array|
|l_Tc_m_Sreg_Array_ce0         |  out|    1|   ap_memory|               l_Tc_m_Sreg_Array|         array|
|l_Tc_m_Sreg_Array_we0         |  out|    1|   ap_memory|               l_Tc_m_Sreg_Array|         array|
|l_Tc_m_Sreg_Array_d0          |  out|   32|   ap_memory|               l_Tc_m_Sreg_Array|         array|
|l_Tc_m_Sreg_Array_q0          |   in|   32|   ap_memory|               l_Tc_m_Sreg_Array|         array|
|l_flush_Array_address0        |  out|    1|   ap_memory|                   l_flush_Array|         array|
|l_flush_Array_ce0             |  out|    1|   ap_memory|                   l_flush_Array|         array|
|l_flush_Array_we0             |  out|    1|   ap_memory|                   l_flush_Array|         array|
|l_flush_Array_d0              |  out|    1|   ap_memory|                   l_flush_Array|         array|
|l_flush_Array_q0              |   in|    1|   ap_memory|                   l_flush_Array|         array|
+------------------------------+-----+-----+------------+--------------------------------+--------------+

