// Seed: 4139898826
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  genvar id_9;
  id_10 :
  assert property (@(posedge -1) 1)
  else $unsigned(57);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd63,
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd40,
    parameter id_7 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4
  );
  input wire _id_6;
  inout wire _id_5;
  output wand id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3  ==  id_6 : id_7  ==  id_5] id_8;
endmodule
