<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20032): Parallel compilation is enabled and will use up to 4 processors</li><li class="info_message">Info (119006): Selected device EP4CE10F17C8 for design &quot;riscv&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device EP4CE6F17C8 is compatible</li><li class="info_message">Info (176445): Device EP4CE15F17C8 is compatible</li><li class="info_message">Info (176445): Device EP4CE22F17C8 is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 5 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1</li><li class="info_message">Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2</li><li class="info_message">Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1</li><li class="info_message">Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2</li><li class="info_message">Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16</li></ul></li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="critical_warning_message">Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.</li><li class="warning_message">Warning (335093): The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the &quot;User-Specified and Inferred Latches&quot; table in the Analysis &amp; Synthesis report.</li><li class="critical_warning_message">Critical Warning (332012): Synopsys Design Constraints File file not found: &apos;riscv.sdc&apos;. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.</li><li class="info_message">Info (332144): No user constrained base clocks found in the design</li><li class="info_message">Info (332143): No user constrained clock uncertainty found in the design. Calling &quot;derive_clock_uncertainty&quot;</li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.</li><li class="info_message">Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.</li><li class="info_message">Info (176353): Automatically promoted node clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 2<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|w_data_reg[1] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 25</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|r_data_o[1] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 81</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|w_data_reg[0] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 25</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|r_data_o[0] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 81</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|r_data_o[6] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 81</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|w_data_reg[6] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 25</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|w_data_reg[2] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 25</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|r_data_o[2] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 81</li><li class="info_message">Info (176357): Destination node rom:rom_inst|dual_ram:rom_32bit|w_data_reg[5] File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 25</li><li class="info_message">Info (176358): Non-global destination nodes limited to 10 nodes</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node open_risc_v:open_risc_v_inst|id:id_inst|Selector33~1  File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 57<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 3<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node debug_button_debounce:debug_button_debounce_inst|led_debug~0 File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 7</li><li class="info_message">Info (176357): Destination node debug_button_debounce:debug_button_debounce_inst|led_debug~1 File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 7</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|regs:regs_inst|reg2_rdata_o[2]~0 File: F:/bz_riscv/phase4_debug_led/rtl/regs.v Line: 10</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4|always0~0</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~0 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~1 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~2 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~3 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~4 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176357): Destination node open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1|data_o~5 File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 11</li><li class="info_message">Info (176358): Non-global destination nodes limited to 10 nodes</li></ul></li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176219): No registers were packed into other blocks</li></ul></li><li class="info_message">Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement<ul><li class="info_message">Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)<ul><li class="info_message">Info (176212): I/O standards used: 2.5 V.</li></ul></li></ul></li><li class="info_message">Info (176215): I/O bank details before I/O pin placement<ul><li class="info_message">Info (176214): Statistics of I/O banks<ul><li class="info_message">Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available</li><li class="info_message">Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available</li><li class="info_message">Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available</li><li class="info_message">Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available</li><li class="info_message">Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available</li><li class="info_message">Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available</li><li class="info_message">Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available</li><li class="info_message">Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available</li></ul></li></ul></li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02</li><li class="info_message">Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:08</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170089): 2e+03 ns of routing delay (approximately 7.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 22% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24</li></ul></li><li class="info_message">Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the &quot;Estimated Delay Added for Hold Timing&quot; section in the Fitter report.</li><li class="info_message">Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info (170201): Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:01:33</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 7.81 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02</li><li class="info_message">Info (144001): Generated suppressed messages file F:/bz_riscv/phase4_debug_led/quartus_prj/output_files/riscv.fit.smsg</li><li class="info_message">Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings<ul><li class="info_message">Info: Peak virtual memory: 5546 megabytes</li><li class="info_message">Info: Processing ended: Fri May 06 17:08:53 2022</li><li class="info_message">Info: Elapsed time: 00:01:51</li><li class="info_message">Info: Total CPU time (on all processors): 00:02:04</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
