
STM32F4_DSP_4_MEMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a078  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800a200  0800a200  0001a200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2d0  0800a2d0  00020494  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2d0  0800a2d0  0001a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2d8  0800a2d8  00020494  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2d8  0800a2d8  0001a2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2dc  0800a2dc  0001a2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000494  20000000  0800a2e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020494  2**0
                  CONTENTS
 10 .bss          00008954  20000494  20000494  00020494  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008de8  20008de8  00020494  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020494  2**0
                  CONTENTS, READONLY
 13 .comment      000000c2  00000000  00000000  000204c4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001376e  00000000  00000000  00020586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003320  00000000  00000000  00033cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011c0  00000000  00000000  00037018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d98  00000000  00000000  000381d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022cab  00000000  00000000  00038f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001676b  00000000  00000000  0005bc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cbbd4  00000000  00000000  00072386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004d08  00000000  00000000  0013df5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  00142c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000494 	.word	0x20000494
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a1e8 	.word	0x0800a1e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000498 	.word	0x20000498
 80001c4:	0800a1e8 	.word	0x0800a1e8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c8:	f001 ff82 	bl	80023d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004cc:	f000 f844 	bl	8000558 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004d0:	f000 f8ac 	bl	800062c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f000 f9fa 	bl	80008cc <MX_GPIO_Init>
  MX_DMA_Init();
 80004d8:	f000 f9d0 	bl	800087c <MX_DMA_Init>
  MX_I2C1_Init();
 80004dc:	f000 f8de 	bl	800069c <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e0:	f000 f938 	bl	8000754 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e4:	f000 f966 	bl	80007b4 <MX_SPI1_Init>
  MX_I2S2_Init();
 80004e8:	f000 f906 	bl	80006f8 <MX_I2S2_Init>
  MX_USB_OTG_FS_PCD_Init();
 80004ec:	f000 f998 	bl	8000820 <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 80004f0:	f000 f8b8 	bl	8000664 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 80004f4:	f007 fb02 	bl	8007afc <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */

  	  /*** Init wave rec. Audio freq. to be configured for the I2S peripheral. ***/
      if(BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
 80004f8:	2201      	movs	r2, #1
 80004fa:	2110      	movs	r1, #16
 80004fc:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8000500:	f001 fccc 	bl	8001e9c <BSP_AUDIO_IN_Init>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <main+0x4a>
      {
    	  Error_Handler();
 800050a:	f000 fb31 	bl	8000b70 <Error_Handler>
      }

      /*** Init Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
      if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 70, SAMPLING_FREQ) != AUDIO_OK)
 800050e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000512:	2146      	movs	r1, #70	; 0x46
 8000514:	2004      	movs	r0, #4
 8000516:	f001 fab9 	bl	8001a8c <BSP_AUDIO_OUT_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <main+0x60>
      {
    	  Error_Handler();
 8000520:	f000 fb26 	bl	8000b70 <Error_Handler>
      }

      /*** Start Audio recording ***/
      BSP_AUDIO_IN_Record((uint16_t*)&InternalBuffer[0], INTERNAL_BUFF_SIZE);
 8000524:	2180      	movs	r1, #128	; 0x80
 8000526:	4809      	ldr	r0, [pc, #36]	; (800054c <main+0x88>)
 8000528:	f001 fce2 	bl	8001ef0 <BSP_AUDIO_IN_Record>

      /*** Start Audio play ***/
      BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], OUTPUT_BUFFER_SIZE);
 800052c:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000530:	4807      	ldr	r0, [pc, #28]	; (8000550 <main+0x8c>)
 8000532:	f001 faf9 	bl	8001b28 <BSP_AUDIO_OUT_Play>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000536:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800053a:	4806      	ldr	r0, [pc, #24]	; (8000554 <main+0x90>)
 800053c:	f002 ff8b 	bl	8003456 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000540:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000544:	f001 ffb6 	bl	80024b4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000548:	e7f5      	b.n	8000536 <main+0x72>
 800054a:	bf00      	nop
 800054c:	20000bc4 	.word	0x20000bc4
 8000550:	20000d04 	.word	0x20000d04
 8000554:	40020c00 	.word	0x40020c00

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b094      	sub	sp, #80	; 0x50
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0320 	add.w	r3, r7, #32
 8000562:	2230      	movs	r2, #48	; 0x30
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f009 fa18 	bl	800999c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	f107 030c 	add.w	r3, r7, #12
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
 800057a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800057c:	2300      	movs	r3, #0
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	4b28      	ldr	r3, [pc, #160]	; (8000624 <SystemClock_Config+0xcc>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000584:	4a27      	ldr	r2, [pc, #156]	; (8000624 <SystemClock_Config+0xcc>)
 8000586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800058a:	6413      	str	r3, [r2, #64]	; 0x40
 800058c:	4b25      	ldr	r3, [pc, #148]	; (8000624 <SystemClock_Config+0xcc>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000594:	60bb      	str	r3, [r7, #8]
 8000596:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000598:	2300      	movs	r3, #0
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	4b22      	ldr	r3, [pc, #136]	; (8000628 <SystemClock_Config+0xd0>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a21      	ldr	r2, [pc, #132]	; (8000628 <SystemClock_Config+0xd0>)
 80005a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	4b1f      	ldr	r3, [pc, #124]	; (8000628 <SystemClock_Config+0xd0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005b0:	607b      	str	r3, [r7, #4]
 80005b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b4:	2301      	movs	r3, #1
 80005b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005be:	2302      	movs	r3, #2
 80005c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005c8:	2308      	movs	r3, #8
 80005ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005cc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d2:	2302      	movs	r3, #2
 80005d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005d6:	2307      	movs	r3, #7
 80005d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	4618      	mov	r0, r3
 80005e0:	f005 fdf4 	bl	80061cc <HAL_RCC_OscConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ea:	f000 fac1 	bl	8000b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ee:	230f      	movs	r3, #15
 80005f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f2:	2302      	movs	r3, #2
 80005f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000604:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000606:	f107 030c 	add.w	r3, r7, #12
 800060a:	2105      	movs	r1, #5
 800060c:	4618      	mov	r0, r3
 800060e:	f006 f855 	bl	80066bc <HAL_RCC_ClockConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000618:	f000 faaa 	bl	8000b70 <Error_Handler>
  }
}
 800061c:	bf00      	nop
 800061e:	3750      	adds	r7, #80	; 0x50
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40023800 	.word	0x40023800
 8000628:	40007000 	.word	0x40007000

0800062c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000632:	463b      	mov	r3, r7
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800063e:	2301      	movs	r3, #1
 8000640:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000642:	23c0      	movs	r3, #192	; 0xc0
 8000644:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000646:	2302      	movs	r3, #2
 8000648:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800064a:	463b      	mov	r3, r7
 800064c:	4618      	mov	r0, r3
 800064e:	f006 fa41 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8000658:	f000 fa8a 	bl	8000b70 <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000668:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <MX_CRC_Init+0x30>)
 800066a:	4a0b      	ldr	r2, [pc, #44]	; (8000698 <MX_CRC_Init+0x34>)
 800066c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800066e:	4809      	ldr	r0, [pc, #36]	; (8000694 <MX_CRC_Init+0x30>)
 8000670:	f002 f855 	bl	800271e <HAL_CRC_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800067a:	f000 fa79 	bl	8000b70 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <MX_CRC_Init+0x30>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <MX_CRC_Init+0x30>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f042 0201 	orr.w	r2, r2, #1
 800068c:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	200004b4 	.word	0x200004b4
 8000698:	40023000 	.word	0x40023000

0800069c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006a0:	4b12      	ldr	r3, [pc, #72]	; (80006ec <MX_I2C1_Init+0x50>)
 80006a2:	4a13      	ldr	r2, [pc, #76]	; (80006f0 <MX_I2C1_Init+0x54>)
 80006a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_I2C1_Init+0x50>)
 80006a8:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <MX_I2C1_Init+0x58>)
 80006aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <MX_I2C1_Init+0x50>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <MX_I2C1_Init+0x50>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_I2C1_Init+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006cc:	4b07      	ldr	r3, [pc, #28]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_I2C1_Init+0x50>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_I2C1_Init+0x50>)
 80006da:	f002 fed7 	bl	800348c <HAL_I2C_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006e4:	f000 fa44 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200004bc 	.word	0x200004bc
 80006f0:	40005400 	.word	0x40005400
 80006f4:	000186a0 	.word	0x000186a0

080006f8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80006fc:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_I2S2_Init+0x54>)
 80006fe:	4a14      	ldr	r2, [pc, #80]	; (8000750 <MX_I2S2_Init+0x58>)
 8000700:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000702:	4b12      	ldr	r3, [pc, #72]	; (800074c <MX_I2S2_Init+0x54>)
 8000704:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000708:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <MX_I2S2_Init+0x54>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000710:	4b0e      	ldr	r3, [pc, #56]	; (800074c <MX_I2S2_Init+0x54>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000716:	4b0d      	ldr	r3, [pc, #52]	; (800074c <MX_I2S2_Init+0x54>)
 8000718:	f44f 7200 	mov.w	r2, #512	; 0x200
 800071c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800071e:	4b0b      	ldr	r3, [pc, #44]	; (800074c <MX_I2S2_Init+0x54>)
 8000720:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000724:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <MX_I2S2_Init+0x54>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800072c:	4b07      	ldr	r3, [pc, #28]	; (800074c <MX_I2S2_Init+0x54>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000732:	4b06      	ldr	r3, [pc, #24]	; (800074c <MX_I2S2_Init+0x54>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_I2S2_Init+0x54>)
 800073a:	f003 fea5 	bl	8004488 <HAL_I2S_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000744:	f000 fa14 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000510 	.word	0x20000510
 8000750:	40003800 	.word	0x40003800

08000754 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000758:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <MX_I2S3_Init+0x54>)
 800075a:	4a14      	ldr	r2, [pc, #80]	; (80007ac <MX_I2S3_Init+0x58>)
 800075c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800075e:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000760:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000764:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000766:	4b10      	ldr	r3, [pc, #64]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800076c:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_I2S3_Init+0x54>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000772:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000774:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000778:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <MX_I2S3_Init+0x54>)
 800077c:	4a0c      	ldr	r2, [pc, #48]	; (80007b0 <MX_I2S3_Init+0x5c>)
 800077e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000782:	2200      	movs	r2, #0
 8000784:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800078c:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	; (80007a8 <MX_I2S3_Init+0x54>)
 8000794:	f003 fe78 	bl	8004488 <HAL_I2S_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800079e:	f000 f9e7 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000558 	.word	0x20000558
 80007ac:	40003c00 	.word	0x40003c00
 80007b0:	00017700 	.word	0x00017700

080007b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007b8:	4b17      	ldr	r3, [pc, #92]	; (8000818 <MX_SPI1_Init+0x64>)
 80007ba:	4a18      	ldr	r2, [pc, #96]	; (800081c <MX_SPI1_Init+0x68>)
 80007bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007be:	4b16      	ldr	r3, [pc, #88]	; (8000818 <MX_SPI1_Init+0x64>)
 80007c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007c6:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_SPI1_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007cc:	4b12      	ldr	r3, [pc, #72]	; (8000818 <MX_SPI1_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <MX_SPI1_Init+0x64>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_SPI1_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <MX_SPI1_Init+0x64>)
 80007e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <MX_SPI1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ec:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <MX_SPI1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f2:	4b09      	ldr	r3, [pc, #36]	; (8000818 <MX_SPI1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007f8:	4b07      	ldr	r3, [pc, #28]	; (8000818 <MX_SPI1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <MX_SPI1_Init+0x64>)
 8000800:	220a      	movs	r2, #10
 8000802:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_SPI1_Init+0x64>)
 8000806:	f006 fad1 	bl	8006dac <HAL_SPI_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000810:	f000 f9ae 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000660 	.word	0x20000660
 800081c:	40013000 	.word	0x40013000

08000820 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000824:	4b14      	ldr	r3, [pc, #80]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000826:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800082a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800082e:	2204      	movs	r2, #4
 8000830:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000834:	2202      	movs	r2, #2
 8000836:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000840:	2202      	movs	r2, #2
 8000842:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000850:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000858:	2201      	movs	r2, #1
 800085a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000864:	f004 fc88 	bl	8005178 <HAL_PCD_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800086e:	f000 f97f 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200006b8 	.word	0x200006b8

0800087c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <MX_DMA_Init+0x4c>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a0f      	ldr	r2, [pc, #60]	; (80008c8 <MX_DMA_Init+0x4c>)
 800088c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b0d      	ldr	r3, [pc, #52]	; (80008c8 <MX_DMA_Init+0x4c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2100      	movs	r1, #0
 80008a2:	200e      	movs	r0, #14
 80008a4:	f001 ff05 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80008a8:	200e      	movs	r0, #14
 80008aa:	f001 ff1e 	bl	80026ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2100      	movs	r1, #0
 80008b2:	2010      	movs	r0, #16
 80008b4:	f001 fefd 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80008b8:	2010      	movs	r0, #16
 80008ba:	f001 ff16 	bl	80026ea <HAL_NVIC_EnableIRQ>

}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08c      	sub	sp, #48	; 0x30
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	61bb      	str	r3, [r7, #24]
 80008e6:	4b61      	ldr	r3, [pc, #388]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a60      	ldr	r2, [pc, #384]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 80008ec:	f043 0310 	orr.w	r3, r3, #16
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b5e      	ldr	r3, [pc, #376]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0310 	and.w	r3, r3, #16
 80008fa:	61bb      	str	r3, [r7, #24]
 80008fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
 8000902:	4b5a      	ldr	r3, [pc, #360]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a59      	ldr	r2, [pc, #356]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000908:	f043 0304 	orr.w	r3, r3, #4
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b57      	ldr	r3, [pc, #348]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0304 	and.w	r3, r3, #4
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	4b53      	ldr	r3, [pc, #332]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a52      	ldr	r2, [pc, #328]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b50      	ldr	r3, [pc, #320]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	4b4c      	ldr	r3, [pc, #304]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a4b      	ldr	r2, [pc, #300]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b49      	ldr	r3, [pc, #292]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	4b45      	ldr	r3, [pc, #276]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a44      	ldr	r2, [pc, #272]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b42      	ldr	r3, [pc, #264]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	4b3e      	ldr	r3, [pc, #248]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a3d      	ldr	r2, [pc, #244]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000978:	f043 0308 	orr.w	r3, r3, #8
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b3b      	ldr	r3, [pc, #236]	; (8000a6c <MX_GPIO_Init+0x1a0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0308 	and.w	r3, r3, #8
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	2108      	movs	r1, #8
 800098e:	4838      	ldr	r0, [pc, #224]	; (8000a70 <MX_GPIO_Init+0x1a4>)
 8000990:	f002 fd48 	bl	8003424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000994:	2201      	movs	r2, #1
 8000996:	2101      	movs	r1, #1
 8000998:	4836      	ldr	r0, [pc, #216]	; (8000a74 <MX_GPIO_Init+0x1a8>)
 800099a:	f002 fd43 	bl	8003424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800099e:	2200      	movs	r2, #0
 80009a0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80009a4:	4834      	ldr	r0, [pc, #208]	; (8000a78 <MX_GPIO_Init+0x1ac>)
 80009a6:	f002 fd3d 	bl	8003424 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80009aa:	2308      	movs	r3, #8
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	482b      	ldr	r0, [pc, #172]	; (8000a70 <MX_GPIO_Init+0x1a4>)
 80009c2:	f002 fa97 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4825      	ldr	r0, [pc, #148]	; (8000a74 <MX_GPIO_Init+0x1a8>)
 80009de:	f002 fa89 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009e6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 031c 	add.w	r3, r7, #28
 80009f4:	4619      	mov	r1, r3
 80009f6:	4821      	ldr	r0, [pc, #132]	; (8000a7c <MX_GPIO_Init+0x1b0>)
 80009f8:	f002 fa7c 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009fc:	2304      	movs	r3, #4
 80009fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a00:	2300      	movs	r3, #0
 8000a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	481c      	ldr	r0, [pc, #112]	; (8000a80 <MX_GPIO_Init+0x1b4>)
 8000a10:	f002 fa70 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a14:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a18:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4812      	ldr	r0, [pc, #72]	; (8000a78 <MX_GPIO_Init+0x1ac>)
 8000a2e:	f002 fa61 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a32:	2320      	movs	r3, #32
 8000a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	4619      	mov	r1, r3
 8000a44:	480c      	ldr	r0, [pc, #48]	; (8000a78 <MX_GPIO_Init+0x1ac>)
 8000a46:	f002 fa55 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a4e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4804      	ldr	r0, [pc, #16]	; (8000a70 <MX_GPIO_Init+0x1a4>)
 8000a60:	f002 fa48 	bl	8002ef4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a64:	bf00      	nop
 8000a66:	3730      	adds	r7, #48	; 0x30
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40020800 	.word	0x40020800
 8000a78:	40020c00 	.word	0x40020c00
 8000a7c:	40020000 	.word	0x40020000
 8000a80:	40020400 	.word	0x40020400

08000a84 <BSP_AUDIO_IN_HalfTransfer_CallBack>:

/* USER CODE BEGIN 4 */

	/*** MEMS data processing BEGIN ***/
    void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
    {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
    	/* PDM to PCM data convert */
    	BSP_AUDIO_IN_PDMToPCM((uint16_t*)&InternalBuffer[0], (uint16_t*)&RecBuf[0]);
 8000a88:	490f      	ldr	r1, [pc, #60]	; (8000ac8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x44>)
 8000a8a:	4810      	ldr	r0, [pc, #64]	; (8000acc <BSP_AUDIO_IN_HalfTransfer_CallBack+0x48>)
 8000a8c:	f001 fa48 	bl	8001f20 <BSP_AUDIO_IN_PDMToPCM>

    	/* Copy PCM data in internal buffer */
    	memcpy((uint16_t*)&OutputBuffer[ITCounter * (PCM_OUT_SIZE*2)], RecBuf, PCM_OUT_SIZE*4);
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x4c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	015b      	lsls	r3, r3, #5
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	4a0e      	ldr	r2, [pc, #56]	; (8000ad4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x50>)
 8000a9a:	4413      	add	r3, r2
 8000a9c:	2240      	movs	r2, #64	; 0x40
 8000a9e:	490a      	ldr	r1, [pc, #40]	; (8000ac8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x44>)
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f008 ffad 	bl	8009a00 <memcpy>

    	if(ITCounter == (OUTPUT_BUFFER_SIZE/(PCM_OUT_SIZE*2))-1)
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x4c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d103      	bne.n	8000aba <BSP_AUDIO_IN_HalfTransfer_CallBack+0x36>
    		ITCounter = 0;
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x4c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
    	else
    		ITCounter++;
    }
 8000ab8:	e004      	b.n	8000ac4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x40>
    		ITCounter++;
 8000aba:	4b05      	ldr	r3, [pc, #20]	; (8000ad0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x4c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	4a03      	ldr	r2, [pc, #12]	; (8000ad0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x4c>)
 8000ac2:	6013      	str	r3, [r2, #0]
    }
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20000cc4 	.word	0x20000cc4
 8000acc:	20000bc4 	.word	0x20000bc4
 8000ad0:	20008a04 	.word	0x20008a04
 8000ad4:	20000d04 	.word	0x20000d04

08000ad8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

    void BSP_AUDIO_IN_TransferComplete_CallBack(void)
    {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
    	/* PDM to PCM data convert */
    	BSP_AUDIO_IN_PDMToPCM((uint16_t*)&InternalBuffer[INTERNAL_BUFF_SIZE/2], (uint16_t*)&RecBuf[0]);
 8000adc:	4912      	ldr	r1, [pc, #72]	; (8000b28 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8000ade:	4813      	ldr	r0, [pc, #76]	; (8000b2c <BSP_AUDIO_IN_TransferComplete_CallBack+0x54>)
 8000ae0:	f001 fa1e 	bl	8001f20 <BSP_AUDIO_IN_PDMToPCM>

    	/* Copy PCM data in internal buffer */
    	memcpy((uint16_t*)&OutputBuffer[ITCounter * (PCM_OUT_SIZE*2)], RecBuf, PCM_OUT_SIZE*4);
 8000ae4:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <BSP_AUDIO_IN_TransferComplete_CallBack+0x58>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	015b      	lsls	r3, r3, #5
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	4a11      	ldr	r2, [pc, #68]	; (8000b34 <BSP_AUDIO_IN_TransferComplete_CallBack+0x5c>)
 8000aee:	4413      	add	r3, r2
 8000af0:	2240      	movs	r2, #64	; 0x40
 8000af2:	490d      	ldr	r1, [pc, #52]	; (8000b28 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8000af4:	4618      	mov	r0, r3
 8000af6:	f008 ff83 	bl	8009a00 <memcpy>

    	if(ITCounter == (OUTPUT_BUFFER_SIZE/(PCM_OUT_SIZE*2))-1)
 8000afa:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <BSP_AUDIO_IN_TransferComplete_CallBack+0x58>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d103      	bne.n	8000b0e <BSP_AUDIO_IN_TransferComplete_CallBack+0x36>
    		ITCounter = 0;
 8000b06:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <BSP_AUDIO_IN_TransferComplete_CallBack+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	e004      	b.n	8000b18 <BSP_AUDIO_IN_TransferComplete_CallBack+0x40>
    	else
    		ITCounter++;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <BSP_AUDIO_IN_TransferComplete_CallBack+0x58>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3301      	adds	r3, #1
 8000b14:	4a06      	ldr	r2, [pc, #24]	; (8000b30 <BSP_AUDIO_IN_TransferComplete_CallBack+0x58>)
 8000b16:	6013      	str	r3, [r2, #0]

    	HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 8000b18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b1c:	4806      	ldr	r0, [pc, #24]	; (8000b38 <BSP_AUDIO_IN_TransferComplete_CallBack+0x60>)
 8000b1e:	f002 fc9a 	bl	8003456 <HAL_GPIO_TogglePin>
    }
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000cc4 	.word	0x20000cc4
 8000b2c:	20000c44 	.word	0x20000c44
 8000b30:	20008a04 	.word	0x20008a04
 8000b34:	20000d04 	.word	0x20000d04
 8000b38:	40020c00 	.word	0x40020c00

08000b3c <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
    /*** MEMS data processing END ***/


    /*** Audio data output BEGIN ***/
    void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
    {
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

    }
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <BSP_AUDIO_OUT_TransferComplete_CallBack>:


    void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
    {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
    	//Back to output buffer beginning
    	BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], OUTPUT_BUFFER_SIZE);
 8000b50:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000b54:	4804      	ldr	r0, [pc, #16]	; (8000b68 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 8000b56:	f001 f811 	bl	8001b7c <BSP_AUDIO_OUT_ChangeBuffer>

    	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5e:	4803      	ldr	r0, [pc, #12]	; (8000b6c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8000b60:	f002 fc79 	bl	8003456 <HAL_GPIO_TogglePin>
    }
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000d04 	.word	0x20000d04
 8000b6c:	40020c00 	.word	0x40020c00

08000b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000b74:	2201      	movs	r2, #1
 8000b76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b7a:	4803      	ldr	r0, [pc, #12]	; (8000b88 <Error_Handler+0x18>)
 8000b7c:	f002 fc52 	bl	8003424 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	bf00      	nop

  __disable_irq();
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <Error_Handler+0x14>
 8000b86:	bf00      	nop
 8000b88:	40020c00 	.word	0x40020c00

08000b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9a:	4a0f      	ldr	r2, [pc, #60]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000b9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	4a08      	ldr	r2, [pc, #32]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_MspInit+0x4c>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc6:	603b      	str	r3, [r7, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bca:	2007      	movs	r0, #7
 8000bcc:	f001 fd66 	bl	800269c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40023800 	.word	0x40023800

08000bdc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0b      	ldr	r2, [pc, #44]	; (8000c18 <HAL_CRC_MspInit+0x3c>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d10d      	bne.n	8000c0a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <HAL_CRC_MspInit+0x40>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a09      	ldr	r2, [pc, #36]	; (8000c1c <HAL_CRC_MspInit+0x40>)
 8000bf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <HAL_CRC_MspInit+0x40>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	40023000 	.word	0x40023000
 8000c1c:	40023800 	.word	0x40023800

08000c20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08a      	sub	sp, #40	; 0x28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a19      	ldr	r2, [pc, #100]	; (8000ca4 <HAL_I2C_MspInit+0x84>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d12c      	bne.n	8000c9c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a17      	ldr	r2, [pc, #92]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c4c:	f043 0302 	orr.w	r3, r3, #2
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	613b      	str	r3, [r7, #16]
 8000c5c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c5e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c64:	2312      	movs	r3, #18
 8000c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c70:	2304      	movs	r3, #4
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480c      	ldr	r0, [pc, #48]	; (8000cac <HAL_I2C_MspInit+0x8c>)
 8000c7c:	f002 f93a 	bl	8002ef4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c88:	4a07      	ldr	r2, [pc, #28]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <HAL_I2C_MspInit+0x88>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c9c:	bf00      	nop
 8000c9e:	3728      	adds	r7, #40	; 0x28
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40005400 	.word	0x40005400
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	40020400 	.word	0x40020400

08000cb0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <HAL_I2C_MspDeInit+0x38>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d10e      	bne.n	8000ce0 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <HAL_I2C_MspDeInit+0x3c>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc6:	4a09      	ldr	r2, [pc, #36]	; (8000cec <HAL_I2C_MspDeInit+0x3c>)
 8000cc8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000ccc:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8000cce:	2140      	movs	r1, #64	; 0x40
 8000cd0:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <HAL_I2C_MspDeInit+0x40>)
 8000cd2:	f002 faab 	bl	800322c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000cd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <HAL_I2C_MspDeInit+0x40>)
 8000cdc:	f002 faa6 	bl	800322c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000ce0:	bf00      	nop
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40005400 	.word	0x40005400
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020400 	.word	0x40020400

08000cf4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08e      	sub	sp, #56	; 0x38
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a81      	ldr	r2, [pc, #516]	; (8000f18 <HAL_I2S_MspInit+0x224>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d17c      	bne.n	8000e10 <HAL_I2S_MspInit+0x11c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	623b      	str	r3, [r7, #32]
 8000d1a:	4b80      	ldr	r3, [pc, #512]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1e:	4a7f      	ldr	r2, [pc, #508]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d24:	6413      	str	r3, [r2, #64]	; 0x40
 8000d26:	4b7d      	ldr	r3, [pc, #500]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d2e:	623b      	str	r3, [r7, #32]
 8000d30:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
 8000d36:	4b79      	ldr	r3, [pc, #484]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a78      	ldr	r2, [pc, #480]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	61fb      	str	r3, [r7, #28]
 8000d4c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61bb      	str	r3, [r7, #24]
 8000d52:	4b72      	ldr	r3, [pc, #456]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a71      	ldr	r2, [pc, #452]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d58:	f043 0302 	orr.w	r3, r3, #2
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b6f      	ldr	r3, [pc, #444]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0302 	and.w	r3, r3, #2
 8000d66:	61bb      	str	r3, [r7, #24]
 8000d68:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin|GPIO_PIN_6;
 8000d6a:	2348      	movs	r3, #72	; 0x48
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d7a:	2305      	movs	r3, #5
 8000d7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d82:	4619      	mov	r1, r3
 8000d84:	4866      	ldr	r0, [pc, #408]	; (8000f20 <HAL_I2S_MspInit+0x22c>)
 8000d86:	f002 f8b5 	bl	8002ef4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000d8a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d9c:	2305      	movs	r3, #5
 8000d9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	485f      	ldr	r0, [pc, #380]	; (8000f24 <HAL_I2S_MspInit+0x230>)
 8000da8:	f002 f8a4 	bl	8002ef4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000dac:	4b5e      	ldr	r3, [pc, #376]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dae:	4a5f      	ldr	r2, [pc, #380]	; (8000f2c <HAL_I2S_MspInit+0x238>)
 8000db0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8000db2:	4b5d      	ldr	r3, [pc, #372]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000db8:	4b5b      	ldr	r3, [pc, #364]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dbe:	4b5a      	ldr	r3, [pc, #360]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000dc4:	4b58      	ldr	r3, [pc, #352]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dca:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dcc:	4b56      	ldr	r3, [pc, #344]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dd2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dd4:	4b54      	ldr	r3, [pc, #336]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dda:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000ddc:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000de4:	4b50      	ldr	r3, [pc, #320]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000de6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000dea:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dec:	4b4e      	ldr	r3, [pc, #312]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000df2:	484d      	ldr	r0, [pc, #308]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000df4:	f001 fcb0 	bl	8002758 <HAL_DMA_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8000dfe:	f7ff feb7 	bl	8000b70 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a48      	ldr	r2, [pc, #288]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000e06:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e08:	4a47      	ldr	r2, [pc, #284]	; (8000f28 <HAL_I2S_MspInit+0x234>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000e0e:	e07f      	b.n	8000f10 <HAL_I2S_MspInit+0x21c>
  else if(hi2s->Instance==SPI3)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a46      	ldr	r2, [pc, #280]	; (8000f30 <HAL_I2S_MspInit+0x23c>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d17a      	bne.n	8000f10 <HAL_I2S_MspInit+0x21c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
 8000e1e:	4b3f      	ldr	r3, [pc, #252]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	4a3e      	ldr	r2, [pc, #248]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e28:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2a:	4b3c      	ldr	r3, [pc, #240]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	4b38      	ldr	r3, [pc, #224]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	4a37      	ldr	r2, [pc, #220]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6313      	str	r3, [r2, #48]	; 0x30
 8000e46:	4b35      	ldr	r3, [pc, #212]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	4b31      	ldr	r3, [pc, #196]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	4a30      	ldr	r2, [pc, #192]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e5c:	f043 0304 	orr.w	r3, r3, #4
 8000e60:	6313      	str	r3, [r2, #48]	; 0x30
 8000e62:	4b2e      	ldr	r3, [pc, #184]	; (8000f1c <HAL_I2S_MspInit+0x228>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	f003 0304 	and.w	r3, r3, #4
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000e6e:	2310      	movs	r3, #16
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e7e:	2306      	movs	r3, #6
 8000e80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000e82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e86:	4619      	mov	r1, r3
 8000e88:	482a      	ldr	r0, [pc, #168]	; (8000f34 <HAL_I2S_MspInit+0x240>)
 8000e8a:	f002 f833 	bl	8002ef4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000e8e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ea0:	2306      	movs	r3, #6
 8000ea2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	481d      	ldr	r0, [pc, #116]	; (8000f20 <HAL_I2S_MspInit+0x22c>)
 8000eac:	f002 f822 	bl	8002ef4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000eb0:	4b21      	ldr	r3, [pc, #132]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <HAL_I2S_MspInit+0x248>)
 8000eb4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000eb6:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ebe:	2240      	movs	r2, #64	; 0x40
 8000ec0:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000eca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ece:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ed0:	4b19      	ldr	r3, [pc, #100]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ed2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed6:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ede:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ee6:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ee8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eec:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000ef4:	4810      	ldr	r0, [pc, #64]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000ef6:	f001 fc2f 	bl	8002758 <HAL_DMA_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <HAL_I2S_MspInit+0x210>
      Error_Handler();
 8000f00:	f7ff fe36 	bl	8000b70 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a0c      	ldr	r2, [pc, #48]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000f08:	639a      	str	r2, [r3, #56]	; 0x38
 8000f0a:	4a0b      	ldr	r2, [pc, #44]	; (8000f38 <HAL_I2S_MspInit+0x244>)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000f10:	bf00      	nop
 8000f12:	3738      	adds	r7, #56	; 0x38
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40003800 	.word	0x40003800
 8000f1c:	40023800 	.word	0x40023800
 8000f20:	40020800 	.word	0x40020800
 8000f24:	40020400 	.word	0x40020400
 8000f28:	200005a0 	.word	0x200005a0
 8000f2c:	40026058 	.word	0x40026058
 8000f30:	40003c00 	.word	0x40003c00
 8000f34:	40020000 	.word	0x40020000
 8000f38:	20000600 	.word	0x20000600
 8000f3c:	40026088 	.word	0x40026088

08000f40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	; 0x28
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a19      	ldr	r2, [pc, #100]	; (8000fc4 <HAL_SPI_MspInit+0x84>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d12b      	bne.n	8000fba <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6a:	4a17      	ldr	r2, [pc, #92]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f70:	6453      	str	r3, [r2, #68]	; 0x44
 8000f72:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	4a10      	ldr	r2, [pc, #64]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_SPI_MspInit+0x88>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000f9a:	23e0      	movs	r3, #224	; 0xe0
 8000f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000faa:	2305      	movs	r3, #5
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4805      	ldr	r0, [pc, #20]	; (8000fcc <HAL_SPI_MspInit+0x8c>)
 8000fb6:	f001 ff9d 	bl	8002ef4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fba:	bf00      	nop
 8000fbc:	3728      	adds	r7, #40	; 0x28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40013000 	.word	0x40013000
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020000 	.word	0x40020000

08000fd0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b08a      	sub	sp, #40	; 0x28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ff0:	d147      	bne.n	8001082 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	4b25      	ldr	r3, [pc, #148]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a24      	ldr	r2, [pc, #144]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800100e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001014:	2300      	movs	r3, #0
 8001016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 0314 	add.w	r3, r7, #20
 8001020:	4619      	mov	r1, r3
 8001022:	481b      	ldr	r0, [pc, #108]	; (8001090 <HAL_PCD_MspInit+0xc0>)
 8001024:	f001 ff66 	bl	8002ef4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001028:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800102c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800103a:	230a      	movs	r3, #10
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	4619      	mov	r1, r3
 8001044:	4812      	ldr	r0, [pc, #72]	; (8001090 <HAL_PCD_MspInit+0xc0>)
 8001046:	f001 ff55 	bl	8002ef4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <HAL_PCD_MspInit+0xbc>)
 800104c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800104e:	4a0f      	ldr	r2, [pc, #60]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001054:	6353      	str	r3, [r2, #52]	; 0x34
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b0c      	ldr	r3, [pc, #48]	; (800108c <HAL_PCD_MspInit+0xbc>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	4a0b      	ldr	r2, [pc, #44]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8001060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001064:	6453      	str	r3, [r2, #68]	; 0x44
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <HAL_PCD_MspInit+0xbc>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2043      	movs	r0, #67	; 0x43
 8001078:	f001 fb1b 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800107c:	2043      	movs	r0, #67	; 0x43
 800107e:	f001 fb34 	bl	80026ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800
 8001090:	40020000 	.word	0x40020000

08001094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001098:	e7fe      	b.n	8001098 <NMI_Handler+0x4>

0800109a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109e:	e7fe      	b.n	800109e <HardFault_Handler+0x4>

080010a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a4:	e7fe      	b.n	80010a4 <MemManage_Handler+0x4>

080010a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010aa:	e7fe      	b.n	80010aa <BusFault_Handler+0x4>

080010ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <UsageFault_Handler+0x4>

080010b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e0:	f001 f9c8 	bl	8002474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80010ec:	4802      	ldr	r0, [pc, #8]	; (80010f8 <DMA1_Stream3_IRQHandler+0x10>)
 80010ee:	f001 fc97 	bl	8002a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200005a0 	.word	0x200005a0

080010fc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <DMA1_Stream5_IRQHandler+0x10>)
 8001102:	f001 fc8d 	bl	8002a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000600 	.word	0x20000600

08001110 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <OTG_FS_IRQHandler+0x10>)
 8001116:	f004 f94c 	bl	80053b2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200006b8 	.word	0x200006b8

08001124 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001128:	4b06      	ldr	r3, [pc, #24]	; (8001144 <SystemInit+0x20>)
 800112a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800112e:	4a05      	ldr	r2, [pc, #20]	; (8001144 <SystemInit+0x20>)
 8001130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001134:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001148:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001180 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800114c:	480d      	ldr	r0, [pc, #52]	; (8001184 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800114e:	490e      	ldr	r1, [pc, #56]	; (8001188 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001150:	4a0e      	ldr	r2, [pc, #56]	; (800118c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001154:	e002      	b.n	800115c <LoopCopyDataInit>

08001156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115a:	3304      	adds	r3, #4

0800115c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800115c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001160:	d3f9      	bcc.n	8001156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001162:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001164:	4c0b      	ldr	r4, [pc, #44]	; (8001194 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001168:	e001      	b.n	800116e <LoopFillZerobss>

0800116a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800116c:	3204      	adds	r2, #4

0800116e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001170:	d3fb      	bcc.n	800116a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001172:	f7ff ffd7 	bl	8001124 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001176:	f008 fc1f 	bl	80099b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800117a:	f7ff f9a3 	bl	80004c4 <main>
  bx  lr    
 800117e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001180:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001184:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001188:	20000494 	.word	0x20000494
  ldr r2, =_sidata
 800118c:	0800a2e0 	.word	0x0800a2e0
  ldr r2, =_sbss
 8001190:	20000494 	.word	0x20000494
  ldr r4, =_ebss
 8001194:	20008de8 	.word	0x20008de8

08001198 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001198:	e7fe      	b.n	8001198 <ADC_IRQHandler>
	...

0800119c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	4603      	mov	r3, r0
 80011a6:	81fb      	strh	r3, [r7, #14]
 80011a8:	460b      	mov	r3, r1
 80011aa:	81bb      	strh	r3, [r7, #12]
 80011ac:	4613      	mov	r3, r2
 80011ae:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80011b4:	f000 fc04 	bl	80019c0 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80011b8:	89fb      	ldrh	r3, [r7, #14]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	2201      	movs	r2, #1
 80011be:	2102      	movs	r1, #2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fb01 	bl	80017c8 <CODEC_IO_Write>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461a      	mov	r2, r3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	4413      	add	r3, r2
 80011ce:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80011d0:	89bb      	ldrh	r3, [r7, #12]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	2b03      	cmp	r3, #3
 80011d6:	d81b      	bhi.n	8001210 <cs43l22_Init+0x74>
 80011d8:	a201      	add	r2, pc, #4	; (adr r2, 80011e0 <cs43l22_Init+0x44>)
 80011da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011de:	bf00      	nop
 80011e0:	080011f1 	.word	0x080011f1
 80011e4:	080011f9 	.word	0x080011f9
 80011e8:	08001201 	.word	0x08001201
 80011ec:	08001209 	.word	0x08001209
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80011f0:	4b5b      	ldr	r3, [pc, #364]	; (8001360 <cs43l22_Init+0x1c4>)
 80011f2:	22fa      	movs	r2, #250	; 0xfa
 80011f4:	701a      	strb	r2, [r3, #0]
    break;
 80011f6:	e00f      	b.n	8001218 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80011f8:	4b59      	ldr	r3, [pc, #356]	; (8001360 <cs43l22_Init+0x1c4>)
 80011fa:	22af      	movs	r2, #175	; 0xaf
 80011fc:	701a      	strb	r2, [r3, #0]
    break;
 80011fe:	e00b      	b.n	8001218 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8001200:	4b57      	ldr	r3, [pc, #348]	; (8001360 <cs43l22_Init+0x1c4>)
 8001202:	22aa      	movs	r2, #170	; 0xaa
 8001204:	701a      	strb	r2, [r3, #0]
    break;
 8001206:	e007      	b.n	8001218 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001208:	4b55      	ldr	r3, [pc, #340]	; (8001360 <cs43l22_Init+0x1c4>)
 800120a:	2205      	movs	r2, #5
 800120c:	701a      	strb	r2, [r3, #0]
    break;    
 800120e:	e003      	b.n	8001218 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001210:	4b53      	ldr	r3, [pc, #332]	; (8001360 <cs43l22_Init+0x1c4>)
 8001212:	2205      	movs	r2, #5
 8001214:	701a      	strb	r2, [r3, #0]
    break;    
 8001216:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	4a50      	ldr	r2, [pc, #320]	; (8001360 <cs43l22_Init+0x1c4>)
 800121e:	7812      	ldrb	r2, [r2, #0]
 8001220:	b2d2      	uxtb	r2, r2
 8001222:	2104      	movs	r1, #4
 8001224:	4618      	mov	r0, r3
 8001226:	f000 facf 	bl	80017c8 <CODEC_IO_Write>
 800122a:	4603      	mov	r3, r0
 800122c:	461a      	mov	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	4413      	add	r3, r2
 8001232:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001234:	89fb      	ldrh	r3, [r7, #14]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2281      	movs	r2, #129	; 0x81
 800123a:	2105      	movs	r1, #5
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fac3 	bl	80017c8 <CODEC_IO_Write>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	4413      	add	r3, r2
 800124a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800124c:	89fb      	ldrh	r3, [r7, #14]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2204      	movs	r2, #4
 8001252:	2106      	movs	r1, #6
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fab7 	bl	80017c8 <CODEC_IO_Write>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	4413      	add	r3, r2
 8001262:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001264:	7afa      	ldrb	r2, [r7, #11]
 8001266:	89fb      	ldrh	r3, [r7, #14]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f964 	bl	8001538 <cs43l22_SetVolume>
 8001270:	4602      	mov	r2, r0
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	4413      	add	r3, r2
 8001276:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001278:	89bb      	ldrh	r3, [r7, #12]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d023      	beq.n	80012c6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800127e:	89fb      	ldrh	r3, [r7, #14]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2206      	movs	r2, #6
 8001284:	210f      	movs	r1, #15
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fa9e 	bl	80017c8 <CODEC_IO_Write>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	4413      	add	r3, r2
 8001294:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001296:	89fb      	ldrh	r3, [r7, #14]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2200      	movs	r2, #0
 800129c:	2124      	movs	r1, #36	; 0x24
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 fa92 	bl	80017c8 <CODEC_IO_Write>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	4413      	add	r3, r2
 80012ac:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80012ae:	89fb      	ldrh	r3, [r7, #14]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2200      	movs	r2, #0
 80012b4:	2125      	movs	r1, #37	; 0x25
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fa86 	bl	80017c8 <CODEC_IO_Write>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	4413      	add	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80012c6:	89fb      	ldrh	r3, [r7, #14]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2200      	movs	r2, #0
 80012cc:	210a      	movs	r1, #10
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fa7a 	bl	80017c8 <CODEC_IO_Write>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	4413      	add	r3, r2
 80012dc:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80012de:	89fb      	ldrh	r3, [r7, #14]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2204      	movs	r2, #4
 80012e4:	210e      	movs	r1, #14
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fa6e 	bl	80017c8 <CODEC_IO_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	4413      	add	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80012f6:	89fb      	ldrh	r3, [r7, #14]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2200      	movs	r2, #0
 80012fc:	2127      	movs	r1, #39	; 0x27
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 fa62 	bl	80017c8 <CODEC_IO_Write>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	4413      	add	r3, r2
 800130c:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800130e:	89fb      	ldrh	r3, [r7, #14]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	220f      	movs	r2, #15
 8001314:	211f      	movs	r1, #31
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fa56 	bl	80017c8 <CODEC_IO_Write>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	4413      	add	r3, r2
 8001324:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001326:	89fb      	ldrh	r3, [r7, #14]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	220a      	movs	r2, #10
 800132c:	211a      	movs	r1, #26
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fa4a 	bl	80017c8 <CODEC_IO_Write>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	4413      	add	r3, r2
 800133c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800133e:	89fb      	ldrh	r3, [r7, #14]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	220a      	movs	r2, #10
 8001344:	211b      	movs	r1, #27
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fa3e 	bl	80017c8 <CODEC_IO_Write>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	4413      	add	r3, r2
 8001354:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001356:	697b      	ldr	r3, [r7, #20]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20008a08 	.word	0x20008a08

08001364 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001368:	f000 fb62 	bl	8001a30 <AUDIO_IO_DeInit>
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}

08001370 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800137a:	f000 fb21 	bl	80019c0 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800137e:	88fb      	ldrh	r3, [r7, #6]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2101      	movs	r1, #1
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fb6d 	bl	8001a64 <AUDIO_IO_Read>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	f023 0307 	bic.w	r3, r3, #7
 8001394:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001396:	7bfb      	ldrb	r3, [r7, #15]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	6039      	str	r1, [r7, #0]
 80013aa:	80fb      	strh	r3, [r7, #6]
 80013ac:	4613      	mov	r3, r2
 80013ae:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80013b4:	4b16      	ldr	r3, [pc, #88]	; (8001410 <cs43l22_Play+0x70>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d123      	bne.n	8001404 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2206      	movs	r2, #6
 80013c2:	210e      	movs	r1, #14
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f9ff 	bl	80017c8 <CODEC_IO_Write>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461a      	mov	r2, r3
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4413      	add	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80013d4:	88fb      	ldrh	r3, [r7, #6]
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 f919 	bl	8001610 <cs43l22_SetMute>
 80013de:	4602      	mov	r2, r0
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	229e      	movs	r2, #158	; 0x9e
 80013ec:	2102      	movs	r1, #2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f9ea 	bl	80017c8 <CODEC_IO_Write>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80013fe:	4b04      	ldr	r3, [pc, #16]	; (8001410 <cs43l22_Play+0x70>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001404:	68fb      	ldr	r3, [r7, #12]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000434 	.word	0x20000434

08001414 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	2101      	movs	r1, #1
 8001426:	4618      	mov	r0, r3
 8001428:	f000 f8f2 	bl	8001610 <cs43l22_SetMute>
 800142c:	4602      	mov	r2, r0
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	4413      	add	r3, r2
 8001432:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001434:	88fb      	ldrh	r3, [r7, #6]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2201      	movs	r2, #1
 800143a:	2102      	movs	r1, #2
 800143c:	4618      	mov	r0, r3
 800143e:	f000 f9c3 	bl	80017c8 <CODEC_IO_Write>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	4413      	add	r3, r2
 800144a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800144c:	68fb      	ldr	r3, [r7, #12]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f000 f8ce 	bl	8001610 <cs43l22_SetMute>
 8001474:	4602      	mov	r2, r0
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4413      	add	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800147c:	2300      	movs	r3, #0
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	e002      	b.n	8001488 <cs43l22_Resume+0x30>
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	3301      	adds	r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	2bfe      	cmp	r3, #254	; 0xfe
 800148c:	d9f9      	bls.n	8001482 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <cs43l22_Resume+0x74>)
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	2104      	movs	r1, #4
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f994 	bl	80017c8 <CODEC_IO_Write>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80014aa:	88fb      	ldrh	r3, [r7, #6]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	229e      	movs	r2, #158	; 0x9e
 80014b0:	2102      	movs	r1, #2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f988 	bl	80017c8 <CODEC_IO_Write>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4413      	add	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20008a08 	.word	0x20008a08

080014d0 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80014e0:	88fb      	ldrh	r3, [r7, #6]
 80014e2:	2101      	movs	r1, #1
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 f893 	bl	8001610 <cs43l22_SetMute>
 80014ea:	4602      	mov	r2, r0
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2204      	movs	r2, #4
 80014f8:	210e      	movs	r1, #14
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f964 	bl	80017c8 <CODEC_IO_Write>
 8001500:	4603      	mov	r3, r0
 8001502:	461a      	mov	r2, r3
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4413      	add	r3, r2
 8001508:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	229f      	movs	r2, #159	; 0x9f
 8001510:	2102      	movs	r1, #2
 8001512:	4618      	mov	r0, r3
 8001514:	f000 f958 	bl	80017c8 <CODEC_IO_Write>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4413      	add	r3, r2
 8001520:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001522:	4b04      	ldr	r3, [pc, #16]	; (8001534 <cs43l22_Stop+0x64>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001528:	68fb      	ldr	r3, [r7, #12]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000434 	.word	0x20000434

08001538 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	460a      	mov	r2, r1
 8001542:	80fb      	strh	r3, [r7, #6]
 8001544:	4613      	mov	r3, r2
 8001546:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800154c:	797b      	ldrb	r3, [r7, #5]
 800154e:	2b64      	cmp	r3, #100	; 0x64
 8001550:	d80b      	bhi.n	800156a <cs43l22_SetVolume+0x32>
 8001552:	797a      	ldrb	r2, [r7, #5]
 8001554:	4613      	mov	r3, r2
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	4a25      	ldr	r2, [pc, #148]	; (80015f0 <cs43l22_SetVolume+0xb8>)
 800155c:	fb82 1203 	smull	r1, r2, r2, r3
 8001560:	1152      	asrs	r2, r2, #5
 8001562:	17db      	asrs	r3, r3, #31
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	e000      	b.n	800156c <cs43l22_SetVolume+0x34>
 800156a:	23ff      	movs	r3, #255	; 0xff
 800156c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800156e:	7afb      	ldrb	r3, [r7, #11]
 8001570:	2be6      	cmp	r3, #230	; 0xe6
 8001572:	d91c      	bls.n	80015ae <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	b2d8      	uxtb	r0, r3
 8001578:	7afb      	ldrb	r3, [r7, #11]
 800157a:	3319      	adds	r3, #25
 800157c:	b2db      	uxtb	r3, r3
 800157e:	461a      	mov	r2, r3
 8001580:	2120      	movs	r1, #32
 8001582:	f000 f921 	bl	80017c8 <CODEC_IO_Write>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	4413      	add	r3, r2
 800158e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001590:	88fb      	ldrh	r3, [r7, #6]
 8001592:	b2d8      	uxtb	r0, r3
 8001594:	7afb      	ldrb	r3, [r7, #11]
 8001596:	3319      	adds	r3, #25
 8001598:	b2db      	uxtb	r3, r3
 800159a:	461a      	mov	r2, r3
 800159c:	2121      	movs	r1, #33	; 0x21
 800159e:	f000 f913 	bl	80017c8 <CODEC_IO_Write>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4413      	add	r3, r2
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	e01b      	b.n	80015e6 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	b2d8      	uxtb	r0, r3
 80015b2:	7afb      	ldrb	r3, [r7, #11]
 80015b4:	3319      	adds	r3, #25
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	461a      	mov	r2, r3
 80015ba:	2120      	movs	r1, #32
 80015bc:	f000 f904 	bl	80017c8 <CODEC_IO_Write>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4413      	add	r3, r2
 80015c8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80015ca:	88fb      	ldrh	r3, [r7, #6]
 80015cc:	b2d8      	uxtb	r0, r3
 80015ce:	7afb      	ldrb	r3, [r7, #11]
 80015d0:	3319      	adds	r3, #25
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	2121      	movs	r1, #33	; 0x21
 80015d8:	f000 f8f6 	bl	80017c8 <CODEC_IO_Write>
 80015dc:	4603      	mov	r3, r0
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4413      	add	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80015e6:	68fb      	ldr	r3, [r7, #12]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	51eb851f 	.word	0x51eb851f

080015f4 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	6039      	str	r1, [r7, #0]
 80015fe:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	6039      	str	r1, [r7, #0]
 800161a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d124      	bne.n	8001670 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	22ff      	movs	r2, #255	; 0xff
 800162c:	2104      	movs	r1, #4
 800162e:	4618      	mov	r0, r3
 8001630:	f000 f8ca 	bl	80017c8 <CODEC_IO_Write>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2201      	movs	r2, #1
 8001644:	2122      	movs	r1, #34	; 0x22
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f8be 	bl	80017c8 <CODEC_IO_Write>
 800164c:	4603      	mov	r3, r0
 800164e:	461a      	mov	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4413      	add	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2201      	movs	r2, #1
 800165c:	2123      	movs	r1, #35	; 0x23
 800165e:	4618      	mov	r0, r3
 8001660:	f000 f8b2 	bl	80017c8 <CODEC_IO_Write>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4413      	add	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	e025      	b.n	80016bc <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2200      	movs	r2, #0
 8001676:	2122      	movs	r1, #34	; 0x22
 8001678:	4618      	mov	r0, r3
 800167a:	f000 f8a5 	bl	80017c8 <CODEC_IO_Write>
 800167e:	4603      	mov	r3, r0
 8001680:	461a      	mov	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	4413      	add	r3, r2
 8001686:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2200      	movs	r2, #0
 800168e:	2123      	movs	r1, #35	; 0x23
 8001690:	4618      	mov	r0, r3
 8001692:	f000 f899 	bl	80017c8 <CODEC_IO_Write>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4413      	add	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <cs43l22_SetMute+0xb8>)
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	2104      	movs	r1, #4
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 f88b 	bl	80017c8 <CODEC_IO_Write>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4413      	add	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80016bc:	68fb      	ldr	r3, [r7, #12]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20008a08 	.word	0x20008a08

080016cc <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	460a      	mov	r2, r1
 80016d6:	80fb      	strh	r3, [r7, #6]
 80016d8:	4613      	mov	r3, r2
 80016da:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80016e0:	797b      	ldrb	r3, [r7, #5]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d84b      	bhi.n	8001780 <cs43l22_SetOutputMode+0xb4>
 80016e8:	a201      	add	r2, pc, #4	; (adr r2, 80016f0 <cs43l22_SetOutputMode+0x24>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001701 	.word	0x08001701
 80016f4:	08001721 	.word	0x08001721
 80016f8:	08001741 	.word	0x08001741
 80016fc:	08001761 	.word	0x08001761
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	22fa      	movs	r2, #250	; 0xfa
 8001706:	2104      	movs	r1, #4
 8001708:	4618      	mov	r0, r3
 800170a:	f000 f85d 	bl	80017c8 <CODEC_IO_Write>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4413      	add	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001718:	4b24      	ldr	r3, [pc, #144]	; (80017ac <cs43l22_SetOutputMode+0xe0>)
 800171a:	22fa      	movs	r2, #250	; 0xfa
 800171c:	701a      	strb	r2, [r3, #0]
      break;
 800171e:	e03f      	b.n	80017a0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	b2db      	uxtb	r3, r3
 8001724:	22af      	movs	r2, #175	; 0xaf
 8001726:	2104      	movs	r1, #4
 8001728:	4618      	mov	r0, r3
 800172a:	f000 f84d 	bl	80017c8 <CODEC_IO_Write>
 800172e:	4603      	mov	r3, r0
 8001730:	461a      	mov	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4413      	add	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <cs43l22_SetOutputMode+0xe0>)
 800173a:	22af      	movs	r2, #175	; 0xaf
 800173c:	701a      	strb	r2, [r3, #0]
      break;
 800173e:	e02f      	b.n	80017a0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	22aa      	movs	r2, #170	; 0xaa
 8001746:	2104      	movs	r1, #4
 8001748:	4618      	mov	r0, r3
 800174a:	f000 f83d 	bl	80017c8 <CODEC_IO_Write>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	4413      	add	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <cs43l22_SetOutputMode+0xe0>)
 800175a:	22aa      	movs	r2, #170	; 0xaa
 800175c:	701a      	strb	r2, [r3, #0]
      break;
 800175e:	e01f      	b.n	80017a0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2205      	movs	r2, #5
 8001766:	2104      	movs	r1, #4
 8001768:	4618      	mov	r0, r3
 800176a:	f000 f82d 	bl	80017c8 <CODEC_IO_Write>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <cs43l22_SetOutputMode+0xe0>)
 800177a:	2205      	movs	r2, #5
 800177c:	701a      	strb	r2, [r3, #0]
      break;    
 800177e:	e00f      	b.n	80017a0 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2205      	movs	r2, #5
 8001786:	2104      	movs	r1, #4
 8001788:	4618      	mov	r0, r3
 800178a:	f000 f81d 	bl	80017c8 <CODEC_IO_Write>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4413      	add	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001798:	4b04      	ldr	r3, [pc, #16]	; (80017ac <cs43l22_SetOutputMode+0xe0>)
 800179a:	2205      	movs	r2, #5
 800179c:	701a      	strb	r2, [r3, #0]
      break;
 800179e:	bf00      	nop
  }  
  return counter;
 80017a0:	68fb      	ldr	r3, [r7, #12]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20008a08 	.word	0x20008a08

080017b0 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	80fb      	strh	r3, [r7, #6]
  return 0;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	460b      	mov	r3, r1
 80017d4:	71bb      	strb	r3, [r7, #6]
 80017d6:	4613      	mov	r3, r2
 80017d8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80017de:	797a      	ldrb	r2, [r7, #5]
 80017e0:	79b9      	ldrb	r1, [r7, #6]
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 f92a 	bl	8001a3e <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	b2db      	uxtb	r3, r3
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80017fc:	480e      	ldr	r0, [pc, #56]	; (8001838 <I2Cx_Init+0x40>)
 80017fe:	f002 fad9 	bl	8003db4 <HAL_I2C_GetState>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d114      	bne.n	8001832 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <I2Cx_Init+0x40>)
 800180a:	4a0c      	ldr	r2, [pc, #48]	; (800183c <I2Cx_Init+0x44>)
 800180c:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <I2Cx_Init+0x40>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <I2Cx_Init+0x40>)
 8001816:	2233      	movs	r2, #51	; 0x33
 8001818:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800181a:	4b07      	ldr	r3, [pc, #28]	; (8001838 <I2Cx_Init+0x40>)
 800181c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001820:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001822:	4b05      	ldr	r3, [pc, #20]	; (8001838 <I2Cx_Init+0x40>)
 8001824:	4a06      	ldr	r2, [pc, #24]	; (8001840 <I2Cx_Init+0x48>)
 8001826:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001828:	f000 f876 	bl	8001918 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <I2Cx_Init+0x40>)
 800182e:	f001 fe2d 	bl	800348c <HAL_I2C_Init>
  }
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20008a0c 	.word	0x20008a0c
 800183c:	000186a0 	.word	0x000186a0
 8001840:	40005400 	.word	0x40005400

08001844 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af04      	add	r7, sp, #16
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	460b      	mov	r3, r1
 8001850:	71bb      	strb	r3, [r7, #6]
 8001852:	4613      	mov	r3, r2
 8001854:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	b299      	uxth	r1, r3
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	b29a      	uxth	r2, r3
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <I2Cx_WriteData+0x50>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	9302      	str	r3, [sp, #8]
 8001868:	2301      	movs	r3, #1
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	1d7b      	adds	r3, r7, #5
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	4809      	ldr	r0, [pc, #36]	; (8001898 <I2Cx_WriteData+0x54>)
 8001874:	f001 ff7e 	bl	8003774 <HAL_I2C_Mem_Write>
 8001878:	4603      	mov	r3, r0
 800187a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f837 	bl	80018f8 <I2Cx_Error>
  }
}
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000438 	.word	0x20000438
 8001898:	20008a0c 	.word	0x20008a0c

0800189c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b088      	sub	sp, #32
 80018a0:	af04      	add	r7, sp, #16
 80018a2:	4603      	mov	r3, r0
 80018a4:	460a      	mov	r2, r1
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	4613      	mov	r3, r2
 80018aa:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	b299      	uxth	r1, r3
 80018b8:	79bb      	ldrb	r3, [r7, #6]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <I2Cx_ReadData+0x54>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2301      	movs	r3, #1
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	f107 030e 	add.w	r3, r7, #14
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	2301      	movs	r3, #1
 80018ce:	4809      	ldr	r0, [pc, #36]	; (80018f4 <I2Cx_ReadData+0x58>)
 80018d0:	f002 f84a 	bl	8003968 <HAL_I2C_Mem_Read>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f809 	bl	80018f8 <I2Cx_Error>
  }
  return value;
 80018e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000438 	.word	0x20000438
 80018f4:	20008a0c 	.word	0x20008a0c

080018f8 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001902:	4804      	ldr	r0, [pc, #16]	; (8001914 <I2Cx_Error+0x1c>)
 8001904:	f001 ff06 	bl	8003714 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001908:	f7ff ff76 	bl	80017f8 <I2Cx_Init>
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20008a0c 	.word	0x20008a0c

08001918 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a24      	ldr	r2, [pc, #144]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b22      	ldr	r3, [pc, #136]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800193a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800193e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001940:	2312      	movs	r3, #18
 8001942:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001944:	2302      	movs	r3, #2
 8001946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 800194c:	2304      	movs	r3, #4
 800194e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	4619      	mov	r1, r3
 8001956:	4819      	ldr	r0, [pc, #100]	; (80019bc <I2Cx_MspInit+0xa4>)
 8001958:	f001 facc 	bl	8002ef4 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800195c:	2300      	movs	r3, #0
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001964:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001966:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800196a:	6413      	str	r3, [r2, #64]	; 0x40
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <I2Cx_MspInit+0xa0>)
 800196e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001978:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <I2Cx_MspInit+0xa0>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <I2Cx_MspInit+0xa0>)
 800197e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001982:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <I2Cx_MspInit+0xa0>)
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	4a0b      	ldr	r2, [pc, #44]	; (80019b8 <I2Cx_MspInit+0xa0>)
 800198a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800198e:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	201f      	movs	r0, #31
 8001996:	f000 fe8c 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800199a:	201f      	movs	r0, #31
 800199c:	f000 fea5 	bl	80026ea <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2100      	movs	r1, #0
 80019a4:	2020      	movs	r0, #32
 80019a6:	f000 fe84 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 80019aa:	2020      	movs	r0, #32
 80019ac:	f000 fe9d 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 80019b0:	bf00      	nop
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020400 	.word	0x40020400

080019c0 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	603b      	str	r3, [r7, #0]
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <AUDIO_IO_Init+0x68>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a16      	ldr	r2, [pc, #88]	; (8001a28 <AUDIO_IO_Init+0x68>)
 80019d0:	f043 0308 	orr.w	r3, r3, #8
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <AUDIO_IO_Init+0x68>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0308 	and.w	r3, r3, #8
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80019e2:	2310      	movs	r3, #16
 80019e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e6:	2301      	movs	r3, #1
 80019e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80019ea:	2302      	movs	r3, #2
 80019ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	4619      	mov	r1, r3
 80019f6:	480d      	ldr	r0, [pc, #52]	; (8001a2c <AUDIO_IO_Init+0x6c>)
 80019f8:	f001 fa7c 	bl	8002ef4 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80019fc:	f7ff fefc 	bl	80017f8 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001a00:	2200      	movs	r2, #0
 8001a02:	2110      	movs	r1, #16
 8001a04:	4809      	ldr	r0, [pc, #36]	; (8001a2c <AUDIO_IO_Init+0x6c>)
 8001a06:	f001 fd0d 	bl	8003424 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001a0a:	2005      	movs	r0, #5
 8001a0c:	f000 fd52 	bl	80024b4 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001a10:	2201      	movs	r2, #1
 8001a12:	2110      	movs	r1, #16
 8001a14:	4805      	ldr	r0, [pc, #20]	; (8001a2c <AUDIO_IO_Init+0x6c>)
 8001a16:	f001 fd05 	bl	8003424 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001a1a:	2005      	movs	r0, #5
 8001a1c:	f000 fd4a 	bl	80024b4 <HAL_Delay>
}
 8001a20:	bf00      	nop
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020c00 	.word	0x40020c00

08001a30 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	71fb      	strb	r3, [r7, #7]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	71bb      	strb	r3, [r7, #6]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001a50:	797a      	ldrb	r2, [r7, #5]
 8001a52:	79b9      	ldrb	r1, [r7, #6]
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff fef4 	bl	8001844 <I2Cx_WriteData>
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	460a      	mov	r2, r1
 8001a6e:	71fb      	strb	r3, [r7, #7]
 8001a70:	4613      	mov	r3, r2
 8001a72:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001a74:	79ba      	ldrb	r2, [r7, #6]
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4611      	mov	r1, r2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ff0e 	bl	800189c <I2Cx_ReadData>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001a8c:	b590      	push	{r4, r7, lr}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	603a      	str	r2, [r7, #0]
 8001a96:	80fb      	strh	r3, [r7, #6]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	6839      	ldr	r1, [r7, #0]
 8001aa4:	481c      	ldr	r0, [pc, #112]	; (8001b18 <BSP_AUDIO_OUT_Init+0x8c>)
 8001aa6:	f000 f89f 	bl	8001be8 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <BSP_AUDIO_OUT_Init+0x8c>)
 8001aac:	4a1b      	ldr	r2, [pc, #108]	; (8001b1c <BSP_AUDIO_OUT_Init+0x90>)
 8001aae:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001ab0:	4819      	ldr	r0, [pc, #100]	; (8001b18 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ab2:	f002 ff8d 	bl	80049d0 <HAL_I2S_GetState>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d103      	bne.n	8001ac4 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001abc:	2100      	movs	r1, #0
 8001abe:	4816      	ldr	r0, [pc, #88]	; (8001b18 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ac0:	f000 f8ec 	bl	8001c9c <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001ac4:	6838      	ldr	r0, [r7, #0]
 8001ac6:	f000 f9b1 	bl	8001e2c <I2S3_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d10e      	bne.n	8001af8 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <BSP_AUDIO_OUT_Init+0x94>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2094      	movs	r0, #148	; 0x94
 8001ae0:	4798      	blx	r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001ae8:	2be0      	cmp	r3, #224	; 0xe0
 8001aea:	d103      	bne.n	8001af4 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001aec:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <BSP_AUDIO_OUT_Init+0x98>)
 8001aee:	4a0c      	ldr	r2, [pc, #48]	; (8001b20 <BSP_AUDIO_OUT_Init+0x94>)
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e001      	b.n	8001af8 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d107      	bne.n	8001b0e <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <BSP_AUDIO_OUT_Init+0x98>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681c      	ldr	r4, [r3, #0]
 8001b04:	797a      	ldrb	r2, [r7, #5]
 8001b06:	88f9      	ldrh	r1, [r7, #6]
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	2094      	movs	r0, #148	; 0x94
 8001b0c:	47a0      	blx	r4
  }
  
  return ret;
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd90      	pop	{r4, r7, pc}
 8001b18:	20008a64 	.word	0x20008a64
 8001b1c:	40003c00 	.word	0x40003c00
 8001b20:	20000404 	.word	0x20000404
 8001b24:	20008a60 	.word	0x20008a60

08001b28 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001b32:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <BSP_AUDIO_OUT_Play+0x4c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	b292      	uxth	r2, r2
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	2094      	movs	r0, #148	; 0x94
 8001b40:	4798      	blx	r3
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e00f      	b.n	8001b6c <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b52:	d203      	bcs.n	8001b5c <BSP_AUDIO_OUT_Play+0x34>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	085b      	lsrs	r3, r3, #1
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	e001      	b.n	8001b60 <BSP_AUDIO_OUT_Play+0x38>
 8001b5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b60:	461a      	mov	r2, r3
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4804      	ldr	r0, [pc, #16]	; (8001b78 <BSP_AUDIO_OUT_Play+0x50>)
 8001b66:	f002 fdcf 	bl	8004708 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001b6a:	2300      	movs	r3, #0
  }
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20008a60 	.word	0x20008a60
 8001b78:	20008a64 	.word	0x20008a64

08001b7c <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4803      	ldr	r0, [pc, #12]	; (8001b9c <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8001b90:	f002 fdba 	bl	8004708 <HAL_I2S_Transmit_DMA>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20008a64 	.word	0x20008a64

08001ba0 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <HAL_I2S_TxCpltCallback+0x20>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d101      	bne.n	8001bb6 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001bb2:	f7fe ffcb 	bl	8000b4c <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40003c00 	.word	0x40003c00

08001bc4 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a04      	ldr	r2, [pc, #16]	; (8001be4 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d101      	bne.n	8001bda <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001bd6:	f7fe ffb1 	bl	8000b3c <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40003c00 	.word	0x40003c00

08001be8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001bfa:	23ff      	movs	r3, #255	; 0xff
 8001bfc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c06:	e010      	b.n	8001c2a <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8001c08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c0c:	4a20      	ldr	r2, [pc, #128]	; (8001c90 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8001c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d103      	bne.n	8001c20 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8001c18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001c20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c24:	3301      	adds	r3, #1
 8001c26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c2e:	2b07      	cmp	r3, #7
 8001c30:	d9ea      	bls.n	8001c08 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4618      	mov	r0, r3
 8001c38:	f005 f82e 	bl	8006c98 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001c3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d113      	bne.n	8001c70 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001c4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c50:	4a10      	ldr	r2, [pc, #64]	; (8001c94 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c56:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001c58:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c5c:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c62:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f004 ff33 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001c6e:	e00b      	b.n	8001c88 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c70:	2301      	movs	r3, #1
 8001c72:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001c74:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001c78:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4618      	mov	r0, r3
 8001c84:	f004 ff26 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
}
 8001c88:	bf00      	nop
 8001c8a:	3728      	adds	r7, #40	; 0x28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	0800a250 	.word	0x0800a250
 8001c94:	0800a270 	.word	0x0800a270
 8001c98:	0800a290 	.word	0x0800a290

08001c9c <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08c      	sub	sp, #48	; 0x30
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	4b56      	ldr	r3, [pc, #344]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	4a55      	ldr	r2, [pc, #340]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb6:	4b53      	ldr	r3, [pc, #332]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cbe:	61bb      	str	r3, [r7, #24]
 8001cc0:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	4b4f      	ldr	r3, [pc, #316]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a4e      	ldr	r2, [pc, #312]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b4c      	ldr	r3, [pc, #304]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	4b48      	ldr	r3, [pc, #288]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a47      	ldr	r2, [pc, #284]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b45      	ldr	r3, [pc, #276]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001cfa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001d0c:	2306      	movs	r3, #6
 8001d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	483c      	ldr	r0, [pc, #240]	; (8001e08 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001d18:	f001 f8ec 	bl	8002ef4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001d1c:	2310      	movs	r3, #16
 8001d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	4839      	ldr	r0, [pc, #228]	; (8001e0c <BSP_AUDIO_OUT_MspInit+0x170>)
 8001d28:	f001 f8e4 	bl	8002ef4 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	4b34      	ldr	r3, [pc, #208]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d34:	4a33      	ldr	r2, [pc, #204]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3c:	4b31      	ldr	r3, [pc, #196]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	482d      	ldr	r0, [pc, #180]	; (8001e08 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001d54:	f001 f8ce 	bl	8002ef4 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	4b29      	ldr	r3, [pc, #164]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	4a28      	ldr	r2, [pc, #160]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d66:	6313      	str	r3, [r2, #48]	; 0x30
 8001d68:	4b26      	ldr	r3, [pc, #152]	; (8001e04 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a25      	ldr	r2, [pc, #148]	; (8001e10 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d136      	bne.n	8001dec <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001d7e:	4b25      	ldr	r3, [pc, #148]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001d84:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001d86:	2240      	movs	r2, #64	; 0x40
 8001d88:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001d8a:	4b22      	ldr	r3, [pc, #136]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001d90:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d96:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001d98:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001d9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d9e:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001da0:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001da6:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001da8:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001dae:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001db0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001db4:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001db8:	2204      	movs	r2, #4
 8001dba:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001dbc:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001dd0:	4a11      	ldr	r2, [pc, #68]	; (8001e18 <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001dd2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001dd8:	639a      	str	r2, [r3, #56]	; 0x38
 8001dda:	4a0e      	ldr	r2, [pc, #56]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001de0:	480c      	ldr	r0, [pc, #48]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001de2:	f000 fd67 	bl	80028b4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001de6:	480b      	ldr	r0, [pc, #44]	; (8001e14 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001de8:	f000 fcb6 	bl	8002758 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001dec:	2200      	movs	r2, #0
 8001dee:	210e      	movs	r1, #14
 8001df0:	202f      	movs	r0, #47	; 0x2f
 8001df2:	f000 fc5e 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001df6:	202f      	movs	r0, #47	; 0x2f
 8001df8:	f000 fc77 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 8001dfc:	bf00      	nop
 8001dfe:	3730      	adds	r7, #48	; 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020800 	.word	0x40020800
 8001e0c:	40020000 	.word	0x40020000
 8001e10:	40003c00 	.word	0x40003c00
 8001e14:	20008b98 	.word	0x20008b98
 8001e18:	400260b8 	.word	0x400260b8

08001e1c <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001e34:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <I2S3_Init+0x68>)
 8001e36:	4a18      	ldr	r2, [pc, #96]	; (8001e98 <I2S3_Init+0x6c>)
 8001e38:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <I2S3_Init+0x68>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	69da      	ldr	r2, [r3, #28]
 8001e40:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <I2S3_Init+0x68>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e48:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8001e4a:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <I2S3_Init+0x68>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001e50:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <I2S3_Init+0x68>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001e56:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <I2S3_Init+0x68>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <I2S3_Init+0x68>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <I2S3_Init+0x68>)
 8001e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e68:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <I2S3_Init+0x68>)
 8001e6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e70:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001e72:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <I2S3_Init+0x68>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001e78:	4806      	ldr	r0, [pc, #24]	; (8001e94 <I2S3_Init+0x68>)
 8001e7a:	f002 fb05 	bl	8004488 <HAL_I2S_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001e88:	2300      	movs	r3, #0
  }
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20008a64 	.word	0x20008a64
 8001e98:	40003c00 	.word	0x40003c00

08001e9c <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured for the I2S peripheral.
  * @param  ChnlNbr: Audio frequency to be configured for the I2S peripheral.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  
  /* Configure PLL clock */ 
  BSP_AUDIO_IN_ClockConfig(&hAudioInI2s, AudioFreq, NULL);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	68f9      	ldr	r1, [r7, #12]
 8001eac:	480e      	ldr	r0, [pc, #56]	; (8001ee8 <BSP_AUDIO_IN_Init+0x4c>)
 8001eae:	f000 f8bf 	bl	8002030 <BSP_AUDIO_IN_ClockConfig>
  
  /* Configure the PDM library */
  /* On STM32F4-Discovery a single microphone is mounted, samples are duplicated
     to make stereo audio streams */
  PDMDecoder_Init(AudioFreq, ChnlNbr, 2);
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f000 f99c 	bl	80021f4 <PDMDecoder_Init>

  /* Configure the I2S peripheral */
  hAudioInI2s.Instance = I2S2;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <BSP_AUDIO_IN_Init+0x4c>)
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	; (8001eec <BSP_AUDIO_IN_Init+0x50>)
 8001ec0:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioInI2s) == HAL_I2S_STATE_RESET)
 8001ec2:	4809      	ldr	r0, [pc, #36]	; (8001ee8 <BSP_AUDIO_IN_Init+0x4c>)
 8001ec4:	f002 fd84 	bl	80049d0 <HAL_I2S_GetState>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d103      	bne.n	8001ed6 <BSP_AUDIO_IN_Init+0x3a>
  { 
    /* Initialize the I2S Msp: this __weak function can be rewritten by the application */
    BSP_AUDIO_IN_MspInit(&hAudioInI2s, NULL);
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <BSP_AUDIO_IN_Init+0x4c>)
 8001ed2:	f000 f8d9 	bl	8002088 <BSP_AUDIO_IN_MspInit>
  }
  
  /* Configure the I2S2 */
  I2S2_Init(AudioFreq);
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f000 fa28 	bl	800232c <I2S2_Init>
  
  /* Return AUDIO_OK when all operations are correctly done */
  return AUDIO_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20008aac 	.word	0x20008aac
 8001eec:	40003800 	.word	0x40003800

08001ef0 <BSP_AUDIO_IN_Record>:
  * @param  pbuf: Main buffer pointer for the recorded data storing  
  * @param  size: Current size of the recorded buffer
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_I2S_Receive_DMA(&hAudioInI2s, pbuf, size);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	461a      	mov	r2, r3
 8001f04:	6879      	ldr	r1, [r7, #4]
 8001f06:	4805      	ldr	r0, [pc, #20]	; (8001f1c <BSP_AUDIO_IN_Record+0x2c>)
 8001f08:	f002 fca6 	bl	8004858 <HAL_I2S_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	b2db      	uxtb	r3, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20008aac 	.word	0x20008aac

08001f20 <BSP_AUDIO_IN_PDMToPCM>:
  * @param  PDMBuf: Pointer to data PDM buffer
  * @param  PCMBuf: Pointer to data PCM buffer
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b0a4      	sub	sp, #144	; 0x90
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint16_t AppPDM[INTERNAL_BUFF_SIZE/2];
  uint32_t index = 0; 
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  
  /* PDM Demux */
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 8001f30:	2300      	movs	r3, #0
 8001f32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001f36:	e01f      	b.n	8001f78 <BSP_AUDIO_IN_PDMToPCM+0x58>
  {
    AppPDM[index] = HTONS(PDMBuf[index]);
 8001f38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	0a1b      	lsrs	r3, r3, #8
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	b21a      	sxth	r2, r3
 8001f4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	6879      	ldr	r1, [r7, #4]
 8001f52:	440b      	add	r3, r1
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	021b      	lsls	r3, r3, #8
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	3390      	adds	r3, #144	; 0x90
 8001f68:	443b      	add	r3, r7
 8001f6a:	f823 2c84 	strh.w	r2, [r3, #-132]
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 8001f6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f72:	3301      	adds	r3, #1
 8001f74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001f78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f7c:	2b3f      	cmp	r3, #63	; 0x3f
 8001f7e:	d9db      	bls.n	8001f38 <BSP_AUDIO_IN_PDMToPCM+0x18>
  }
  
  for(index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++)
 8001f80:	2300      	movs	r3, #0
 8001f82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001f86:	e019      	b.n	8001fbc <BSP_AUDIO_IN_PDMToPCM+0x9c>
  {
    /* PDM to PCM filter */
	PDM_Filter((uint8_t*)&AppPDM[index], (uint16_t*)&(PCMBuf[index]), &PDM_FilterHandler[index]);
 8001f88:	f107 020c 	add.w	r2, r7, #12
 8001f8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	18d0      	adds	r0, r2, r3
 8001f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	18d1      	adds	r1, r2, r3
 8001f9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fa2:	224c      	movs	r2, #76	; 0x4c
 8001fa4:	fb02 f303 	mul.w	r3, r2, r3
 8001fa8:	4a16      	ldr	r2, [pc, #88]	; (8002004 <BSP_AUDIO_IN_PDMToPCM+0xe4>)
 8001faa:	4413      	add	r3, r2
 8001fac:	461a      	mov	r2, r3
 8001fae:	f007 fc9b 	bl	80098e8 <PDM_Filter>
  for(index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++)
 8001fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0e1      	beq.n	8001f88 <BSP_AUDIO_IN_PDMToPCM+0x68>
  }
  /* Duplicate samples since a single microphone in mounted on STM32F4-Discovery */
  for(index = 0; index < PCM_OUT_SIZE; index++)
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001fca:	e011      	b.n	8001ff0 <BSP_AUDIO_IN_PDMToPCM+0xd0>
  {
    PCMBuf[(index<<1)+1] = PCMBuf[index<<1];
 8001fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	441a      	add	r2, r3
 8001fd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	6839      	ldr	r1, [r7, #0]
 8001fe0:	440b      	add	r3, r1
 8001fe2:	8812      	ldrh	r2, [r2, #0]
 8001fe4:	801a      	strh	r2, [r3, #0]
  for(index = 0; index < PCM_OUT_SIZE; index++)
 8001fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fea:	3301      	adds	r3, #1
 8001fec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ff4:	2b0f      	cmp	r3, #15
 8001ff6:	d9e9      	bls.n	8001fcc <BSP_AUDIO_IN_PDMToPCM+0xac>
  }
  
  /* Return AUDIO_OK when all operations are correctly done */
  return AUDIO_OK; 
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3790      	adds	r7, #144	; 0x90
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20008af4 	.word	0x20008af4

08002008 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002010:	f7fe fd62 	bl	8000ad8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_I2S_RxHalfCpltCallback>:
/**
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8002024:	f7fe fd2e 	bl	8000a84 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <BSP_AUDIO_IN_ClockConfig>:
  * @param  Params : pointer on additional configuration parameters, can be NULL.   
  * @note   This API is called by BSP_AUDIO_IN_Init()
  *         Being __weak it can be overwritten by the application
  */
__weak void BSP_AUDIO_IN_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;

  /*Enable PLLI2S clock*/
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	4618      	mov	r0, r3
 8002042:	f004 fe29 	bl	8006c98 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((AudioFreq & 0x7) == 0)
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <BSP_AUDIO_IN_ClockConfig+0x38>
  {
    /* Audio frequency multiple of 8 (8/16/32/48/96/192)*/
    /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN = 192 Mhz */
    /* I2SCLK = PLLI2S_VCO Output/PLLI2SR = 192/6 = 32 Mhz */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002050:	2301      	movs	r3, #1
 8002052:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SN = 192;
 8002054:	23c0      	movs	r3, #192	; 0xc0
 8002056:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 6;
 8002058:	2306      	movs	r3, #6
 800205a:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	4618      	mov	r0, r3
 8002062:	f004 fd37 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 290;
    rccclkinit.PLLI2S.PLLI2SR = 2;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002066:	e00b      	b.n	8002080 <BSP_AUDIO_IN_ClockConfig+0x50>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002068:	2301      	movs	r3, #1
 800206a:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SN = 290;
 800206c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8002070:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 2;
 8002072:	2302      	movs	r3, #2
 8002074:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002076:	f107 0310 	add.w	r3, r7, #16
 800207a:	4618      	mov	r0, r3
 800207c:	f004 fd2a 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
}
 8002080:	bf00      	nop
 8002082:	3720      	adds	r7, #32
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <BSP_AUDIO_IN_MspInit>:
  * @brief  BSP AUDIO IN MSP Init.
  * @param  hi2s: I2S handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_IN_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08c      	sub	sp, #48	; 0x30
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sRx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the I2S2 peripheral clock */
  I2S2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	4b4d      	ldr	r3, [pc, #308]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a4c      	ldr	r2, [pc, #304]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 800209c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b4a      	ldr	r3, [pc, #296]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020aa:	61bb      	str	r3, [r7, #24]
 80020ac:	69bb      	ldr	r3, [r7, #24]

  /* Enable I2S GPIO clocks */
  I2S2_SCK_GPIO_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	4b46      	ldr	r3, [pc, #280]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	4a45      	ldr	r2, [pc, #276]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	6313      	str	r3, [r2, #48]	; 0x30
 80020be:	4b43      	ldr	r3, [pc, #268]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	697b      	ldr	r3, [r7, #20]
  I2S2_MOSI_GPIO_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	4b3f      	ldr	r3, [pc, #252]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	4a3e      	ldr	r2, [pc, #248]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020d4:	f043 0304 	orr.w	r3, r3, #4
 80020d8:	6313      	str	r3, [r2, #48]	; 0x30
 80020da:	4b3c      	ldr	r3, [pc, #240]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	693b      	ldr	r3, [r7, #16]
  
  /* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80020ee:	2302      	movs	r3, #2
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28

  GPIO_InitStruct.Pin       = I2S2_SCK_PIN; 
 80020f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = I2S2_SCK_AF;
 80020f8:	2305      	movs	r3, #5
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S2_SCK_GPIO_PORT, &GPIO_InitStruct);
 80020fc:	f107 031c 	add.w	r3, r7, #28
 8002100:	4619      	mov	r1, r3
 8002102:	4833      	ldr	r0, [pc, #204]	; (80021d0 <BSP_AUDIO_IN_MspInit+0x148>)
 8002104:	f000 fef6 	bl	8002ef4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin       = I2S2_MOSI_PIN ;
 8002108:	2308      	movs	r3, #8
 800210a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = I2S2_MOSI_AF;
 800210c:	2305      	movs	r3, #5
 800210e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S2_MOSI_GPIO_PORT, &GPIO_InitStruct); 
 8002110:	f107 031c 	add.w	r3, r7, #28
 8002114:	4619      	mov	r1, r3
 8002116:	482f      	ldr	r0, [pc, #188]	; (80021d4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8002118:	f000 feec 	bl	8002ef4 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  I2S2_DMAx_CLK_ENABLE();
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	4b2a      	ldr	r3, [pc, #168]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002124:	4a29      	ldr	r2, [pc, #164]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 8002126:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800212a:	6313      	str	r3, [r2, #48]	; 0x30
 800212c:	4b27      	ldr	r3, [pc, #156]	; (80021cc <BSP_AUDIO_IN_MspInit+0x144>)
 800212e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
    
  if(hi2s->Instance == I2S2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a26      	ldr	r2, [pc, #152]	; (80021d8 <BSP_AUDIO_IN_MspInit+0x150>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d137      	bne.n	80021b2 <BSP_AUDIO_IN_MspInit+0x12a>
  {
    /* Configure the hdma_i2sRx handle parameters */   
    hdma_i2sRx.Init.Channel             = I2S2_DMAx_CHANNEL;
 8002142:	4b26      	ldr	r3, [pc, #152]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002144:	2200      	movs	r2, #0
 8002146:	605a      	str	r2, [r3, #4]
    hdma_i2sRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8002148:	4b24      	ldr	r3, [pc, #144]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
    hdma_i2sRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800214e:	4b23      	ldr	r3, [pc, #140]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002150:	2200      	movs	r2, #0
 8002152:	60da      	str	r2, [r3, #12]
    hdma_i2sRx.Init.MemInc              = DMA_MINC_ENABLE;
 8002154:	4b21      	ldr	r3, [pc, #132]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002156:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800215a:	611a      	str	r2, [r3, #16]
    hdma_i2sRx.Init.PeriphDataAlignment = I2S2_DMAx_PERIPH_DATA_SIZE;
 800215c:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800215e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002162:	615a      	str	r2, [r3, #20]
    hdma_i2sRx.Init.MemDataAlignment    = I2S2_DMAx_MEM_DATA_SIZE;
 8002164:	4b1d      	ldr	r3, [pc, #116]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216a:	619a      	str	r2, [r3, #24]
    hdma_i2sRx.Init.Mode                = DMA_CIRCULAR;
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800216e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002172:	61da      	str	r2, [r3, #28]
    hdma_i2sRx.Init.Priority            = DMA_PRIORITY_HIGH;
 8002174:	4b19      	ldr	r3, [pc, #100]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002176:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800217a:	621a      	str	r2, [r3, #32]
    hdma_i2sRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800217c:	4b17      	ldr	r3, [pc, #92]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800217e:	2200      	movs	r2, #0
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sRx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002182:	4b16      	ldr	r3, [pc, #88]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002184:	2203      	movs	r2, #3
 8002186:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sRx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002188:	4b14      	ldr	r3, [pc, #80]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800218a:	2200      	movs	r2, #0
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sRx.Init.PeriphBurst         = DMA_MBURST_SINGLE; 
 800218e:	4b13      	ldr	r3, [pc, #76]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sRx.Instance = I2S2_DMAx_STREAM;
 8002194:	4b11      	ldr	r3, [pc, #68]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 8002196:	4a12      	ldr	r2, [pc, #72]	; (80021e0 <BSP_AUDIO_IN_MspInit+0x158>)
 8002198:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a0f      	ldr	r2, [pc, #60]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 800219e:	63da      	str	r2, [r3, #60]	; 0x3c
 80021a0:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sRx);
 80021a6:	480d      	ldr	r0, [pc, #52]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 80021a8:	f000 fb84 	bl	80028b4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sRx);      
 80021ac:	480b      	ldr	r0, [pc, #44]	; (80021dc <BSP_AUDIO_IN_MspInit+0x154>)
 80021ae:	f000 fad3 	bl	8002758 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S2_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80021b2:	2200      	movs	r2, #0
 80021b4:	210f      	movs	r1, #15
 80021b6:	200e      	movs	r0, #14
 80021b8:	f000 fa7b 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S2_DMAx_IRQ); 
 80021bc:	200e      	movs	r0, #14
 80021be:	f000 fa94 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 80021c2:	bf00      	nop
 80021c4:	3730      	adds	r7, #48	; 0x30
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40020400 	.word	0x40020400
 80021d4:	40020800 	.word	0x40020800
 80021d8:	40003800 	.word	0x40003800
 80021dc:	20008bf8 	.word	0x20008bf8
 80021e0:	40026058 	.word	0x40026058

080021e4 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <PDMDecoder_Init>:
  * @param  ChnlNbrIn: Number of input audio channels in the PDM buffer
  * @param  ChnlNbrOut: Number of desired output audio channels in the  resulting PCM buffer
  *         Number of audio channels (1: mono; 2: stereo)
  */
static void PDMDecoder_Init(uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  uint32_t index = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]

  /* Enable CRC peripheral to unlock the PDM library */
  __HAL_RCC_CRC_CLK_ENABLE();
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
 8002208:	4b43      	ldr	r3, [pc, #268]	; (8002318 <PDMDecoder_Init+0x124>)
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	4a42      	ldr	r2, [pc, #264]	; (8002318 <PDMDecoder_Init+0x124>)
 800220e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002212:	6313      	str	r3, [r2, #48]	; 0x30
 8002214:	4b40      	ldr	r3, [pc, #256]	; (8002318 <PDMDecoder_Init+0x124>)
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	693b      	ldr	r3, [r7, #16]

  for(index = 0; index < ChnlNbrIn; index++)
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e06e      	b.n	8002304 <PDMDecoder_Init+0x110>
  {
    /* Init PDM filters */
    PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_LSB;
 8002226:	4a3d      	ldr	r2, [pc, #244]	; (800231c <PDMDecoder_Init+0x128>)
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	214c      	movs	r1, #76	; 0x4c
 800222c:	fb01 f303 	mul.w	r3, r1, r3
 8002230:	4413      	add	r3, r2
 8002232:	2200      	movs	r2, #0
 8002234:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8002236:	4a39      	ldr	r2, [pc, #228]	; (800231c <PDMDecoder_Init+0x128>)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	214c      	movs	r1, #76	; 0x4c
 800223c:	fb01 f303 	mul.w	r3, r1, r3
 8002240:	4413      	add	r3, r2
 8002242:	3302      	adds	r3, #2
 8002244:	2200      	movs	r2, #0
 8002246:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8002248:	4a34      	ldr	r2, [pc, #208]	; (800231c <PDMDecoder_Init+0x128>)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	214c      	movs	r1, #76	; 0x4c
 800224e:	fb01 f303 	mul.w	r3, r1, r3
 8002252:	4413      	add	r3, r2
 8002254:	3304      	adds	r3, #4
 8002256:	4a32      	ldr	r2, [pc, #200]	; (8002320 <PDMDecoder_Init+0x12c>)
 8002258:	601a      	str	r2, [r3, #0]
    PDM_FilterHandler[index].out_ptr_channels = ChnlNbrOut;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	b298      	uxth	r0, r3
 800225e:	4a2f      	ldr	r2, [pc, #188]	; (800231c <PDMDecoder_Init+0x128>)
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	214c      	movs	r1, #76	; 0x4c
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	330a      	adds	r3, #10
 800226c:	4602      	mov	r2, r0
 800226e:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].in_ptr_channels  = ChnlNbrIn;
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	b298      	uxth	r0, r3
 8002274:	4a29      	ldr	r2, [pc, #164]	; (800231c <PDMDecoder_Init+0x128>)
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	214c      	movs	r1, #76	; 0x4c
 800227a:	fb01 f303 	mul.w	r3, r1, r3
 800227e:	4413      	add	r3, r2
 8002280:	3308      	adds	r3, #8
 8002282:	4602      	mov	r2, r0
 8002284:	801a      	strh	r2, [r3, #0]
    PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	224c      	movs	r2, #76	; 0x4c
 800228a:	fb02 f303 	mul.w	r3, r2, r3
 800228e:	4a23      	ldr	r2, [pc, #140]	; (800231c <PDMDecoder_Init+0x128>)
 8002290:	4413      	add	r3, r2
 8002292:	4618      	mov	r0, r3
 8002294:	f007 f9ac 	bl	80095f0 <PDM_Filter_Init>

    /* PDM lib config phase */
    PDM_FilterConfig[index].output_samples_number = AudioFreq/1000;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4a22      	ldr	r2, [pc, #136]	; (8002324 <PDMDecoder_Init+0x130>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	099b      	lsrs	r3, r3, #6
 80022a2:	b298      	uxth	r0, r3
 80022a4:	4920      	ldr	r1, [pc, #128]	; (8002328 <PDMDecoder_Init+0x134>)
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	440b      	add	r3, r1
 80022b2:	3302      	adds	r3, #2
 80022b4:	4602      	mov	r2, r0
 80022b6:	801a      	strh	r2, [r3, #0]
    PDM_FilterConfig[index].mic_gain = 24;
 80022b8:	491b      	ldr	r1, [pc, #108]	; (8002328 <PDMDecoder_Init+0x134>)
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	4613      	mov	r3, r2
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	4413      	add	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	440b      	add	r3, r1
 80022c6:	3304      	adds	r3, #4
 80022c8:	2218      	movs	r2, #24
 80022ca:	801a      	strh	r2, [r3, #0]
    PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 80022cc:	4916      	ldr	r1, [pc, #88]	; (8002328 <PDMDecoder_Init+0x134>)
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	440b      	add	r3, r1
 80022da:	2202      	movs	r2, #2
 80022dc:	801a      	strh	r2, [r3, #0]
    PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	224c      	movs	r2, #76	; 0x4c
 80022e2:	fb02 f303 	mul.w	r3, r2, r3
 80022e6:	4a0d      	ldr	r2, [pc, #52]	; (800231c <PDMDecoder_Init+0x128>)
 80022e8:	1898      	adds	r0, r3, r2
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	4613      	mov	r3, r2
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4a0c      	ldr	r2, [pc, #48]	; (8002328 <PDMDecoder_Init+0x134>)
 80022f6:	4413      	add	r3, r2
 80022f8:	4619      	mov	r1, r3
 80022fa:	f007 fa03 	bl	8009704 <PDM_Filter_setConfig>
  for(index = 0; index < ChnlNbrIn; index++)
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	3301      	adds	r3, #1
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	429a      	cmp	r2, r3
 800230a:	d38c      	bcc.n	8002226 <PDMDecoder_Init+0x32>
  }
}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40023800 	.word	0x40023800
 800231c:	20008af4 	.word	0x20008af4
 8002320:	7e809d48 	.word	0x7e809d48
 8002324:	10624dd3 	.word	0x10624dd3
 8002328:	20008b8c 	.word	0x20008b8c

0800232c <I2S2_Init>:
  *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
  *         is already configured and ready to be used.    
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S2_Init(uint32_t AudioFreq)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioInI2s Instance parameter */
  hAudioInI2s.Instance          = I2S2;
 8002334:	4b17      	ldr	r3, [pc, #92]	; (8002394 <I2S2_Init+0x68>)
 8002336:	4a18      	ldr	r2, [pc, #96]	; (8002398 <I2S2_Init+0x6c>)
 8002338:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioInI2s);
 800233a:	4b16      	ldr	r3, [pc, #88]	; (8002394 <I2S2_Init+0x68>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	69da      	ldr	r2, [r3, #28]
 8002340:	4b14      	ldr	r3, [pc, #80]	; (8002394 <I2S2_Init+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002348:	61da      	str	r2, [r3, #28]
  
  /* I2S2 peripheral configuration */
  hAudioInI2s.Init.AudioFreq    = 2 * AudioFreq;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4a11      	ldr	r2, [pc, #68]	; (8002394 <I2S2_Init+0x68>)
 8002350:	6153      	str	r3, [r2, #20]
  hAudioInI2s.Init.ClockSource  = I2S_CLOCK_PLL;
 8002352:	4b10      	ldr	r3, [pc, #64]	; (8002394 <I2S2_Init+0x68>)
 8002354:	2200      	movs	r2, #0
 8002356:	61da      	str	r2, [r3, #28]
  hAudioInI2s.Init.CPOL         = I2S_CPOL_HIGH;
 8002358:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <I2S2_Init+0x68>)
 800235a:	2208      	movs	r2, #8
 800235c:	619a      	str	r2, [r3, #24]
  hAudioInI2s.Init.DataFormat   = I2S_DATAFORMAT_16B;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <I2S2_Init+0x68>)
 8002360:	2200      	movs	r2, #0
 8002362:	60da      	str	r2, [r3, #12]
  hAudioInI2s.Init.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <I2S2_Init+0x68>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  hAudioInI2s.Init.Mode         = I2S_MODE_MASTER_RX;
 800236a:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <I2S2_Init+0x68>)
 800236c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002370:	605a      	str	r2, [r3, #4]
  hAudioInI2s.Init.Standard     = I2S_STANDARD_LSB;
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <I2S2_Init+0x68>)
 8002374:	2220      	movs	r2, #32
 8002376:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioInI2s) != HAL_OK)
 8002378:	4806      	ldr	r0, [pc, #24]	; (8002394 <I2S2_Init+0x68>)
 800237a:	f002 f885 	bl	8004488 <HAL_I2S_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <I2S2_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <I2S2_Init+0x5e>
  }
  else
  {
    return AUDIO_OK; 
 8002388:	2300      	movs	r3, #0
  }
}  
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20008aac 	.word	0x20008aac
 8002398:	40003800 	.word	0x40003800

0800239c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <HAL_I2S_ErrorCallback+0x2c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80023ae:	f7ff fd35 	bl	8001e1c <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a05      	ldr	r2, [pc, #20]	; (80023cc <HAL_I2S_ErrorCallback+0x30>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d101      	bne.n	80023c0 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80023bc:	f7ff ff12 	bl	80021e4 <BSP_AUDIO_IN_Error_Callback>
  }
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40003c00 	.word	0x40003c00
 80023cc:	40003800 	.word	0x40003800

080023d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023d4:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <HAL_Init+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a0d      	ldr	r2, [pc, #52]	; (8002410 <HAL_Init+0x40>)
 80023da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023e0:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0a      	ldr	r2, [pc, #40]	; (8002410 <HAL_Init+0x40>)
 80023e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a07      	ldr	r2, [pc, #28]	; (8002410 <HAL_Init+0x40>)
 80023f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023f8:	2003      	movs	r0, #3
 80023fa:	f000 f94f 	bl	800269c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023fe:	2000      	movs	r0, #0
 8002400:	f000 f808 	bl	8002414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002404:	f7fe fbc2 	bl	8000b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40023c00 	.word	0x40023c00

08002414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800241c:	4b12      	ldr	r3, [pc, #72]	; (8002468 <HAL_InitTick+0x54>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	4b12      	ldr	r3, [pc, #72]	; (800246c <HAL_InitTick+0x58>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	4619      	mov	r1, r3
 8002426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800242a:	fbb3 f3f1 	udiv	r3, r3, r1
 800242e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002432:	4618      	mov	r0, r3
 8002434:	f000 f967 	bl	8002706 <HAL_SYSTICK_Config>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e00e      	b.n	8002460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b0f      	cmp	r3, #15
 8002446:	d80a      	bhi.n	800245e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002448:	2200      	movs	r2, #0
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	f04f 30ff 	mov.w	r0, #4294967295
 8002450:	f000 f92f 	bl	80026b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002454:	4a06      	ldr	r2, [pc, #24]	; (8002470 <HAL_InitTick+0x5c>)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	e000      	b.n	8002460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000400 	.word	0x20000400
 800246c:	20000440 	.word	0x20000440
 8002470:	2000043c 	.word	0x2000043c

08002474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_IncTick+0x20>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	461a      	mov	r2, r3
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_IncTick+0x24>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4413      	add	r3, r2
 8002484:	4a04      	ldr	r2, [pc, #16]	; (8002498 <HAL_IncTick+0x24>)
 8002486:	6013      	str	r3, [r2, #0]
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	20000440 	.word	0x20000440
 8002498:	20008c58 	.word	0x20008c58

0800249c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return uwTick;
 80024a0:	4b03      	ldr	r3, [pc, #12]	; (80024b0 <HAL_GetTick+0x14>)
 80024a2:	681b      	ldr	r3, [r3, #0]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20008c58 	.word	0x20008c58

080024b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024bc:	f7ff ffee 	bl	800249c <HAL_GetTick>
 80024c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024cc:	d005      	beq.n	80024da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ce:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <HAL_Delay+0x44>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	4413      	add	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024da:	bf00      	nop
 80024dc:	f7ff ffde 	bl	800249c <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d8f7      	bhi.n	80024dc <HAL_Delay+0x28>
  {
  }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20000440 	.word	0x20000440

080024fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002518:	4013      	ands	r3, r2
 800251a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800252c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800252e:	4a04      	ldr	r2, [pc, #16]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	60d3      	str	r3, [r2, #12]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002548:	4b04      	ldr	r3, [pc, #16]	; (800255c <__NVIC_GetPriorityGrouping+0x18>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	f003 0307 	and.w	r3, r3, #7
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	2b00      	cmp	r3, #0
 8002570:	db0b      	blt.n	800258a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	4907      	ldr	r1, [pc, #28]	; (8002598 <__NVIC_EnableIRQ+0x38>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2001      	movs	r0, #1
 8002582:	fa00 f202 	lsl.w	r2, r0, r2
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e100 	.word	0xe000e100

0800259c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	6039      	str	r1, [r7, #0]
 80025a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	db0a      	blt.n	80025c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	490c      	ldr	r1, [pc, #48]	; (80025e8 <__NVIC_SetPriority+0x4c>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	0112      	lsls	r2, r2, #4
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	440b      	add	r3, r1
 80025c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c4:	e00a      	b.n	80025dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	4908      	ldr	r1, [pc, #32]	; (80025ec <__NVIC_SetPriority+0x50>)
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	3b04      	subs	r3, #4
 80025d4:	0112      	lsls	r2, r2, #4
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	440b      	add	r3, r1
 80025da:	761a      	strb	r2, [r3, #24]
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000e100 	.word	0xe000e100
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b089      	sub	sp, #36	; 0x24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	f1c3 0307 	rsb	r3, r3, #7
 800260a:	2b04      	cmp	r3, #4
 800260c:	bf28      	it	cs
 800260e:	2304      	movcs	r3, #4
 8002610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3304      	adds	r3, #4
 8002616:	2b06      	cmp	r3, #6
 8002618:	d902      	bls.n	8002620 <NVIC_EncodePriority+0x30>
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	3b03      	subs	r3, #3
 800261e:	e000      	b.n	8002622 <NVIC_EncodePriority+0x32>
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	f04f 32ff 	mov.w	r2, #4294967295
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43da      	mvns	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	401a      	ands	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002638:	f04f 31ff 	mov.w	r1, #4294967295
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	fa01 f303 	lsl.w	r3, r1, r3
 8002642:	43d9      	mvns	r1, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002648:	4313      	orrs	r3, r2
         );
}
 800264a:	4618      	mov	r0, r3
 800264c:	3724      	adds	r7, #36	; 0x24
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002668:	d301      	bcc.n	800266e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266a:	2301      	movs	r3, #1
 800266c:	e00f      	b.n	800268e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800266e:	4a0a      	ldr	r2, [pc, #40]	; (8002698 <SysTick_Config+0x40>)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002676:	210f      	movs	r1, #15
 8002678:	f04f 30ff 	mov.w	r0, #4294967295
 800267c:	f7ff ff8e 	bl	800259c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <SysTick_Config+0x40>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002686:	4b04      	ldr	r3, [pc, #16]	; (8002698 <SysTick_Config+0x40>)
 8002688:	2207      	movs	r2, #7
 800268a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	e000e010 	.word	0xe000e010

0800269c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ff29 	bl	80024fc <__NVIC_SetPriorityGrouping>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b086      	sub	sp, #24
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c4:	f7ff ff3e 	bl	8002544 <__NVIC_GetPriorityGrouping>
 80026c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff8e 	bl	80025f0 <NVIC_EncodePriority>
 80026d4:	4602      	mov	r2, r0
 80026d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff5d 	bl	800259c <__NVIC_SetPriority>
}
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff31 	bl	8002560 <__NVIC_EnableIRQ>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffa2 	bl	8002658 <SysTick_Config>
 8002714:	4603      	mov	r3, r0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e00e      	b.n	800274e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	795b      	ldrb	r3, [r3, #5]
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d105      	bne.n	8002746 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f7fe fa4b 	bl	8000bdc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002764:	f7ff fe9a 	bl	800249c <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e099      	b.n	80028a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002794:	e00f      	b.n	80027b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002796:	f7ff fe81 	bl	800249c <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d908      	bls.n	80027b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2203      	movs	r2, #3
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e078      	b.n	80028a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e8      	bne.n	8002796 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_DMA_Init+0x158>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	4313      	orrs	r3, r2
 8002806:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	2b04      	cmp	r3, #4
 800280e:	d107      	bne.n	8002820 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002818:	4313      	orrs	r3, r2
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	4313      	orrs	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f023 0307 	bic.w	r3, r3, #7
 8002836:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	4313      	orrs	r3, r2
 8002840:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002846:	2b04      	cmp	r3, #4
 8002848:	d117      	bne.n	800287a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00e      	beq.n	800287a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 facd 	bl	8002dfc <DMA_CheckFifoParam>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d008      	beq.n	800287a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2240      	movs	r2, #64	; 0x40
 800286c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002876:	2301      	movs	r3, #1
 8002878:	e016      	b.n	80028a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fa84 	bl	8002d90 <DMA_CalcBaseAndBitshift>
 8002888:	4603      	mov	r3, r0
 800288a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002890:	223f      	movs	r2, #63	; 0x3f
 8002892:	409a      	lsls	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	f010803f 	.word	0xf010803f

080028b4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e050      	b.n	8002968 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d101      	bne.n	80028d6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80028d2:	2302      	movs	r3, #2
 80028d4:	e048      	b.n	8002968 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0201 	bic.w	r2, r2, #1
 80028e4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2200      	movs	r2, #0
 80028f4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2200      	movs	r2, #0
 8002904:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2221      	movs	r2, #33	; 0x21
 8002914:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 fa3a 	bl	8002d90 <DMA_CalcBaseAndBitshift>
 800291c:	4603      	mov	r3, r0
 800291e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002948:	223f      	movs	r2, #63	; 0x3f
 800294a:	409a      	lsls	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
 800297c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002986:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <HAL_DMA_Start_IT+0x26>
 8002992:	2302      	movs	r3, #2
 8002994:	e040      	b.n	8002a18 <HAL_DMA_Start_IT+0xa8>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d12f      	bne.n	8002a0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2202      	movs	r2, #2
 80029ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f9b8 	bl	8002d34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c8:	223f      	movs	r2, #63	; 0x3f
 80029ca:	409a      	lsls	r2, r3
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0216 	orr.w	r2, r2, #22
 80029de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0208 	orr.w	r2, r2, #8
 80029f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e005      	b.n	8002a16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a12:	2302      	movs	r3, #2
 8002a14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a2c:	4b8e      	ldr	r3, [pc, #568]	; (8002c68 <HAL_DMA_IRQHandler+0x248>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a8e      	ldr	r2, [pc, #568]	; (8002c6c <HAL_DMA_IRQHandler+0x24c>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	0a9b      	lsrs	r3, r3, #10
 8002a38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d01a      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d013      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0204 	bic.w	r2, r2, #4
 8002a72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a78:	2208      	movs	r2, #8
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a90:	2201      	movs	r2, #1
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d012      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00b      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	2201      	movs	r2, #1
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aba:	f043 0202 	orr.w	r2, r3, #2
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac6:	2204      	movs	r2, #4
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4013      	ands	r3, r2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d012      	beq.n	8002af8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00b      	beq.n	8002af8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	409a      	lsls	r2, r3
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af0:	f043 0204 	orr.w	r2, r3, #4
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afc:	2210      	movs	r2, #16
 8002afe:	409a      	lsls	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d043      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d03c      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1a:	2210      	movs	r2, #16
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d018      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d108      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d024      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4798      	blx	r3
 8002b4e:	e01f      	b.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01b      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
 8002b60:	e016      	b.n	8002b90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d107      	bne.n	8002b80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0208 	bic.w	r2, r2, #8
 8002b7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b94:	2220      	movs	r2, #32
 8002b96:	409a      	lsls	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 808f 	beq.w	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 8087 	beq.w	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b05      	cmp	r3, #5
 8002bc8:	d136      	bne.n	8002c38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0216 	bic.w	r2, r2, #22
 8002bd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	695a      	ldr	r2, [r3, #20]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002be8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d103      	bne.n	8002bfa <HAL_DMA_IRQHandler+0x1da>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0208 	bic.w	r2, r2, #8
 8002c08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0e:	223f      	movs	r2, #63	; 0x3f
 8002c10:	409a      	lsls	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d07e      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	4798      	blx	r3
        }
        return;
 8002c36:	e079      	b.n	8002d2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01d      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10d      	bne.n	8002c70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d031      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
 8002c64:	e02c      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
 8002c66:	bf00      	nop
 8002c68:	20000400 	.word	0x20000400
 8002c6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d023      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	4798      	blx	r3
 8002c80:	e01e      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10f      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0210 	bic.w	r2, r2, #16
 8002c9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d032      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d022      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2205      	movs	r2, #5
 8002cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d307      	bcc.n	8002d08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f2      	bne.n	8002cec <HAL_DMA_IRQHandler+0x2cc>
 8002d06:	e000      	b.n	8002d0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	4798      	blx	r3
 8002d2a:	e000      	b.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d2c:	bf00      	nop
    }
  }
}
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
 8002d40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b40      	cmp	r3, #64	; 0x40
 8002d60:	d108      	bne.n	8002d74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d72:	e007      	b.n	8002d84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	60da      	str	r2, [r3, #12]
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	3b10      	subs	r3, #16
 8002da0:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <DMA_CalcBaseAndBitshift+0x64>)
 8002da2:	fba2 2303 	umull	r2, r3, r2, r3
 8002da6:	091b      	lsrs	r3, r3, #4
 8002da8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002daa:	4a13      	ldr	r2, [pc, #76]	; (8002df8 <DMA_CalcBaseAndBitshift+0x68>)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	d909      	bls.n	8002dd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	1d1a      	adds	r2, r3, #4
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	659a      	str	r2, [r3, #88]	; 0x58
 8002dd0:	e007      	b.n	8002de2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dda:	f023 0303 	bic.w	r3, r3, #3
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	aaaaaaab 	.word	0xaaaaaaab
 8002df8:	0800a2b0 	.word	0x0800a2b0

08002dfc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e04:	2300      	movs	r3, #0
 8002e06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d11f      	bne.n	8002e56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b03      	cmp	r3, #3
 8002e1a:	d856      	bhi.n	8002eca <DMA_CheckFifoParam+0xce>
 8002e1c:	a201      	add	r2, pc, #4	; (adr r2, 8002e24 <DMA_CheckFifoParam+0x28>)
 8002e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e22:	bf00      	nop
 8002e24:	08002e35 	.word	0x08002e35
 8002e28:	08002e47 	.word	0x08002e47
 8002e2c:	08002e35 	.word	0x08002e35
 8002e30:	08002ecb 	.word	0x08002ecb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d046      	beq.n	8002ece <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e44:	e043      	b.n	8002ece <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e4e:	d140      	bne.n	8002ed2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e54:	e03d      	b.n	8002ed2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e5e:	d121      	bne.n	8002ea4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d837      	bhi.n	8002ed6 <DMA_CheckFifoParam+0xda>
 8002e66:	a201      	add	r2, pc, #4	; (adr r2, 8002e6c <DMA_CheckFifoParam+0x70>)
 8002e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6c:	08002e7d 	.word	0x08002e7d
 8002e70:	08002e83 	.word	0x08002e83
 8002e74:	08002e7d 	.word	0x08002e7d
 8002e78:	08002e95 	.word	0x08002e95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e80:	e030      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d025      	beq.n	8002eda <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e92:	e022      	b.n	8002eda <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e9c:	d11f      	bne.n	8002ede <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ea2:	e01c      	b.n	8002ede <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d903      	bls.n	8002eb2 <DMA_CheckFifoParam+0xb6>
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d003      	beq.n	8002eb8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002eb0:	e018      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb6:	e015      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00e      	beq.n	8002ee2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ec8:	e00b      	b.n	8002ee2 <DMA_CheckFifoParam+0xe6>
      break;
 8002eca:	bf00      	nop
 8002ecc:	e00a      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ece:	bf00      	nop
 8002ed0:	e008      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed2:	bf00      	nop
 8002ed4:	e006      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed6:	bf00      	nop
 8002ed8:	e004      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eda:	bf00      	nop
 8002edc:	e002      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ede:	bf00      	nop
 8002ee0:	e000      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop

08002ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b089      	sub	sp, #36	; 0x24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	e16b      	b.n	80031e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f10:	2201      	movs	r2, #1
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	4013      	ands	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	f040 815a 	bne.w	80031e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d005      	beq.n	8002f46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d130      	bne.n	8002fa8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	2203      	movs	r2, #3
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	43db      	mvns	r3, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 0201 	and.w	r2, r3, #1
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d017      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d123      	bne.n	8003038 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	08da      	lsrs	r2, r3, #3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3208      	adds	r2, #8
 8002ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	f003 0307 	and.w	r3, r3, #7
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	220f      	movs	r2, #15
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	691a      	ldr	r2, [r3, #16]
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	08da      	lsrs	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3208      	adds	r2, #8
 8003032:	69b9      	ldr	r1, [r7, #24]
 8003034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	2203      	movs	r2, #3
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 0203 	and.w	r2, r3, #3
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80b4 	beq.w	80031e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	4b60      	ldr	r3, [pc, #384]	; (8003200 <HAL_GPIO_Init+0x30c>)
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	4a5f      	ldr	r2, [pc, #380]	; (8003200 <HAL_GPIO_Init+0x30c>)
 8003084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003088:	6453      	str	r3, [r2, #68]	; 0x44
 800308a:	4b5d      	ldr	r3, [pc, #372]	; (8003200 <HAL_GPIO_Init+0x30c>)
 800308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003096:	4a5b      	ldr	r2, [pc, #364]	; (8003204 <HAL_GPIO_Init+0x310>)
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	089b      	lsrs	r3, r3, #2
 800309c:	3302      	adds	r3, #2
 800309e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	220f      	movs	r2, #15
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	4013      	ands	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a52      	ldr	r2, [pc, #328]	; (8003208 <HAL_GPIO_Init+0x314>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d02b      	beq.n	800311a <HAL_GPIO_Init+0x226>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a51      	ldr	r2, [pc, #324]	; (800320c <HAL_GPIO_Init+0x318>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d025      	beq.n	8003116 <HAL_GPIO_Init+0x222>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a50      	ldr	r2, [pc, #320]	; (8003210 <HAL_GPIO_Init+0x31c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d01f      	beq.n	8003112 <HAL_GPIO_Init+0x21e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a4f      	ldr	r2, [pc, #316]	; (8003214 <HAL_GPIO_Init+0x320>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d019      	beq.n	800310e <HAL_GPIO_Init+0x21a>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a4e      	ldr	r2, [pc, #312]	; (8003218 <HAL_GPIO_Init+0x324>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d013      	beq.n	800310a <HAL_GPIO_Init+0x216>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a4d      	ldr	r2, [pc, #308]	; (800321c <HAL_GPIO_Init+0x328>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00d      	beq.n	8003106 <HAL_GPIO_Init+0x212>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a4c      	ldr	r2, [pc, #304]	; (8003220 <HAL_GPIO_Init+0x32c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d007      	beq.n	8003102 <HAL_GPIO_Init+0x20e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a4b      	ldr	r2, [pc, #300]	; (8003224 <HAL_GPIO_Init+0x330>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d101      	bne.n	80030fe <HAL_GPIO_Init+0x20a>
 80030fa:	2307      	movs	r3, #7
 80030fc:	e00e      	b.n	800311c <HAL_GPIO_Init+0x228>
 80030fe:	2308      	movs	r3, #8
 8003100:	e00c      	b.n	800311c <HAL_GPIO_Init+0x228>
 8003102:	2306      	movs	r3, #6
 8003104:	e00a      	b.n	800311c <HAL_GPIO_Init+0x228>
 8003106:	2305      	movs	r3, #5
 8003108:	e008      	b.n	800311c <HAL_GPIO_Init+0x228>
 800310a:	2304      	movs	r3, #4
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x228>
 800310e:	2303      	movs	r3, #3
 8003110:	e004      	b.n	800311c <HAL_GPIO_Init+0x228>
 8003112:	2302      	movs	r3, #2
 8003114:	e002      	b.n	800311c <HAL_GPIO_Init+0x228>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_GPIO_Init+0x228>
 800311a:	2300      	movs	r3, #0
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	0092      	lsls	r2, r2, #2
 8003124:	4093      	lsls	r3, r2
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4313      	orrs	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800312c:	4935      	ldr	r1, [pc, #212]	; (8003204 <HAL_GPIO_Init+0x310>)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800313a:	4b3b      	ldr	r3, [pc, #236]	; (8003228 <HAL_GPIO_Init+0x334>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800315e:	4a32      	ldr	r2, [pc, #200]	; (8003228 <HAL_GPIO_Init+0x334>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003164:	4b30      	ldr	r3, [pc, #192]	; (8003228 <HAL_GPIO_Init+0x334>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003188:	4a27      	ldr	r2, [pc, #156]	; (8003228 <HAL_GPIO_Init+0x334>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800318e:	4b26      	ldr	r3, [pc, #152]	; (8003228 <HAL_GPIO_Init+0x334>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031b2:	4a1d      	ldr	r2, [pc, #116]	; (8003228 <HAL_GPIO_Init+0x334>)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031b8:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <HAL_GPIO_Init+0x334>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4013      	ands	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031dc:	4a12      	ldr	r2, [pc, #72]	; (8003228 <HAL_GPIO_Init+0x334>)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	2b0f      	cmp	r3, #15
 80031ec:	f67f ae90 	bls.w	8002f10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3724      	adds	r7, #36	; 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800
 8003204:	40013800 	.word	0x40013800
 8003208:	40020000 	.word	0x40020000
 800320c:	40020400 	.word	0x40020400
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40021400 	.word	0x40021400
 8003220:	40021800 	.word	0x40021800
 8003224:	40021c00 	.word	0x40021c00
 8003228:	40013c00 	.word	0x40013c00

0800322c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800322c:	b480      	push	{r7}
 800322e:	b087      	sub	sp, #28
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	e0cd      	b.n	80033e4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003248:	2201      	movs	r2, #1
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4013      	ands	r3, r2
 8003258:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	429a      	cmp	r2, r3
 8003260:	f040 80bd 	bne.w	80033de <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003264:	4a65      	ldr	r2, [pc, #404]	; (80033fc <HAL_GPIO_DeInit+0x1d0>)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	3302      	adds	r3, #2
 800326c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003270:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	220f      	movs	r2, #15
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	4013      	ands	r3, r2
 8003284:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a5d      	ldr	r2, [pc, #372]	; (8003400 <HAL_GPIO_DeInit+0x1d4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d02b      	beq.n	80032e6 <HAL_GPIO_DeInit+0xba>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a5c      	ldr	r2, [pc, #368]	; (8003404 <HAL_GPIO_DeInit+0x1d8>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d025      	beq.n	80032e2 <HAL_GPIO_DeInit+0xb6>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a5b      	ldr	r2, [pc, #364]	; (8003408 <HAL_GPIO_DeInit+0x1dc>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d01f      	beq.n	80032de <HAL_GPIO_DeInit+0xb2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a5a      	ldr	r2, [pc, #360]	; (800340c <HAL_GPIO_DeInit+0x1e0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d019      	beq.n	80032da <HAL_GPIO_DeInit+0xae>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a59      	ldr	r2, [pc, #356]	; (8003410 <HAL_GPIO_DeInit+0x1e4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <HAL_GPIO_DeInit+0xaa>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a58      	ldr	r2, [pc, #352]	; (8003414 <HAL_GPIO_DeInit+0x1e8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d00d      	beq.n	80032d2 <HAL_GPIO_DeInit+0xa6>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a57      	ldr	r2, [pc, #348]	; (8003418 <HAL_GPIO_DeInit+0x1ec>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d007      	beq.n	80032ce <HAL_GPIO_DeInit+0xa2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a56      	ldr	r2, [pc, #344]	; (800341c <HAL_GPIO_DeInit+0x1f0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d101      	bne.n	80032ca <HAL_GPIO_DeInit+0x9e>
 80032c6:	2307      	movs	r3, #7
 80032c8:	e00e      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032ca:	2308      	movs	r3, #8
 80032cc:	e00c      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032ce:	2306      	movs	r3, #6
 80032d0:	e00a      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032d2:	2305      	movs	r3, #5
 80032d4:	e008      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032d6:	2304      	movs	r3, #4
 80032d8:	e006      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032da:	2303      	movs	r3, #3
 80032dc:	e004      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032de:	2302      	movs	r3, #2
 80032e0:	e002      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <HAL_GPIO_DeInit+0xbc>
 80032e6:	2300      	movs	r3, #0
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	f002 0203 	and.w	r2, r2, #3
 80032ee:	0092      	lsls	r2, r2, #2
 80032f0:	4093      	lsls	r3, r2
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d132      	bne.n	800335e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80032f8:	4b49      	ldr	r3, [pc, #292]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	43db      	mvns	r3, r3
 8003300:	4947      	ldr	r1, [pc, #284]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 8003302:	4013      	ands	r3, r2
 8003304:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003306:	4b46      	ldr	r3, [pc, #280]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	43db      	mvns	r3, r3
 800330e:	4944      	ldr	r1, [pc, #272]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 8003310:	4013      	ands	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003314:	4b42      	ldr	r3, [pc, #264]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	43db      	mvns	r3, r3
 800331c:	4940      	ldr	r1, [pc, #256]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 800331e:	4013      	ands	r3, r2
 8003320:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003322:	4b3f      	ldr	r3, [pc, #252]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	43db      	mvns	r3, r3
 800332a:	493d      	ldr	r1, [pc, #244]	; (8003420 <HAL_GPIO_DeInit+0x1f4>)
 800332c:	4013      	ands	r3, r2
 800332e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	220f      	movs	r2, #15
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003340:	4a2e      	ldr	r2, [pc, #184]	; (80033fc <HAL_GPIO_DeInit+0x1d0>)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	089b      	lsrs	r3, r3, #2
 8003346:	3302      	adds	r3, #2
 8003348:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	43da      	mvns	r2, r3
 8003350:	482a      	ldr	r0, [pc, #168]	; (80033fc <HAL_GPIO_DeInit+0x1d0>)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	400a      	ands	r2, r1
 8003358:	3302      	adds	r3, #2
 800335a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	2103      	movs	r1, #3
 8003368:	fa01 f303 	lsl.w	r3, r1, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	401a      	ands	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	08da      	lsrs	r2, r3, #3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3208      	adds	r2, #8
 800337c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	220f      	movs	r2, #15
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	08d2      	lsrs	r2, r2, #3
 8003394:	4019      	ands	r1, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3208      	adds	r2, #8
 800339a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2103      	movs	r1, #3
 80033a8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	401a      	ands	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	2101      	movs	r1, #1
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	401a      	ands	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	2103      	movs	r1, #3
 80033d2:	fa01 f303 	lsl.w	r3, r1, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	401a      	ands	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	3301      	adds	r3, #1
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	2b0f      	cmp	r3, #15
 80033e8:	f67f af2e 	bls.w	8003248 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80033ec:	bf00      	nop
 80033ee:	bf00      	nop
 80033f0:	371c      	adds	r7, #28
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40013800 	.word	0x40013800
 8003400:	40020000 	.word	0x40020000
 8003404:	40020400 	.word	0x40020400
 8003408:	40020800 	.word	0x40020800
 800340c:	40020c00 	.word	0x40020c00
 8003410:	40021000 	.word	0x40021000
 8003414:	40021400 	.word	0x40021400
 8003418:	40021800 	.word	0x40021800
 800341c:	40021c00 	.word	0x40021c00
 8003420:	40013c00 	.word	0x40013c00

08003424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	807b      	strh	r3, [r7, #2]
 8003430:	4613      	mov	r3, r2
 8003432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003434:	787b      	ldrb	r3, [r7, #1]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800343a:	887a      	ldrh	r2, [r7, #2]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003440:	e003      	b.n	800344a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003442:	887b      	ldrh	r3, [r7, #2]
 8003444:	041a      	lsls	r2, r3, #16
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	619a      	str	r2, [r3, #24]
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003456:	b480      	push	{r7}
 8003458:	b085      	sub	sp, #20
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	460b      	mov	r3, r1
 8003460:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003468:	887a      	ldrh	r2, [r7, #2]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4013      	ands	r3, r2
 800346e:	041a      	lsls	r2, r3, #16
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	43d9      	mvns	r1, r3
 8003474:	887b      	ldrh	r3, [r7, #2]
 8003476:	400b      	ands	r3, r1
 8003478:	431a      	orrs	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	619a      	str	r2, [r3, #24]
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
	...

0800348c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e12b      	b.n	80036f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d106      	bne.n	80034b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fd fbb4 	bl	8000c20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2224      	movs	r2, #36	; 0x24
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0201 	bic.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f0:	f003 fadc 	bl	8006aac <HAL_RCC_GetPCLK1Freq>
 80034f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4a81      	ldr	r2, [pc, #516]	; (8003700 <HAL_I2C_Init+0x274>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d807      	bhi.n	8003510 <HAL_I2C_Init+0x84>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4a80      	ldr	r2, [pc, #512]	; (8003704 <HAL_I2C_Init+0x278>)
 8003504:	4293      	cmp	r3, r2
 8003506:	bf94      	ite	ls
 8003508:	2301      	movls	r3, #1
 800350a:	2300      	movhi	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	e006      	b.n	800351e <HAL_I2C_Init+0x92>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4a7d      	ldr	r2, [pc, #500]	; (8003708 <HAL_I2C_Init+0x27c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	bf94      	ite	ls
 8003518:	2301      	movls	r3, #1
 800351a:	2300      	movhi	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e0e7      	b.n	80036f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4a78      	ldr	r2, [pc, #480]	; (800370c <HAL_I2C_Init+0x280>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	0c9b      	lsrs	r3, r3, #18
 8003530:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	430a      	orrs	r2, r1
 8003544:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	4a6a      	ldr	r2, [pc, #424]	; (8003700 <HAL_I2C_Init+0x274>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d802      	bhi.n	8003560 <HAL_I2C_Init+0xd4>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	3301      	adds	r3, #1
 800355e:	e009      	b.n	8003574 <HAL_I2C_Init+0xe8>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003566:	fb02 f303 	mul.w	r3, r2, r3
 800356a:	4a69      	ldr	r2, [pc, #420]	; (8003710 <HAL_I2C_Init+0x284>)
 800356c:	fba2 2303 	umull	r2, r3, r2, r3
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	3301      	adds	r3, #1
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	430b      	orrs	r3, r1
 800357a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003586:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	495c      	ldr	r1, [pc, #368]	; (8003700 <HAL_I2C_Init+0x274>)
 8003590:	428b      	cmp	r3, r1
 8003592:	d819      	bhi.n	80035c8 <HAL_I2C_Init+0x13c>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	1e59      	subs	r1, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	fbb1 f3f3 	udiv	r3, r1, r3
 80035a2:	1c59      	adds	r1, r3, #1
 80035a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80035a8:	400b      	ands	r3, r1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_I2C_Init+0x138>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	1e59      	subs	r1, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035bc:	3301      	adds	r3, #1
 80035be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c2:	e051      	b.n	8003668 <HAL_I2C_Init+0x1dc>
 80035c4:	2304      	movs	r3, #4
 80035c6:	e04f      	b.n	8003668 <HAL_I2C_Init+0x1dc>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d111      	bne.n	80035f4 <HAL_I2C_Init+0x168>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1e58      	subs	r0, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6859      	ldr	r1, [r3, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	440b      	add	r3, r1
 80035de:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e2:	3301      	adds	r3, #1
 80035e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	bf0c      	ite	eq
 80035ec:	2301      	moveq	r3, #1
 80035ee:	2300      	movne	r3, #0
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	e012      	b.n	800361a <HAL_I2C_Init+0x18e>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1e58      	subs	r0, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6859      	ldr	r1, [r3, #4]
 80035fc:	460b      	mov	r3, r1
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	0099      	lsls	r1, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	fbb0 f3f3 	udiv	r3, r0, r3
 800360a:	3301      	adds	r3, #1
 800360c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003610:	2b00      	cmp	r3, #0
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <HAL_I2C_Init+0x196>
 800361e:	2301      	movs	r3, #1
 8003620:	e022      	b.n	8003668 <HAL_I2C_Init+0x1dc>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10e      	bne.n	8003648 <HAL_I2C_Init+0x1bc>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	1e58      	subs	r0, r3, #1
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6859      	ldr	r1, [r3, #4]
 8003632:	460b      	mov	r3, r1
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	440b      	add	r3, r1
 8003638:	fbb0 f3f3 	udiv	r3, r0, r3
 800363c:	3301      	adds	r3, #1
 800363e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003646:	e00f      	b.n	8003668 <HAL_I2C_Init+0x1dc>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e58      	subs	r0, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	440b      	add	r3, r1
 8003656:	0099      	lsls	r1, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	fbb0 f3f3 	udiv	r3, r0, r3
 800365e:	3301      	adds	r3, #1
 8003660:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003664:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	6809      	ldr	r1, [r1, #0]
 800366c:	4313      	orrs	r3, r2
 800366e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69da      	ldr	r2, [r3, #28]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003696:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6911      	ldr	r1, [r2, #16]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68d2      	ldr	r2, [r2, #12]
 80036a2:	4311      	orrs	r1, r2
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	430b      	orrs	r3, r1
 80036aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695a      	ldr	r2, [r3, #20]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	000186a0 	.word	0x000186a0
 8003704:	001e847f 	.word	0x001e847f
 8003708:	003d08ff 	.word	0x003d08ff
 800370c:	431bde83 	.word	0x431bde83
 8003710:	10624dd3 	.word	0x10624dd3

08003714 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e021      	b.n	800376a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2224      	movs	r2, #36	; 0x24
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0201 	bic.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7fd fab6 	bl	8000cb0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	4608      	mov	r0, r1
 800377e:	4611      	mov	r1, r2
 8003780:	461a      	mov	r2, r3
 8003782:	4603      	mov	r3, r0
 8003784:	817b      	strh	r3, [r7, #10]
 8003786:	460b      	mov	r3, r1
 8003788:	813b      	strh	r3, [r7, #8]
 800378a:	4613      	mov	r3, r2
 800378c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800378e:	f7fe fe85 	bl	800249c <HAL_GetTick>
 8003792:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b20      	cmp	r3, #32
 800379e:	f040 80d9 	bne.w	8003954 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	2319      	movs	r3, #25
 80037a8:	2201      	movs	r2, #1
 80037aa:	496d      	ldr	r1, [pc, #436]	; (8003960 <HAL_I2C_Mem_Write+0x1ec>)
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 fc8d 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80037b8:	2302      	movs	r3, #2
 80037ba:	e0cc      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d101      	bne.n	80037ca <HAL_I2C_Mem_Write+0x56>
 80037c6:	2302      	movs	r3, #2
 80037c8:	e0c5      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d007      	beq.n	80037f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0201 	orr.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2221      	movs	r2, #33	; 0x21
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2240      	movs	r2, #64	; 0x40
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a3a      	ldr	r2, [r7, #32]
 800381a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003820:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4a4d      	ldr	r2, [pc, #308]	; (8003964 <HAL_I2C_Mem_Write+0x1f0>)
 8003830:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003832:	88f8      	ldrh	r0, [r7, #6]
 8003834:	893a      	ldrh	r2, [r7, #8]
 8003836:	8979      	ldrh	r1, [r7, #10]
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	4603      	mov	r3, r0
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fac4 	bl	8003dd0 <I2C_RequestMemoryWrite>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d052      	beq.n	80038f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e081      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fd0e 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00d      	beq.n	800387e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	2b04      	cmp	r3, #4
 8003868:	d107      	bne.n	800387a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003878:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e06b      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	781a      	ldrb	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d11b      	bne.n	80038f4 <HAL_I2C_Mem_Write+0x180>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d017      	beq.n	80038f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	781a      	ldrb	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1aa      	bne.n	8003852 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 fcfa 	bl	80042fa <I2C_WaitOnBTFFlagUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00d      	beq.n	8003928 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2b04      	cmp	r3, #4
 8003912:	d107      	bne.n	8003924 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003922:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e016      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003936:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	e000      	b.n	8003956 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003954:	2302      	movs	r3, #2
  }
}
 8003956:	4618      	mov	r0, r3
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	00100002 	.word	0x00100002
 8003964:	ffff0000 	.word	0xffff0000

08003968 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08c      	sub	sp, #48	; 0x30
 800396c:	af02      	add	r7, sp, #8
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	4608      	mov	r0, r1
 8003972:	4611      	mov	r1, r2
 8003974:	461a      	mov	r2, r3
 8003976:	4603      	mov	r3, r0
 8003978:	817b      	strh	r3, [r7, #10]
 800397a:	460b      	mov	r3, r1
 800397c:	813b      	strh	r3, [r7, #8]
 800397e:	4613      	mov	r3, r2
 8003980:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003982:	f7fe fd8b 	bl	800249c <HAL_GetTick>
 8003986:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b20      	cmp	r3, #32
 8003992:	f040 8208 	bne.w	8003da6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	2319      	movs	r3, #25
 800399c:	2201      	movs	r2, #1
 800399e:	497b      	ldr	r1, [pc, #492]	; (8003b8c <HAL_I2C_Mem_Read+0x224>)
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 fb93 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80039ac:	2302      	movs	r3, #2
 80039ae:	e1fb      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <HAL_I2C_Mem_Read+0x56>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e1f4      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d007      	beq.n	80039e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0201 	orr.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2222      	movs	r2, #34	; 0x22
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2240      	movs	r2, #64	; 0x40
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4a5b      	ldr	r2, [pc, #364]	; (8003b90 <HAL_I2C_Mem_Read+0x228>)
 8003a24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a26:	88f8      	ldrh	r0, [r7, #6]
 8003a28:	893a      	ldrh	r2, [r7, #8]
 8003a2a:	8979      	ldrh	r1, [r7, #10]
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	9301      	str	r3, [sp, #4]
 8003a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	4603      	mov	r3, r0
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 fa60 	bl	8003efc <I2C_RequestMemoryRead>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e1b0      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d113      	bne.n	8003a76 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	623b      	str	r3, [r7, #32]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	623b      	str	r3, [r7, #32]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	623b      	str	r3, [r7, #32]
 8003a62:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	e184      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d11b      	bne.n	8003ab6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	61fb      	str	r3, [r7, #28]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	e164      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d11b      	bne.n	8003af6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003acc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003adc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61bb      	str	r3, [r7, #24]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	61bb      	str	r3, [r7, #24]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	61bb      	str	r3, [r7, #24]
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	e144      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b0c:	e138      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	f200 80f1 	bhi.w	8003cfa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d123      	bne.n	8003b68 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b22:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 fc29 	bl	800437c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e139      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691a      	ldr	r2, [r3, #16]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	1c5a      	adds	r2, r3, #1
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b66:	e10b      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d14e      	bne.n	8003c0e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b76:	2200      	movs	r2, #0
 8003b78:	4906      	ldr	r1, [pc, #24]	; (8003b94 <HAL_I2C_Mem_Read+0x22c>)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 faa6 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d008      	beq.n	8003b98 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e10e      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
 8003b8a:	bf00      	nop
 8003b8c:	00100002 	.word	0x00100002
 8003b90:	ffff0000 	.word	0xffff0000
 8003b94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691a      	ldr	r2, [r3, #16]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b01      	subs	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c0c:	e0b8      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c14:	2200      	movs	r2, #0
 8003c16:	4966      	ldr	r1, [pc, #408]	; (8003db0 <HAL_I2C_Mem_Read+0x448>)
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 fa57 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e0bf      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c42:	b2d2      	uxtb	r2, r2
 8003c44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	1c5a      	adds	r2, r3, #1
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c54:	3b01      	subs	r3, #1
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	3b01      	subs	r3, #1
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c70:	2200      	movs	r2, #0
 8003c72:	494f      	ldr	r1, [pc, #316]	; (8003db0 <HAL_I2C_Mem_Read+0x448>)
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 fa29 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e091      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cf8:	e042      	b.n	8003d80 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 fb3c 	bl	800437c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e04c      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	d118      	bne.n	8003d80 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	691a      	ldr	r2, [r3, #16]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	1c5a      	adds	r2, r3, #1
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f47f aec2 	bne.w	8003b0e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e000      	b.n	8003da8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
  }
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3728      	adds	r7, #40	; 0x28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	00010004 	.word	0x00010004

08003db4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc2:	b2db      	uxtb	r3, r3
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4603      	mov	r3, r0
 8003de0:	817b      	strh	r3, [r7, #10]
 8003de2:	460b      	mov	r3, r1
 8003de4:	813b      	strh	r3, [r7, #8]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	6a3b      	ldr	r3, [r7, #32]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 f960 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00d      	beq.n	8003e2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e20:	d103      	bne.n	8003e2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e05f      	b.n	8003eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e2e:	897b      	ldrh	r3, [r7, #10]
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	461a      	mov	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	6a3a      	ldr	r2, [r7, #32]
 8003e42:	492d      	ldr	r1, [pc, #180]	; (8003ef8 <I2C_RequestMemoryWrite+0x128>)
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f998 	bl	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e04c      	b.n	8003eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	617b      	str	r3, [r7, #20]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e6c:	6a39      	ldr	r1, [r7, #32]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 fa02 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00d      	beq.n	8003e96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d107      	bne.n	8003e92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e02b      	b.n	8003eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e96:	88fb      	ldrh	r3, [r7, #6]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d105      	bne.n	8003ea8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e9c:	893b      	ldrh	r3, [r7, #8]
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	611a      	str	r2, [r3, #16]
 8003ea6:	e021      	b.n	8003eec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ea8:	893b      	ldrh	r3, [r7, #8]
 8003eaa:	0a1b      	lsrs	r3, r3, #8
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eb8:	6a39      	ldr	r1, [r7, #32]
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 f9dc 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00d      	beq.n	8003ee2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d107      	bne.n	8003ede <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003edc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e005      	b.n	8003eee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ee2:	893b      	ldrh	r3, [r7, #8]
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	00010002 	.word	0x00010002

08003efc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	817b      	strh	r3, [r7, #10]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	813b      	strh	r3, [r7, #8]
 8003f12:	4613      	mov	r3, r2
 8003f14:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f24:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	6a3b      	ldr	r3, [r7, #32]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	f000 f8c2 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00d      	beq.n	8003f6a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5c:	d103      	bne.n	8003f66 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e0aa      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f6a:	897b      	ldrh	r3, [r7, #10]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	461a      	mov	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7c:	6a3a      	ldr	r2, [r7, #32]
 8003f7e:	4952      	ldr	r1, [pc, #328]	; (80040c8 <I2C_RequestMemoryRead+0x1cc>)
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f000 f8fa 	bl	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e097      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa8:	6a39      	ldr	r1, [r7, #32]
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f964 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d107      	bne.n	8003fce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fcc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e076      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d105      	bne.n	8003fe4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fd8:	893b      	ldrh	r3, [r7, #8]
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	611a      	str	r2, [r3, #16]
 8003fe2:	e021      	b.n	8004028 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fe4:	893b      	ldrh	r3, [r7, #8]
 8003fe6:	0a1b      	lsrs	r3, r3, #8
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ff4:	6a39      	ldr	r1, [r7, #32]
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 f93e 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00d      	beq.n	800401e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	2b04      	cmp	r3, #4
 8004008:	d107      	bne.n	800401a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004018:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e050      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800401e:	893b      	ldrh	r3, [r7, #8]
 8004020:	b2da      	uxtb	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800402a:	6a39      	ldr	r1, [r7, #32]
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 f923 	bl	8004278 <I2C_WaitOnTXEFlagUntilTimeout>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00d      	beq.n	8004054 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403c:	2b04      	cmp	r3, #4
 800403e:	d107      	bne.n	8004050 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800404e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e035      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004062:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	2200      	movs	r2, #0
 800406c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f000 f82b 	bl	80040cc <I2C_WaitOnFlagUntilTimeout>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00d      	beq.n	8004098 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800408a:	d103      	bne.n	8004094 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004092:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e013      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004098:	897b      	ldrh	r3, [r7, #10]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	f043 0301 	orr.w	r3, r3, #1
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	6a3a      	ldr	r2, [r7, #32]
 80040ac:	4906      	ldr	r1, [pc, #24]	; (80040c8 <I2C_RequestMemoryRead+0x1cc>)
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f863 	bl	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	00010002 	.word	0x00010002

080040cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4613      	mov	r3, r2
 80040da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040dc:	e025      	b.n	800412a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e4:	d021      	beq.n	800412a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e6:	f7fe f9d9 	bl	800249c <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d302      	bcc.n	80040fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d116      	bne.n	800412a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2220      	movs	r2, #32
 8004106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	f043 0220 	orr.w	r2, r3, #32
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e023      	b.n	8004172 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	0c1b      	lsrs	r3, r3, #16
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b01      	cmp	r3, #1
 8004132:	d10d      	bne.n	8004150 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	43da      	mvns	r2, r3
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	4013      	ands	r3, r2
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	bf0c      	ite	eq
 8004146:	2301      	moveq	r3, #1
 8004148:	2300      	movne	r3, #0
 800414a:	b2db      	uxtb	r3, r3
 800414c:	461a      	mov	r2, r3
 800414e:	e00c      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	43da      	mvns	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4013      	ands	r3, r2
 800415c:	b29b      	uxth	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	bf0c      	ite	eq
 8004162:	2301      	moveq	r3, #1
 8004164:	2300      	movne	r3, #0
 8004166:	b2db      	uxtb	r3, r3
 8004168:	461a      	mov	r2, r3
 800416a:	79fb      	ldrb	r3, [r7, #7]
 800416c:	429a      	cmp	r2, r3
 800416e:	d0b6      	beq.n	80040de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b084      	sub	sp, #16
 800417e:	af00      	add	r7, sp, #0
 8004180:	60f8      	str	r0, [r7, #12]
 8004182:	60b9      	str	r1, [r7, #8]
 8004184:	607a      	str	r2, [r7, #4]
 8004186:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004188:	e051      	b.n	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004198:	d123      	bne.n	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f043 0204 	orr.w	r2, r3, #4
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e046      	b.n	8004270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e8:	d021      	beq.n	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ea:	f7fe f957 	bl	800249c <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d302      	bcc.n	8004200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d116      	bne.n	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2220      	movs	r2, #32
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	f043 0220 	orr.w	r2, r3, #32
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e020      	b.n	8004270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b01      	cmp	r3, #1
 8004236:	d10c      	bne.n	8004252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	43da      	mvns	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4013      	ands	r3, r2
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	bf14      	ite	ne
 800424a:	2301      	movne	r3, #1
 800424c:	2300      	moveq	r3, #0
 800424e:	b2db      	uxtb	r3, r3
 8004250:	e00b      	b.n	800426a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	43da      	mvns	r2, r3
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	4013      	ands	r3, r2
 800425e:	b29b      	uxth	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	bf14      	ite	ne
 8004264:	2301      	movne	r3, #1
 8004266:	2300      	moveq	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d18d      	bne.n	800418a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004284:	e02d      	b.n	80042e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f000 f8ce 	bl	8004428 <I2C_IsAcknowledgeFailed>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e02d      	b.n	80042f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d021      	beq.n	80042e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429e:	f7fe f8fd 	bl	800249c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d302      	bcc.n	80042b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d116      	bne.n	80042e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2220      	movs	r2, #32
 80042be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f043 0220 	orr.w	r2, r3, #32
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e007      	b.n	80042f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b80      	cmp	r3, #128	; 0x80
 80042ee:	d1ca      	bne.n	8004286 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b084      	sub	sp, #16
 80042fe:	af00      	add	r7, sp, #0
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004306:	e02d      	b.n	8004364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f88d 	bl	8004428 <I2C_IsAcknowledgeFailed>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e02d      	b.n	8004374 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431e:	d021      	beq.n	8004364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004320:	f7fe f8bc 	bl	800249c <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	429a      	cmp	r2, r3
 800432e:	d302      	bcc.n	8004336 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d116      	bne.n	8004364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2220      	movs	r2, #32
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	f043 0220 	orr.w	r2, r3, #32
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e007      	b.n	8004374 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b04      	cmp	r3, #4
 8004370:	d1ca      	bne.n	8004308 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004388:	e042      	b.n	8004410 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b10      	cmp	r3, #16
 8004396:	d119      	bne.n	80043cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0210 	mvn.w	r2, #16
 80043a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e029      	b.n	8004420 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043cc:	f7fe f866 	bl	800249c <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d302      	bcc.n	80043e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d116      	bne.n	8004410 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	f043 0220 	orr.w	r2, r3, #32
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e007      	b.n	8004420 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441a:	2b40      	cmp	r3, #64	; 0x40
 800441c:	d1b5      	bne.n	800438a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800443a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800443e:	d11b      	bne.n	8004478 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004448:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2220      	movs	r2, #32
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004464:	f043 0204 	orr.w	r2, r3, #4
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
	...

08004488 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e128      	b.n	80046ec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d109      	bne.n	80044ba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a90      	ldr	r2, [pc, #576]	; (80046f4 <HAL_I2S_Init+0x26c>)
 80044b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7fc fc1d 	bl	8000cf4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2202      	movs	r2, #2
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80044d0:	f023 030f 	bic.w	r3, r3, #15
 80044d4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2202      	movs	r2, #2
 80044dc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d060      	beq.n	80045a8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d102      	bne.n	80044f4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80044ee:	2310      	movs	r3, #16
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	e001      	b.n	80044f8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80044f4:	2320      	movs	r3, #32
 80044f6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	d802      	bhi.n	8004506 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004506:	2001      	movs	r0, #1
 8004508:	f002 fbf2 	bl	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq>
 800450c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004516:	d125      	bne.n	8004564 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d010      	beq.n	8004542 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	fbb2 f2f3 	udiv	r2, r2, r3
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	461a      	mov	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	fbb2 f3f3 	udiv	r3, r2, r3
 800453c:	3305      	adds	r3, #5
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	e01f      	b.n	8004582 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	fbb2 f2f3 	udiv	r2, r2, r3
 800454c:	4613      	mov	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	4413      	add	r3, r2
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	461a      	mov	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	fbb2 f3f3 	udiv	r3, r2, r3
 800455e:	3305      	adds	r3, #5
 8004560:	613b      	str	r3, [r7, #16]
 8004562:	e00e      	b.n	8004582 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	fbb2 f2f3 	udiv	r2, r2, r3
 800456c:	4613      	mov	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	4413      	add	r3, r2
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	461a      	mov	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	fbb2 f3f3 	udiv	r3, r2, r3
 800457e:	3305      	adds	r3, #5
 8004580:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	4a5c      	ldr	r2, [pc, #368]	; (80046f8 <HAL_I2S_Init+0x270>)
 8004586:	fba2 2303 	umull	r2, r3, r2, r3
 800458a:	08db      	lsrs	r3, r3, #3
 800458c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	085b      	lsrs	r3, r3, #1
 800459e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	021b      	lsls	r3, r3, #8
 80045a4:	61bb      	str	r3, [r7, #24]
 80045a6:	e003      	b.n	80045b0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80045a8:	2302      	movs	r3, #2
 80045aa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d902      	bls.n	80045bc <HAL_I2S_Init+0x134>
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	2bff      	cmp	r3, #255	; 0xff
 80045ba:	d907      	bls.n	80045cc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c0:	f043 0210 	orr.w	r2, r3, #16
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e08f      	b.n	80046ec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691a      	ldr	r2, [r3, #16]
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	ea42 0103 	orr.w	r1, r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	69fa      	ldr	r2, [r7, #28]
 80045dc:	430a      	orrs	r2, r1
 80045de:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80045ea:	f023 030f 	bic.w	r3, r3, #15
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6851      	ldr	r1, [r2, #4]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6892      	ldr	r2, [r2, #8]
 80045f6:	4311      	orrs	r1, r2
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	68d2      	ldr	r2, [r2, #12]
 80045fc:	4311      	orrs	r1, r2
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6992      	ldr	r2, [r2, #24]
 8004602:	430a      	orrs	r2, r1
 8004604:	431a      	orrs	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800460e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1b      	ldr	r3, [r3, #32]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d161      	bne.n	80046dc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a38      	ldr	r2, [pc, #224]	; (80046fc <HAL_I2S_Init+0x274>)
 800461c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a37      	ldr	r2, [pc, #220]	; (8004700 <HAL_I2S_Init+0x278>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d101      	bne.n	800462c <HAL_I2S_Init+0x1a4>
 8004628:	4b36      	ldr	r3, [pc, #216]	; (8004704 <HAL_I2S_Init+0x27c>)
 800462a:	e001      	b.n	8004630 <HAL_I2S_Init+0x1a8>
 800462c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6812      	ldr	r2, [r2, #0]
 8004636:	4932      	ldr	r1, [pc, #200]	; (8004700 <HAL_I2S_Init+0x278>)
 8004638:	428a      	cmp	r2, r1
 800463a:	d101      	bne.n	8004640 <HAL_I2S_Init+0x1b8>
 800463c:	4a31      	ldr	r2, [pc, #196]	; (8004704 <HAL_I2S_Init+0x27c>)
 800463e:	e001      	b.n	8004644 <HAL_I2S_Init+0x1bc>
 8004640:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004644:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004648:	f023 030f 	bic.w	r3, r3, #15
 800464c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a2b      	ldr	r2, [pc, #172]	; (8004700 <HAL_I2S_Init+0x278>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d101      	bne.n	800465c <HAL_I2S_Init+0x1d4>
 8004658:	4b2a      	ldr	r3, [pc, #168]	; (8004704 <HAL_I2S_Init+0x27c>)
 800465a:	e001      	b.n	8004660 <HAL_I2S_Init+0x1d8>
 800465c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004660:	2202      	movs	r2, #2
 8004662:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a25      	ldr	r2, [pc, #148]	; (8004700 <HAL_I2S_Init+0x278>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d101      	bne.n	8004672 <HAL_I2S_Init+0x1ea>
 800466e:	4b25      	ldr	r3, [pc, #148]	; (8004704 <HAL_I2S_Init+0x27c>)
 8004670:	e001      	b.n	8004676 <HAL_I2S_Init+0x1ee>
 8004672:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004682:	d003      	beq.n	800468c <HAL_I2S_Init+0x204>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d103      	bne.n	8004694 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800468c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	e001      	b.n	8004698 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046a2:	4313      	orrs	r3, r2
 80046a4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046ac:	4313      	orrs	r3, r2
 80046ae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046b6:	4313      	orrs	r3, r2
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	897b      	ldrh	r3, [r7, #10]
 80046bc:	4313      	orrs	r3, r2
 80046be:	b29b      	uxth	r3, r3
 80046c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80046c4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a0d      	ldr	r2, [pc, #52]	; (8004700 <HAL_I2S_Init+0x278>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d101      	bne.n	80046d4 <HAL_I2S_Init+0x24c>
 80046d0:	4b0c      	ldr	r3, [pc, #48]	; (8004704 <HAL_I2S_Init+0x27c>)
 80046d2:	e001      	b.n	80046d8 <HAL_I2S_Init+0x250>
 80046d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046d8:	897a      	ldrh	r2, [r7, #10]
 80046da:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3720      	adds	r7, #32
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	08004baf 	.word	0x08004baf
 80046f8:	cccccccd 	.word	0xcccccccd
 80046fc:	08004cc5 	.word	0x08004cc5
 8004700:	40003800 	.word	0x40003800
 8004704:	40003400 	.word	0x40003400

08004708 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	4613      	mov	r3, r2
 8004714:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d002      	beq.n	8004722 <HAL_I2S_Transmit_DMA+0x1a>
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e08e      	b.n	8004844 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <HAL_I2S_Transmit_DMA+0x2e>
 8004732:	2302      	movs	r3, #2
 8004734:	e086      	b.n	8004844 <HAL_I2S_Transmit_DMA+0x13c>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b01      	cmp	r3, #1
 8004748:	d005      	beq.n	8004756 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004752:	2302      	movs	r3, #2
 8004754:	e076      	b.n	8004844 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2203      	movs	r2, #3
 800475a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2b03      	cmp	r3, #3
 800477a:	d002      	beq.n	8004782 <HAL_I2S_Transmit_DMA+0x7a>
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	2b05      	cmp	r3, #5
 8004780:	d10a      	bne.n	8004798 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004782:	88fb      	ldrh	r3, [r7, #6]
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800478c:	88fb      	ldrh	r3, [r7, #6]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004796:	e005      	b.n	80047a4 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	88fa      	ldrh	r2, [r7, #6]
 800479c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	88fa      	ldrh	r2, [r7, #6]
 80047a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a8:	4a28      	ldr	r2, [pc, #160]	; (800484c <HAL_I2S_Transmit_DMA+0x144>)
 80047aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	4a27      	ldr	r2, [pc, #156]	; (8004850 <HAL_I2S_Transmit_DMA+0x148>)
 80047b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	4a26      	ldr	r2, [pc, #152]	; (8004854 <HAL_I2S_Transmit_DMA+0x14c>)
 80047ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047c4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047cc:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047d4:	f7fe f8cc 	bl	8002970 <HAL_DMA_Start_IT>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00f      	beq.n	80047fe <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e2:	f043 0208 	orr.w	r2, r3, #8
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e022      	b.n	8004844 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004808:	2b00      	cmp	r3, #0
 800480a:	d107      	bne.n	800481c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	69da      	ldr	r2, [r3, #28]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800481a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d107      	bne.n	800483a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0202 	orr.w	r2, r2, #2
 8004838:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	08004a2f 	.word	0x08004a2f
 8004850:	080049ed 	.word	0x080049ed
 8004854:	08004aa9 	.word	0x08004aa9

08004858 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	4613      	mov	r3, r2
 8004864:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <HAL_I2S_Receive_DMA+0x1a>
 800486c:	88fb      	ldrh	r3, [r7, #6]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e0a1      	b.n	80049ba <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_I2S_Receive_DMA+0x2e>
 8004882:	2302      	movs	r3, #2
 8004884:	e099      	b.n	80049ba <HAL_I2S_Receive_DMA+0x162>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b01      	cmp	r3, #1
 8004898:	d005      	beq.n	80048a6 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80048a2:	2302      	movs	r3, #2
 80048a4:	e089      	b.n	80049ba <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2204      	movs	r2, #4
 80048aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d002      	beq.n	80048d2 <HAL_I2S_Receive_DMA+0x7a>
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2b05      	cmp	r3, #5
 80048d0:	d10a      	bne.n	80048e8 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 80048d2:	88fb      	ldrh	r3, [r7, #6]
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80048dc:	88fb      	ldrh	r3, [r7, #6]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	865a      	strh	r2, [r3, #50]	; 0x32
 80048e6:	e005      	b.n	80048f4 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	88fa      	ldrh	r2, [r7, #6]
 80048ec:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	88fa      	ldrh	r2, [r7, #6]
 80048f2:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f8:	4a32      	ldr	r2, [pc, #200]	; (80049c4 <HAL_I2S_Receive_DMA+0x16c>)
 80048fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004900:	4a31      	ldr	r2, [pc, #196]	; (80049c8 <HAL_I2S_Receive_DMA+0x170>)
 8004902:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004908:	4a30      	ldr	r2, [pc, #192]	; (80049cc <HAL_I2S_Receive_DMA+0x174>)
 800490a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004916:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800491a:	d10a      	bne.n	8004932 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800491c:	2300      	movs	r3, #0
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	613b      	str	r3, [r7, #16]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	613b      	str	r3, [r7, #16]
 8004930:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	4619      	mov	r1, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004942:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004948:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800494a:	f7fe f811 	bl	8002970 <HAL_DMA_Start_IT>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00f      	beq.n	8004974 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004958:	f043 0208 	orr.w	r2, r3, #8
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e022      	b.n	80049ba <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800497e:	2b00      	cmp	r3, #0
 8004980:	d107      	bne.n	8004992 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69da      	ldr	r2, [r3, #28]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004990:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d107      	bne.n	80049b0 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0201 	orr.w	r2, r2, #1
 80049ae:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	08004a8d 	.word	0x08004a8d
 80049c8:	08004a4b 	.word	0x08004a4b
 80049cc:	08004aa9 	.word	0x08004aa9

080049d0 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049de:	b2db      	uxtb	r3, r3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10e      	bne.n	8004a20 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 0202 	bic.w	r2, r2, #2
 8004a10:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f7fd f8bd 	bl	8001ba0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004a26:	bf00      	nop
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b084      	sub	sp, #16
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f7fd f8c1 	bl	8001bc4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004a42:	bf00      	nop
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b084      	sub	sp, #16
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a56:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10e      	bne.n	8004a7e <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0201 	bic.w	r2, r2, #1
 8004a6e:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f7fd fac2 	bl	8002008 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004a84:	bf00      	nop
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f7fd fabe 	bl	800201c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0203 	bic.w	r2, r2, #3
 8004ac4:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ade:	f043 0208 	orr.w	r2, r3, #8
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f7fd fc58 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004aec:	bf00      	nop
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	881a      	ldrh	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	1c9a      	adds	r2, r3, #2
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10e      	bne.n	8004b48 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004b38:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fd f82c 	bl	8001ba0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b48:	bf00      	nop
 8004b4a:	3708      	adds	r7, #8
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b62:	b292      	uxth	r2, r2
 8004b64:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6a:	1c9a      	adds	r2, r3, #2
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	3b01      	subs	r3, #1
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10e      	bne.n	8004ba6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b96:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7fd fa31 	bl	8002008 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004ba6:	bf00      	nop
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b086      	sub	sp, #24
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d13a      	bne.n	8004c40 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d109      	bne.n	8004be8 <I2S_IRQHandler+0x3a>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bde:	2b40      	cmp	r3, #64	; 0x40
 8004be0:	d102      	bne.n	8004be8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7ff ffb4 	bl	8004b50 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bee:	2b40      	cmp	r3, #64	; 0x40
 8004bf0:	d126      	bne.n	8004c40 <I2S_IRQHandler+0x92>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d11f      	bne.n	8004c40 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c0e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004c10:	2300      	movs	r3, #0
 8004c12:	613b      	str	r3, [r7, #16]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	613b      	str	r3, [r7, #16]
 8004c24:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c32:	f043 0202 	orr.w	r2, r3, #2
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fd fbae 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	d136      	bne.n	8004cba <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d109      	bne.n	8004c6a <I2S_IRQHandler+0xbc>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c60:	2b80      	cmp	r3, #128	; 0x80
 8004c62:	d102      	bne.n	8004c6a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7ff ff45 	bl	8004af4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d122      	bne.n	8004cba <I2S_IRQHandler+0x10c>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b20      	cmp	r3, #32
 8004c80:	d11b      	bne.n	8004cba <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c90:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	60fb      	str	r3, [r7, #12]
 8004c9e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cac:	f043 0204 	orr.w	r2, r3, #4
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fd fb71 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004cba:	bf00      	nop
 8004cbc:	3718      	adds	r7, #24
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b088      	sub	sp, #32
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a92      	ldr	r2, [pc, #584]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d101      	bne.n	8004ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004cde:	4b92      	ldr	r3, [pc, #584]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ce0:	e001      	b.n	8004ce6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004ce2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a8b      	ldr	r2, [pc, #556]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d101      	bne.n	8004d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004cfc:	4b8a      	ldr	r3, [pc, #552]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004cfe:	e001      	b.n	8004d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004d00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d10:	d004      	beq.n	8004d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f040 8099 	bne.w	8004e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d107      	bne.n	8004d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f925 	bl	8004f80 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d107      	bne.n	8004d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 f9c8 	bl	80050e0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d56:	2b40      	cmp	r3, #64	; 0x40
 8004d58:	d13a      	bne.n	8004dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f003 0320 	and.w	r3, r3, #32
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d035      	beq.n	8004dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a6e      	ldr	r2, [pc, #440]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d101      	bne.n	8004d72 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004d6e:	4b6e      	ldr	r3, [pc, #440]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d70:	e001      	b.n	8004d76 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004d72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4969      	ldr	r1, [pc, #420]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d7e:	428b      	cmp	r3, r1
 8004d80:	d101      	bne.n	8004d86 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004d82:	4b69      	ldr	r3, [pc, #420]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d84:	e001      	b.n	8004d8a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004d86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d8a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d8e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d9e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004da0:	2300      	movs	r3, #0
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	60fb      	str	r3, [r7, #12]
 8004db4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc2:	f043 0202 	orr.w	r2, r3, #2
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fd fae6 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	f003 0308 	and.w	r3, r3, #8
 8004dd6:	2b08      	cmp	r3, #8
 8004dd8:	f040 80c3 	bne.w	8004f62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f003 0320 	and.w	r3, r3, #32
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 80bd 	beq.w	8004f62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004df6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a49      	ldr	r2, [pc, #292]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d101      	bne.n	8004e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004e02:	4b49      	ldr	r3, [pc, #292]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e04:	e001      	b.n	8004e0a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004e06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4944      	ldr	r1, [pc, #272]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e12:	428b      	cmp	r3, r1
 8004e14:	d101      	bne.n	8004e1a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004e16:	4b44      	ldr	r3, [pc, #272]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e18:	e001      	b.n	8004e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004e1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e22:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004e24:	2300      	movs	r3, #0
 8004e26:	60bb      	str	r3, [r7, #8]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3e:	f043 0204 	orr.w	r2, r3, #4
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fd faa8 	bl	800239c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e4c:	e089      	b.n	8004f62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d107      	bne.n	8004e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f8be 	bl	8004fe4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d107      	bne.n	8004e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f8fd 	bl	800507c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e88:	2b40      	cmp	r3, #64	; 0x40
 8004e8a:	d12f      	bne.n	8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d02a      	beq.n	8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ea4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a1e      	ldr	r2, [pc, #120]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d101      	bne.n	8004eb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004eb0:	4b1d      	ldr	r3, [pc, #116]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004eb2:	e001      	b.n	8004eb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004eb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4919      	ldr	r1, [pc, #100]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ec0:	428b      	cmp	r3, r1
 8004ec2:	d101      	bne.n	8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004ec4:	4b18      	ldr	r3, [pc, #96]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ec6:	e001      	b.n	8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004ec8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ecc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ed0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ede:	f043 0202 	orr.w	r2, r3, #2
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7fd fa58 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b08      	cmp	r3, #8
 8004ef4:	d136      	bne.n	8004f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f003 0320 	and.w	r3, r3, #32
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d031      	beq.n	8004f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a07      	ldr	r2, [pc, #28]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d101      	bne.n	8004f0e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004f0a:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f0c:	e001      	b.n	8004f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004f0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4902      	ldr	r1, [pc, #8]	; (8004f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f1a:	428b      	cmp	r3, r1
 8004f1c:	d106      	bne.n	8004f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004f1e:	4b02      	ldr	r3, [pc, #8]	; (8004f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f20:	e006      	b.n	8004f30 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004f22:	bf00      	nop
 8004f24:	40003800 	.word	0x40003800
 8004f28:	40003400 	.word	0x40003400
 8004f2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f30:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f34:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f44:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f52:	f043 0204 	orr.w	r2, r3, #4
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f7fd fa1e 	bl	800239c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f60:	e000      	b.n	8004f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f62:	bf00      	nop
}
 8004f64:	bf00      	nop
 8004f66:	3720      	adds	r7, #32
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	1c99      	adds	r1, r3, #2
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	6251      	str	r1, [r2, #36]	; 0x24
 8004f92:	881a      	ldrh	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d113      	bne.n	8004fda <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fc0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d106      	bne.n	8004fda <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff ffc9 	bl	8004f6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fda:	bf00      	nop
 8004fdc:	3708      	adds	r7, #8
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff0:	1c99      	adds	r1, r3, #2
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	6251      	str	r1, [r2, #36]	; 0x24
 8004ff6:	8819      	ldrh	r1, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	; (8005074 <I2SEx_TxISR_I2SExt+0x90>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d101      	bne.n	8005006 <I2SEx_TxISR_I2SExt+0x22>
 8005002:	4b1d      	ldr	r3, [pc, #116]	; (8005078 <I2SEx_TxISR_I2SExt+0x94>)
 8005004:	e001      	b.n	800500a <I2SEx_TxISR_I2SExt+0x26>
 8005006:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800500a:	460a      	mov	r2, r1
 800500c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005012:	b29b      	uxth	r3, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005020:	b29b      	uxth	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d121      	bne.n	800506a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a12      	ldr	r2, [pc, #72]	; (8005074 <I2SEx_TxISR_I2SExt+0x90>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d101      	bne.n	8005034 <I2SEx_TxISR_I2SExt+0x50>
 8005030:	4b11      	ldr	r3, [pc, #68]	; (8005078 <I2SEx_TxISR_I2SExt+0x94>)
 8005032:	e001      	b.n	8005038 <I2SEx_TxISR_I2SExt+0x54>
 8005034:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	490d      	ldr	r1, [pc, #52]	; (8005074 <I2SEx_TxISR_I2SExt+0x90>)
 8005040:	428b      	cmp	r3, r1
 8005042:	d101      	bne.n	8005048 <I2SEx_TxISR_I2SExt+0x64>
 8005044:	4b0c      	ldr	r3, [pc, #48]	; (8005078 <I2SEx_TxISR_I2SExt+0x94>)
 8005046:	e001      	b.n	800504c <I2SEx_TxISR_I2SExt+0x68>
 8005048:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800504c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005050:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005056:	b29b      	uxth	r3, r3
 8005058:	2b00      	cmp	r3, #0
 800505a:	d106      	bne.n	800506a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7ff ff81 	bl	8004f6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40003800 	.word	0x40003800
 8005078:	40003400 	.word	0x40003400

0800507c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68d8      	ldr	r0, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508e:	1c99      	adds	r1, r3, #2
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005094:	b282      	uxth	r2, r0
 8005096:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800509c:	b29b      	uxth	r3, r3
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d113      	bne.n	80050d8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050be:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d106      	bne.n	80050d8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f7ff ff4a 	bl	8004f6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050d8:	bf00      	nop
 80050da:	3708      	adds	r7, #8
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a20      	ldr	r2, [pc, #128]	; (8005170 <I2SEx_RxISR_I2SExt+0x90>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d101      	bne.n	80050f6 <I2SEx_RxISR_I2SExt+0x16>
 80050f2:	4b20      	ldr	r3, [pc, #128]	; (8005174 <I2SEx_RxISR_I2SExt+0x94>)
 80050f4:	e001      	b.n	80050fa <I2SEx_RxISR_I2SExt+0x1a>
 80050f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050fa:	68d8      	ldr	r0, [r3, #12]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005100:	1c99      	adds	r1, r3, #2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005106:	b282      	uxth	r2, r0
 8005108:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800510e:	b29b      	uxth	r3, r3
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d121      	bne.n	8005166 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a12      	ldr	r2, [pc, #72]	; (8005170 <I2SEx_RxISR_I2SExt+0x90>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d101      	bne.n	8005130 <I2SEx_RxISR_I2SExt+0x50>
 800512c:	4b11      	ldr	r3, [pc, #68]	; (8005174 <I2SEx_RxISR_I2SExt+0x94>)
 800512e:	e001      	b.n	8005134 <I2SEx_RxISR_I2SExt+0x54>
 8005130:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	490d      	ldr	r1, [pc, #52]	; (8005170 <I2SEx_RxISR_I2SExt+0x90>)
 800513c:	428b      	cmp	r3, r1
 800513e:	d101      	bne.n	8005144 <I2SEx_RxISR_I2SExt+0x64>
 8005140:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <I2SEx_RxISR_I2SExt+0x94>)
 8005142:	e001      	b.n	8005148 <I2SEx_RxISR_I2SExt+0x68>
 8005144:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005148:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800514c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d106      	bne.n	8005166 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff ff03 	bl	8004f6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005166:	bf00      	nop
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40003800 	.word	0x40003800
 8005174:	40003400 	.word	0x40003400

08005178 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800517a:	b08f      	sub	sp, #60	; 0x3c
 800517c:	af0a      	add	r7, sp, #40	; 0x28
 800517e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e10f      	b.n	80053aa <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b00      	cmp	r3, #0
 800519a:	d106      	bne.n	80051aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7fb ff13 	bl	8000fd0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2203      	movs	r2, #3
 80051ae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d102      	bne.n	80051c4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f001 ff7b 	bl	80070c4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	603b      	str	r3, [r7, #0]
 80051d4:	687e      	ldr	r6, [r7, #4]
 80051d6:	466d      	mov	r5, sp
 80051d8:	f106 0410 	add.w	r4, r6, #16
 80051dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80051ec:	1d33      	adds	r3, r6, #4
 80051ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051f0:	6838      	ldr	r0, [r7, #0]
 80051f2:	f001 fe64 	bl	8006ebe <USB_CoreInit>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e0d0      	b.n	80053aa <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2100      	movs	r1, #0
 800520e:	4618      	mov	r0, r3
 8005210:	f001 ff69 	bl	80070e6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005214:	2300      	movs	r3, #0
 8005216:	73fb      	strb	r3, [r7, #15]
 8005218:	e04a      	b.n	80052b0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800521a:	7bfa      	ldrb	r2, [r7, #15]
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	440b      	add	r3, r1
 8005228:	333d      	adds	r3, #61	; 0x3d
 800522a:	2201      	movs	r2, #1
 800522c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800522e:	7bfa      	ldrb	r2, [r7, #15]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	4413      	add	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	333c      	adds	r3, #60	; 0x3c
 800523e:	7bfa      	ldrb	r2, [r7, #15]
 8005240:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005242:	7bfa      	ldrb	r2, [r7, #15]
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	b298      	uxth	r0, r3
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	440b      	add	r3, r1
 8005254:	3344      	adds	r3, #68	; 0x44
 8005256:	4602      	mov	r2, r0
 8005258:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800525a:	7bfa      	ldrb	r2, [r7, #15]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	3340      	adds	r3, #64	; 0x40
 800526a:	2200      	movs	r2, #0
 800526c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800526e:	7bfa      	ldrb	r2, [r7, #15]
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	4613      	mov	r3, r2
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	3348      	adds	r3, #72	; 0x48
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005282:	7bfa      	ldrb	r2, [r7, #15]
 8005284:	6879      	ldr	r1, [r7, #4]
 8005286:	4613      	mov	r3, r2
 8005288:	00db      	lsls	r3, r3, #3
 800528a:	4413      	add	r3, r2
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	440b      	add	r3, r1
 8005290:	334c      	adds	r3, #76	; 0x4c
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005296:	7bfa      	ldrb	r2, [r7, #15]
 8005298:	6879      	ldr	r1, [r7, #4]
 800529a:	4613      	mov	r3, r2
 800529c:	00db      	lsls	r3, r3, #3
 800529e:	4413      	add	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	3354      	adds	r3, #84	; 0x54
 80052a6:	2200      	movs	r2, #0
 80052a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052aa:	7bfb      	ldrb	r3, [r7, #15]
 80052ac:	3301      	adds	r3, #1
 80052ae:	73fb      	strb	r3, [r7, #15]
 80052b0:	7bfa      	ldrb	r2, [r7, #15]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d3af      	bcc.n	800521a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
 80052be:	e044      	b.n	800534a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052c0:	7bfa      	ldrb	r2, [r7, #15]
 80052c2:	6879      	ldr	r1, [r7, #4]
 80052c4:	4613      	mov	r3, r2
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	4413      	add	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	440b      	add	r3, r1
 80052ce:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80052d2:	2200      	movs	r2, #0
 80052d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052d6:	7bfa      	ldrb	r2, [r7, #15]
 80052d8:	6879      	ldr	r1, [r7, #4]
 80052da:	4613      	mov	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	4413      	add	r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80052e8:	7bfa      	ldrb	r2, [r7, #15]
 80052ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80052ec:	7bfa      	ldrb	r2, [r7, #15]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	4413      	add	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80052fe:	2200      	movs	r2, #0
 8005300:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005302:	7bfa      	ldrb	r2, [r7, #15]
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	4613      	mov	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005318:	7bfa      	ldrb	r2, [r7, #15]
 800531a:	6879      	ldr	r1, [r7, #4]
 800531c:	4613      	mov	r3, r2
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	4413      	add	r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800532e:	7bfa      	ldrb	r2, [r7, #15]
 8005330:	6879      	ldr	r1, [r7, #4]
 8005332:	4613      	mov	r3, r2
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	4413      	add	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	3301      	adds	r3, #1
 8005348:	73fb      	strb	r3, [r7, #15]
 800534a:	7bfa      	ldrb	r2, [r7, #15]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	429a      	cmp	r2, r3
 8005352:	d3b5      	bcc.n	80052c0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	687e      	ldr	r6, [r7, #4]
 800535c:	466d      	mov	r5, sp
 800535e:	f106 0410 	add.w	r4, r6, #16
 8005362:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005364:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005368:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800536a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800536e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005372:	1d33      	adds	r3, r6, #4
 8005374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005376:	6838      	ldr	r0, [r7, #0]
 8005378:	f001 ff02 	bl	8007180 <USB_DevInit>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d005      	beq.n	800538e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2202      	movs	r2, #2
 8005386:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e00d      	b.n	80053aa <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f002 fa32 	bl	800780c <USB_DevDisconnect>

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3714      	adds	r7, #20
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080053b2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80053b2:	b590      	push	{r4, r7, lr}
 80053b4:	b08d      	sub	sp, #52	; 0x34
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f002 fad3 	bl	8007974 <USB_GetMode>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f040 848a 	bne.w	8005cea <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f002 fa37 	bl	800784e <USB_ReadInterrupts>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 8480 	beq.w	8005ce8 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	0a1b      	lsrs	r3, r3, #8
 80053f2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4618      	mov	r0, r3
 8005402:	f002 fa24 	bl	800784e <USB_ReadInterrupts>
 8005406:	4603      	mov	r3, r0
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b02      	cmp	r3, #2
 800540e:	d107      	bne.n	8005420 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695a      	ldr	r2, [r3, #20]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f002 0202 	and.w	r2, r2, #2
 800541e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4618      	mov	r0, r3
 8005426:	f002 fa12 	bl	800784e <USB_ReadInterrupts>
 800542a:	4603      	mov	r3, r0
 800542c:	f003 0310 	and.w	r3, r3, #16
 8005430:	2b10      	cmp	r3, #16
 8005432:	d161      	bne.n	80054f8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0210 	bic.w	r2, r2, #16
 8005442:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	f003 020f 	and.w	r2, r3, #15
 8005450:	4613      	mov	r3, r2
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	4413      	add	r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	4413      	add	r3, r2
 8005460:	3304      	adds	r3, #4
 8005462:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	0c5b      	lsrs	r3, r3, #17
 8005468:	f003 030f 	and.w	r3, r3, #15
 800546c:	2b02      	cmp	r3, #2
 800546e:	d124      	bne.n	80054ba <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005470:	69ba      	ldr	r2, [r7, #24]
 8005472:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005476:	4013      	ands	r3, r2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d035      	beq.n	80054e8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	091b      	lsrs	r3, r3, #4
 8005484:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800548a:	b29b      	uxth	r3, r3
 800548c:	461a      	mov	r2, r3
 800548e:	6a38      	ldr	r0, [r7, #32]
 8005490:	f002 f964 	bl	800775c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	091b      	lsrs	r3, r3, #4
 800549c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054a0:	441a      	add	r2, r3
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	6a1a      	ldr	r2, [r3, #32]
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	091b      	lsrs	r3, r3, #4
 80054ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054b2:	441a      	add	r2, r3
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	621a      	str	r2, [r3, #32]
 80054b8:	e016      	b.n	80054e8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	0c5b      	lsrs	r3, r3, #17
 80054be:	f003 030f 	and.w	r3, r3, #15
 80054c2:	2b06      	cmp	r3, #6
 80054c4:	d110      	bne.n	80054e8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80054cc:	2208      	movs	r2, #8
 80054ce:	4619      	mov	r1, r3
 80054d0:	6a38      	ldr	r0, [r7, #32]
 80054d2:	f002 f943 	bl	800775c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	6a1a      	ldr	r2, [r3, #32]
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	091b      	lsrs	r3, r3, #4
 80054de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054e2:	441a      	add	r2, r3
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699a      	ldr	r2, [r3, #24]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0210 	orr.w	r2, r2, #16
 80054f6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f002 f9a6 	bl	800784e <USB_ReadInterrupts>
 8005502:	4603      	mov	r3, r0
 8005504:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005508:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800550c:	f040 80a7 	bne.w	800565e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005510:	2300      	movs	r3, #0
 8005512:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f002 f9ab 	bl	8007874 <USB_ReadDevAllOutEpInterrupt>
 800551e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005520:	e099      	b.n	8005656 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 808e 	beq.w	800564a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005534:	b2d2      	uxtb	r2, r2
 8005536:	4611      	mov	r1, r2
 8005538:	4618      	mov	r0, r3
 800553a:	f002 f9cf 	bl	80078dc <USB_ReadDevOutEPInterrupt>
 800553e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00c      	beq.n	8005564 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	015a      	lsls	r2, r3, #5
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	4413      	add	r3, r2
 8005552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005556:	461a      	mov	r2, r3
 8005558:	2301      	movs	r3, #1
 800555a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800555c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 fcfa 	bl	8005f58 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800556e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	4413      	add	r3, r2
 8005576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800557a:	461a      	mov	r2, r3
 800557c:	2308      	movs	r3, #8
 800557e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005580:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fdd0 	bl	8006128 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	f003 0310 	and.w	r3, r3, #16
 800558e:	2b00      	cmp	r3, #0
 8005590:	d008      	beq.n	80055a4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005594:	015a      	lsls	r2, r3, #5
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	4413      	add	r3, r2
 800559a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800559e:	461a      	mov	r2, r3
 80055a0:	2310      	movs	r3, #16
 80055a2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d030      	beq.n	8005610 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80055ae:	6a3b      	ldr	r3, [r7, #32]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b6:	2b80      	cmp	r3, #128	; 0x80
 80055b8:	d109      	bne.n	80055ce <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055cc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80055ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d0:	4613      	mov	r3, r2
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	4413      	add	r3, r2
 80055e0:	3304      	adds	r3, #4
 80055e2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	78db      	ldrb	r3, [r3, #3]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d108      	bne.n	80055fe <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	2200      	movs	r2, #0
 80055f0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80055f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	4619      	mov	r1, r3
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 fbc3 	bl	8005d84 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800560a:	461a      	mov	r2, r3
 800560c:	2302      	movs	r3, #2
 800560e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f003 0320 	and.w	r3, r3, #32
 8005616:	2b00      	cmp	r3, #0
 8005618:	d008      	beq.n	800562c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005626:	461a      	mov	r2, r3
 8005628:	2320      	movs	r3, #32
 800562a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005638:	015a      	lsls	r2, r3, #5
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	4413      	add	r3, r2
 800563e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005642:	461a      	mov	r2, r3
 8005644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005648:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	3301      	adds	r3, #1
 800564e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005652:	085b      	lsrs	r3, r3, #1
 8005654:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005658:	2b00      	cmp	r3, #0
 800565a:	f47f af62 	bne.w	8005522 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4618      	mov	r0, r3
 8005664:	f002 f8f3 	bl	800784e <USB_ReadInterrupts>
 8005668:	4603      	mov	r3, r0
 800566a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800566e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005672:	f040 80db 	bne.w	800582c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4618      	mov	r0, r3
 800567c:	f002 f914 	bl	80078a8 <USB_ReadDevAllInEpInterrupt>
 8005680:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005682:	2300      	movs	r3, #0
 8005684:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005686:	e0cd      	b.n	8005824 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 80c2 	beq.w	8005818 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	4611      	mov	r1, r2
 800569e:	4618      	mov	r0, r3
 80056a0:	f002 f93a 	bl	8007918 <USB_ReadDevInEPInterrupt>
 80056a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d057      	beq.n	8005760 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80056b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	2201      	movs	r2, #1
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	43db      	mvns	r3, r3
 80056ca:	69f9      	ldr	r1, [r7, #28]
 80056cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056d0:	4013      	ands	r3, r2
 80056d2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	015a      	lsls	r2, r3, #5
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	4413      	add	r3, r2
 80056dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056e0:	461a      	mov	r2, r3
 80056e2:	2301      	movs	r3, #1
 80056e4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d132      	bne.n	8005754 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80056ee:	6879      	ldr	r1, [r7, #4]
 80056f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f2:	4613      	mov	r3, r2
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	4413      	add	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	440b      	add	r3, r1
 80056fc:	334c      	adds	r3, #76	; 0x4c
 80056fe:	6819      	ldr	r1, [r3, #0]
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005704:	4613      	mov	r3, r2
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	4413      	add	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4403      	add	r3, r0
 800570e:	3348      	adds	r3, #72	; 0x48
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4419      	add	r1, r3
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005718:	4613      	mov	r3, r2
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	4413      	add	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4403      	add	r3, r0
 8005722:	334c      	adds	r3, #76	; 0x4c
 8005724:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d113      	bne.n	8005754 <HAL_PCD_IRQHandler+0x3a2>
 800572c:	6879      	ldr	r1, [r7, #4]
 800572e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	440b      	add	r3, r1
 800573a:	3354      	adds	r3, #84	; 0x54
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d108      	bne.n	8005754 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800574c:	461a      	mov	r2, r3
 800574e:	2101      	movs	r1, #1
 8005750:	f002 f942 	bl	80079d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	b2db      	uxtb	r3, r3
 8005758:	4619      	mov	r1, r3
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 fad4 	bl	8005d08 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800576a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576c:	015a      	lsls	r2, r3, #5
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	4413      	add	r3, r2
 8005772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005776:	461a      	mov	r2, r3
 8005778:	2308      	movs	r3, #8
 800577a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f003 0310 	and.w	r3, r3, #16
 8005782:	2b00      	cmp	r3, #0
 8005784:	d008      	beq.n	8005798 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005788:	015a      	lsls	r2, r3, #5
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	4413      	add	r3, r2
 800578e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005792:	461a      	mov	r2, r3
 8005794:	2310      	movs	r3, #16
 8005796:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d008      	beq.n	80057b4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80057a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a4:	015a      	lsls	r2, r3, #5
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	4413      	add	r3, r2
 80057aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057ae:	461a      	mov	r2, r3
 80057b0:	2340      	movs	r3, #64	; 0x40
 80057b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d023      	beq.n	8005806 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80057be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057c0:	6a38      	ldr	r0, [r7, #32]
 80057c2:	f001 fe41 	bl	8007448 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80057c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c8:	4613      	mov	r3, r2
 80057ca:	00db      	lsls	r3, r3, #3
 80057cc:	4413      	add	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	3338      	adds	r3, #56	; 0x38
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	4413      	add	r3, r2
 80057d6:	3304      	adds	r3, #4
 80057d8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	78db      	ldrb	r3, [r3, #3]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d108      	bne.n	80057f4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	2200      	movs	r2, #0
 80057e6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	4619      	mov	r1, r3
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fad4 	bl	8005d9c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80057f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005800:	461a      	mov	r2, r3
 8005802:	2302      	movs	r3, #2
 8005804:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800580c:	2b00      	cmp	r3, #0
 800580e:	d003      	beq.n	8005818 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005810:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 fb13 	bl	8005e3e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581a:	3301      	adds	r3, #1
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800581e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005820:	085b      	lsrs	r3, r3, #1
 8005822:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005826:	2b00      	cmp	r3, #0
 8005828:	f47f af2e 	bne.w	8005688 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4618      	mov	r0, r3
 8005832:	f002 f80c 	bl	800784e <USB_ReadInterrupts>
 8005836:	4603      	mov	r3, r0
 8005838:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800583c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005840:	d122      	bne.n	8005888 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	69fa      	ldr	r2, [r7, #28]
 800584c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005850:	f023 0301 	bic.w	r3, r3, #1
 8005854:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800585c:	2b01      	cmp	r3, #1
 800585e:	d108      	bne.n	8005872 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005868:	2100      	movs	r1, #0
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 fca2 	bl	80061b4 <HAL_PCDEx_LPM_Callback>
 8005870:	e002      	b.n	8005878 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fa7c 	bl	8005d70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695a      	ldr	r2, [r3, #20]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005886:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f001 ffde 	bl	800784e <USB_ReadInterrupts>
 8005892:	4603      	mov	r3, r0
 8005894:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800589c:	d112      	bne.n	80058c4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d102      	bne.n	80058b4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fa54 	bl	8005d5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695a      	ldr	r2, [r3, #20]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80058c2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f001 ffc0 	bl	800784e <USB_ReadInterrupts>
 80058ce:	4603      	mov	r3, r0
 80058d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d8:	f040 80b7 	bne.w	8005a4a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	69fa      	ldr	r2, [r7, #28]
 80058e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058ea:	f023 0301 	bic.w	r3, r3, #1
 80058ee:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2110      	movs	r1, #16
 80058f6:	4618      	mov	r0, r3
 80058f8:	f001 fda6 	bl	8007448 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058fc:	2300      	movs	r3, #0
 80058fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005900:	e046      	b.n	8005990 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005904:	015a      	lsls	r2, r3, #5
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	4413      	add	r3, r2
 800590a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800590e:	461a      	mov	r2, r3
 8005910:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005914:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005918:	015a      	lsls	r2, r3, #5
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	4413      	add	r3, r2
 800591e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005926:	0151      	lsls	r1, r2, #5
 8005928:	69fa      	ldr	r2, [r7, #28]
 800592a:	440a      	add	r2, r1
 800592c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005930:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005934:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005938:	015a      	lsls	r2, r3, #5
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	4413      	add	r3, r2
 800593e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005942:	461a      	mov	r2, r3
 8005944:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005948:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800594a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	4413      	add	r3, r2
 8005952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800595a:	0151      	lsls	r1, r2, #5
 800595c:	69fa      	ldr	r2, [r7, #28]
 800595e:	440a      	add	r2, r1
 8005960:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005964:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005968:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800596a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596c:	015a      	lsls	r2, r3, #5
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	4413      	add	r3, r2
 8005972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800597a:	0151      	lsls	r1, r2, #5
 800597c:	69fa      	ldr	r2, [r7, #28]
 800597e:	440a      	add	r2, r1
 8005980:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005984:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005988:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800598a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598c:	3301      	adds	r3, #1
 800598e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005996:	429a      	cmp	r2, r3
 8005998:	d3b3      	bcc.n	8005902 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059a8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80059ac:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d016      	beq.n	80059e4 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c0:	69fa      	ldr	r2, [r7, #28]
 80059c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059c6:	f043 030b 	orr.w	r3, r3, #11
 80059ca:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059dc:	f043 030b 	orr.w	r3, r3, #11
 80059e0:	6453      	str	r3, [r2, #68]	; 0x44
 80059e2:	e015      	b.n	8005a10 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	69fa      	ldr	r2, [r7, #28]
 80059ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80059f6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80059fa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	69fa      	ldr	r2, [r7, #28]
 8005a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a0a:	f043 030b 	orr.w	r3, r3, #11
 8005a0e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69fa      	ldr	r2, [r7, #28]
 8005a1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a1e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005a22:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6818      	ldr	r0, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a34:	461a      	mov	r2, r3
 8005a36:	f001 ffcf 	bl	80079d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f001 fefd 	bl	800784e <USB_ReadInterrupts>
 8005a54:	4603      	mov	r3, r0
 8005a56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a5e:	d124      	bne.n	8005aaa <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f001 ff93 	bl	8007990 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f001 fd67 	bl	8007542 <USB_GetDevSpeed>
 8005a74:	4603      	mov	r3, r0
 8005a76:	461a      	mov	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681c      	ldr	r4, [r3, #0]
 8005a80:	f001 f808 	bl	8006a94 <HAL_RCC_GetHCLKFreq>
 8005a84:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f001 fa76 	bl	8006f80 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 f957 	bl	8005d48 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695a      	ldr	r2, [r3, #20]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005aa8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f001 fecd 	bl	800784e <USB_ReadInterrupts>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d10a      	bne.n	8005ad4 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f938 	bl	8005d34 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f002 0208 	and.w	r2, r2, #8
 8005ad2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f001 feb8 	bl	800784e <USB_ReadInterrupts>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae4:	2b80      	cmp	r3, #128	; 0x80
 8005ae6:	d122      	bne.n	8005b2e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005af4:	2301      	movs	r3, #1
 8005af6:	627b      	str	r3, [r7, #36]	; 0x24
 8005af8:	e014      	b.n	8005b24 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005afe:	4613      	mov	r3, r2
 8005b00:	00db      	lsls	r3, r3, #3
 8005b02:	4413      	add	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	440b      	add	r3, r1
 8005b08:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d105      	bne.n	8005b1e <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	4619      	mov	r1, r3
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f95f 	bl	8005ddc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	3301      	adds	r3, #1
 8005b22:	627b      	str	r3, [r7, #36]	; 0x24
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d3e5      	bcc.n	8005afa <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f001 fe8b 	bl	800784e <USB_ReadInterrupts>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b42:	d13b      	bne.n	8005bbc <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b44:	2301      	movs	r3, #1
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24
 8005b48:	e02b      	b.n	8005ba2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b5e:	4613      	mov	r3, r2
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	4413      	add	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	440b      	add	r3, r1
 8005b68:	3340      	adds	r3, #64	; 0x40
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d115      	bne.n	8005b9c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005b70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	da12      	bge.n	8005b9c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005b76:	6879      	ldr	r1, [r7, #4]
 8005b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	00db      	lsls	r3, r3, #3
 8005b7e:	4413      	add	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	333f      	adds	r3, #63	; 0x3f
 8005b86:	2201      	movs	r2, #1
 8005b88:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	4619      	mov	r1, r3
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f920 	bl	8005ddc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d3ce      	bcc.n	8005b4a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695a      	ldr	r2, [r3, #20]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005bba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f001 fe44 	bl	800784e <USB_ReadInterrupts>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bd0:	d155      	bne.n	8005c7e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd6:	e045      	b.n	8005c64 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005be8:	6879      	ldr	r1, [r7, #4]
 8005bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bec:	4613      	mov	r3, r2
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d12e      	bne.n	8005c5e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c00:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	da2b      	bge.n	8005c5e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005c12:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d121      	bne.n	8005c5e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005c1a:	6879      	ldr	r1, [r7, #4]
 8005c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c1e:	4613      	mov	r3, r2
 8005c20:	00db      	lsls	r3, r3, #3
 8005c22:	4413      	add	r3, r2
 8005c24:	009b      	lsls	r3, r3, #2
 8005c26:	440b      	add	r3, r1
 8005c28:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005c38:	6a3b      	ldr	r3, [r7, #32]
 8005c3a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10a      	bne.n	8005c5e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c5a:	6053      	str	r3, [r2, #4]
            break;
 8005c5c:	e007      	b.n	8005c6e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	3301      	adds	r3, #1
 8005c62:	627b      	str	r3, [r7, #36]	; 0x24
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d3b4      	bcc.n	8005bd8 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	695a      	ldr	r2, [r3, #20]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005c7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f001 fde3 	bl	800784e <USB_ReadInterrupts>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c92:	d10a      	bne.n	8005caa <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f88d 	bl	8005db4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695a      	ldr	r2, [r3, #20]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005ca8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f001 fdcd 	bl	800784e <USB_ReadInterrupts>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	f003 0304 	and.w	r3, r3, #4
 8005cba:	2b04      	cmp	r3, #4
 8005cbc:	d115      	bne.n	8005cea <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f879 	bl	8005dc8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6859      	ldr	r1, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	69ba      	ldr	r2, [r7, #24]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	e000      	b.n	8005cea <HAL_PCD_IRQHandler+0x938>
      return;
 8005ce8:	bf00      	nop
    }
  }
}
 8005cea:	3734      	adds	r7, #52	; 0x34
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd90      	pop	{r4, r7, pc}

08005cf0 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	460b      	mov	r3, r1
 8005da6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	460b      	mov	r3, r1
 8005de6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	da0c      	bge.n	8005e0a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005df0:	78fb      	ldrb	r3, [r7, #3]
 8005df2:	f003 020f 	and.w	r2, r3, #15
 8005df6:	4613      	mov	r3, r2
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	4413      	add	r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	3338      	adds	r3, #56	; 0x38
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	4413      	add	r3, r2
 8005e04:	3304      	adds	r3, #4
 8005e06:	60fb      	str	r3, [r7, #12]
 8005e08:	e00c      	b.n	8005e24 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e0a:	78fb      	ldrb	r3, [r7, #3]
 8005e0c:	f003 020f 	and.w	r2, r3, #15
 8005e10:	4613      	mov	r3, r2
 8005e12:	00db      	lsls	r3, r3, #3
 8005e14:	4413      	add	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	4413      	add	r3, r2
 8005e20:	3304      	adds	r3, #4
 8005e22:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68f9      	ldr	r1, [r7, #12]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f001 fbae 	bl	800758c <USB_EPStopXfer>
 8005e30:	4603      	mov	r3, r0
 8005e32:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005e34:	7afb      	ldrb	r3, [r7, #11]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b08a      	sub	sp, #40	; 0x28
 8005e42:	af02      	add	r7, sp, #8
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	4613      	mov	r3, r2
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	4413      	add	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	3338      	adds	r3, #56	; 0x38
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	4413      	add	r3, r2
 8005e62:	3304      	adds	r3, #4
 8005e64:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6a1a      	ldr	r2, [r3, #32]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d901      	bls.n	8005e76 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e06c      	b.n	8005f50 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	699a      	ldr	r2, [r3, #24]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	69fa      	ldr	r2, [r7, #28]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d902      	bls.n	8005e92 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	3303      	adds	r3, #3
 8005e96:	089b      	lsrs	r3, r3, #2
 8005e98:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e9a:	e02b      	b.n	8005ef4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	699a      	ldr	r2, [r3, #24]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	69fa      	ldr	r2, [r7, #28]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d902      	bls.n	8005eb8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	3303      	adds	r3, #3
 8005ebc:	089b      	lsrs	r3, r3, #2
 8005ebe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6919      	ldr	r1, [r3, #16]
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	6978      	ldr	r0, [r7, #20]
 8005ed8:	f001 fc02 	bl	80076e0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	441a      	add	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6a1a      	ldr	r2, [r3, #32]
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	441a      	add	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d809      	bhi.n	8005f1e <PCD_WriteEmptyTxFifo+0xe0>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a1a      	ldr	r2, [r3, #32]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d203      	bcs.n	8005f1e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1be      	bne.n	8005e9c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	699a      	ldr	r2, [r3, #24]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d811      	bhi.n	8005f4e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	f003 030f 	and.w	r3, r3, #15
 8005f30:	2201      	movs	r2, #1
 8005f32:	fa02 f303 	lsl.w	r3, r2, r3
 8005f36:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	43db      	mvns	r3, r3
 8005f44:	6939      	ldr	r1, [r7, #16]
 8005f46:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3720      	adds	r7, #32
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b088      	sub	sp, #32
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	333c      	adds	r3, #60	; 0x3c
 8005f70:	3304      	adds	r3, #4
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	015a      	lsls	r2, r3, #5
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d17b      	bne.n	8006086 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	f003 0308 	and.w	r3, r3, #8
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d015      	beq.n	8005fc4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	4a61      	ldr	r2, [pc, #388]	; (8006120 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	f240 80b9 	bls.w	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 80b3 	beq.w	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	015a      	lsls	r2, r3, #5
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fba:	461a      	mov	r2, r3
 8005fbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fc0:	6093      	str	r3, [r2, #8]
 8005fc2:	e0a7      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f003 0320 	and.w	r3, r3, #32
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d009      	beq.n	8005fe2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fda:	461a      	mov	r2, r3
 8005fdc:	2320      	movs	r3, #32
 8005fde:	6093      	str	r3, [r2, #8]
 8005fe0:	e098      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f040 8093 	bne.w	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4a4b      	ldr	r2, [pc, #300]	; (8006120 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d90f      	bls.n	8006016 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00a      	beq.n	8006016 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	015a      	lsls	r2, r3, #5
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	4413      	add	r3, r2
 8006008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800600c:	461a      	mov	r2, r3
 800600e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006012:	6093      	str	r3, [r2, #8]
 8006014:	e07e      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	4613      	mov	r3, r2
 800601a:	00db      	lsls	r3, r3, #3
 800601c:	4413      	add	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	4413      	add	r3, r2
 8006028:	3304      	adds	r3, #4
 800602a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	69da      	ldr	r2, [r3, #28]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	0159      	lsls	r1, r3, #5
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	440b      	add	r3, r1
 8006038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006042:	1ad2      	subs	r2, r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d114      	bne.n	8006078 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006060:	461a      	mov	r2, r3
 8006062:	2101      	movs	r1, #1
 8006064:	f001 fcb8 	bl	80079d8 <USB_EP0_OutStart>
 8006068:	e006      	b.n	8006078 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	441a      	add	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	b2db      	uxtb	r3, r3
 800607c:	4619      	mov	r1, r3
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7ff fe36 	bl	8005cf0 <HAL_PCD_DataOutStageCallback>
 8006084:	e046      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	4a26      	ldr	r2, [pc, #152]	; (8006124 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d124      	bne.n	80060d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00a      	beq.n	80060ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	015a      	lsls	r2, r3, #5
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	4413      	add	r3, r2
 80060a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060a4:	461a      	mov	r2, r3
 80060a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060aa:	6093      	str	r3, [r2, #8]
 80060ac:	e032      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f003 0320 	and.w	r3, r3, #32
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d008      	beq.n	80060ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	015a      	lsls	r2, r3, #5
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	4413      	add	r3, r2
 80060c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060c4:	461a      	mov	r2, r3
 80060c6:	2320      	movs	r3, #32
 80060c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	4619      	mov	r1, r3
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff fe0d 	bl	8005cf0 <HAL_PCD_DataOutStageCallback>
 80060d6:	e01d      	b.n	8006114 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d114      	bne.n	8006108 <PCD_EP_OutXfrComplete_int+0x1b0>
 80060de:	6879      	ldr	r1, [r7, #4]
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	4613      	mov	r3, r2
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	440b      	add	r3, r1
 80060ec:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d108      	bne.n	8006108 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6818      	ldr	r0, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006100:	461a      	mov	r2, r3
 8006102:	2100      	movs	r1, #0
 8006104:	f001 fc68 	bl	80079d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	4619      	mov	r1, r3
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7ff fdee 	bl	8005cf0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3720      	adds	r7, #32
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	4f54300a 	.word	0x4f54300a
 8006124:	4f54310a 	.word	0x4f54310a

08006128 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b086      	sub	sp, #24
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	333c      	adds	r3, #60	; 0x3c
 8006140:	3304      	adds	r3, #4
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	015a      	lsls	r2, r3, #5
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	4413      	add	r3, r2
 800614e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4a15      	ldr	r2, [pc, #84]	; (80061b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d90e      	bls.n	800617c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006164:	2b00      	cmp	r3, #0
 8006166:	d009      	beq.n	800617c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	015a      	lsls	r2, r3, #5
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	4413      	add	r3, r2
 8006170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006174:	461a      	mov	r2, r3
 8006176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800617a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7ff fdcf 	bl	8005d20 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4a0a      	ldr	r2, [pc, #40]	; (80061b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d90c      	bls.n	80061a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d108      	bne.n	80061a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6818      	ldr	r0, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800619c:	461a      	mov	r2, r3
 800619e:	2101      	movs	r1, #1
 80061a0:	f001 fc1a 	bl	80079d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	4f54300a 	.word	0x4f54300a

080061b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	460b      	mov	r3, r1
 80061be:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e267      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d075      	beq.n	80062d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061ea:	4b88      	ldr	r3, [pc, #544]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f003 030c 	and.w	r3, r3, #12
 80061f2:	2b04      	cmp	r3, #4
 80061f4:	d00c      	beq.n	8006210 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061f6:	4b85      	ldr	r3, [pc, #532]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061fe:	2b08      	cmp	r3, #8
 8006200:	d112      	bne.n	8006228 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006202:	4b82      	ldr	r3, [pc, #520]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800620a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800620e:	d10b      	bne.n	8006228 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006210:	4b7e      	ldr	r3, [pc, #504]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d05b      	beq.n	80062d4 <HAL_RCC_OscConfig+0x108>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d157      	bne.n	80062d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e242      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006230:	d106      	bne.n	8006240 <HAL_RCC_OscConfig+0x74>
 8006232:	4b76      	ldr	r3, [pc, #472]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a75      	ldr	r2, [pc, #468]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	e01d      	b.n	800627c <HAL_RCC_OscConfig+0xb0>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006248:	d10c      	bne.n	8006264 <HAL_RCC_OscConfig+0x98>
 800624a:	4b70      	ldr	r3, [pc, #448]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a6f      	ldr	r2, [pc, #444]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006254:	6013      	str	r3, [r2, #0]
 8006256:	4b6d      	ldr	r3, [pc, #436]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a6c      	ldr	r2, [pc, #432]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800625c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	e00b      	b.n	800627c <HAL_RCC_OscConfig+0xb0>
 8006264:	4b69      	ldr	r3, [pc, #420]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a68      	ldr	r2, [pc, #416]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800626a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	4b66      	ldr	r3, [pc, #408]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a65      	ldr	r2, [pc, #404]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006276:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800627a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d013      	beq.n	80062ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006284:	f7fc f90a 	bl	800249c <HAL_GetTick>
 8006288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628a:	e008      	b.n	800629e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800628c:	f7fc f906 	bl	800249c <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	2b64      	cmp	r3, #100	; 0x64
 8006298:	d901      	bls.n	800629e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	e207      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800629e:	4b5b      	ldr	r3, [pc, #364]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d0f0      	beq.n	800628c <HAL_RCC_OscConfig+0xc0>
 80062aa:	e014      	b.n	80062d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ac:	f7fc f8f6 	bl	800249c <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062b4:	f7fc f8f2 	bl	800249c <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b64      	cmp	r3, #100	; 0x64
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e1f3      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062c6:	4b51      	ldr	r3, [pc, #324]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1f0      	bne.n	80062b4 <HAL_RCC_OscConfig+0xe8>
 80062d2:	e000      	b.n	80062d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d063      	beq.n	80063aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062e2:	4b4a      	ldr	r3, [pc, #296]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f003 030c 	and.w	r3, r3, #12
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00b      	beq.n	8006306 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062ee:	4b47      	ldr	r3, [pc, #284]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062f6:	2b08      	cmp	r3, #8
 80062f8:	d11c      	bne.n	8006334 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062fa:	4b44      	ldr	r3, [pc, #272]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d116      	bne.n	8006334 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006306:	4b41      	ldr	r3, [pc, #260]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <HAL_RCC_OscConfig+0x152>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d001      	beq.n	800631e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e1c7      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800631e:	4b3b      	ldr	r3, [pc, #236]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	00db      	lsls	r3, r3, #3
 800632c:	4937      	ldr	r1, [pc, #220]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800632e:	4313      	orrs	r3, r2
 8006330:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006332:	e03a      	b.n	80063aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d020      	beq.n	800637e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800633c:	4b34      	ldr	r3, [pc, #208]	; (8006410 <HAL_RCC_OscConfig+0x244>)
 800633e:	2201      	movs	r2, #1
 8006340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006342:	f7fc f8ab 	bl	800249c <HAL_GetTick>
 8006346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006348:	e008      	b.n	800635c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800634a:	f7fc f8a7 	bl	800249c <HAL_GetTick>
 800634e:	4602      	mov	r2, r0
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	2b02      	cmp	r3, #2
 8006356:	d901      	bls.n	800635c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e1a8      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800635c:	4b2b      	ldr	r3, [pc, #172]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0f0      	beq.n	800634a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006368:	4b28      	ldr	r3, [pc, #160]	; (800640c <HAL_RCC_OscConfig+0x240>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	00db      	lsls	r3, r3, #3
 8006376:	4925      	ldr	r1, [pc, #148]	; (800640c <HAL_RCC_OscConfig+0x240>)
 8006378:	4313      	orrs	r3, r2
 800637a:	600b      	str	r3, [r1, #0]
 800637c:	e015      	b.n	80063aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800637e:	4b24      	ldr	r3, [pc, #144]	; (8006410 <HAL_RCC_OscConfig+0x244>)
 8006380:	2200      	movs	r2, #0
 8006382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006384:	f7fc f88a 	bl	800249c <HAL_GetTick>
 8006388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800638a:	e008      	b.n	800639e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800638c:	f7fc f886 	bl	800249c <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	2b02      	cmp	r3, #2
 8006398:	d901      	bls.n	800639e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e187      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800639e:	4b1b      	ldr	r3, [pc, #108]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1f0      	bne.n	800638c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0308 	and.w	r3, r3, #8
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d036      	beq.n	8006424 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d016      	beq.n	80063ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063be:	4b15      	ldr	r3, [pc, #84]	; (8006414 <HAL_RCC_OscConfig+0x248>)
 80063c0:	2201      	movs	r2, #1
 80063c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063c4:	f7fc f86a 	bl	800249c <HAL_GetTick>
 80063c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ca:	e008      	b.n	80063de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063cc:	f7fc f866 	bl	800249c <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e167      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063de:	4b0b      	ldr	r3, [pc, #44]	; (800640c <HAL_RCC_OscConfig+0x240>)
 80063e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0f0      	beq.n	80063cc <HAL_RCC_OscConfig+0x200>
 80063ea:	e01b      	b.n	8006424 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063ec:	4b09      	ldr	r3, [pc, #36]	; (8006414 <HAL_RCC_OscConfig+0x248>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063f2:	f7fc f853 	bl	800249c <HAL_GetTick>
 80063f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063f8:	e00e      	b.n	8006418 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063fa:	f7fc f84f 	bl	800249c <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	2b02      	cmp	r3, #2
 8006406:	d907      	bls.n	8006418 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	e150      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
 800640c:	40023800 	.word	0x40023800
 8006410:	42470000 	.word	0x42470000
 8006414:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006418:	4b88      	ldr	r3, [pc, #544]	; (800663c <HAL_RCC_OscConfig+0x470>)
 800641a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1ea      	bne.n	80063fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8097 	beq.w	8006560 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006432:	2300      	movs	r3, #0
 8006434:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006436:	4b81      	ldr	r3, [pc, #516]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10f      	bne.n	8006462 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006442:	2300      	movs	r3, #0
 8006444:	60bb      	str	r3, [r7, #8]
 8006446:	4b7d      	ldr	r3, [pc, #500]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	4a7c      	ldr	r2, [pc, #496]	; (800663c <HAL_RCC_OscConfig+0x470>)
 800644c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006450:	6413      	str	r3, [r2, #64]	; 0x40
 8006452:	4b7a      	ldr	r3, [pc, #488]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800645a:	60bb      	str	r3, [r7, #8]
 800645c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800645e:	2301      	movs	r3, #1
 8006460:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006462:	4b77      	ldr	r3, [pc, #476]	; (8006640 <HAL_RCC_OscConfig+0x474>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800646a:	2b00      	cmp	r3, #0
 800646c:	d118      	bne.n	80064a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800646e:	4b74      	ldr	r3, [pc, #464]	; (8006640 <HAL_RCC_OscConfig+0x474>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a73      	ldr	r2, [pc, #460]	; (8006640 <HAL_RCC_OscConfig+0x474>)
 8006474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006478:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800647a:	f7fc f80f 	bl	800249c <HAL_GetTick>
 800647e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006480:	e008      	b.n	8006494 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006482:	f7fc f80b 	bl	800249c <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	2b02      	cmp	r3, #2
 800648e:	d901      	bls.n	8006494 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e10c      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006494:	4b6a      	ldr	r3, [pc, #424]	; (8006640 <HAL_RCC_OscConfig+0x474>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649c:	2b00      	cmp	r3, #0
 800649e:	d0f0      	beq.n	8006482 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d106      	bne.n	80064b6 <HAL_RCC_OscConfig+0x2ea>
 80064a8:	4b64      	ldr	r3, [pc, #400]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ac:	4a63      	ldr	r2, [pc, #396]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064ae:	f043 0301 	orr.w	r3, r3, #1
 80064b2:	6713      	str	r3, [r2, #112]	; 0x70
 80064b4:	e01c      	b.n	80064f0 <HAL_RCC_OscConfig+0x324>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	2b05      	cmp	r3, #5
 80064bc:	d10c      	bne.n	80064d8 <HAL_RCC_OscConfig+0x30c>
 80064be:	4b5f      	ldr	r3, [pc, #380]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064c2:	4a5e      	ldr	r2, [pc, #376]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064c4:	f043 0304 	orr.w	r3, r3, #4
 80064c8:	6713      	str	r3, [r2, #112]	; 0x70
 80064ca:	4b5c      	ldr	r3, [pc, #368]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ce:	4a5b      	ldr	r2, [pc, #364]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064d0:	f043 0301 	orr.w	r3, r3, #1
 80064d4:	6713      	str	r3, [r2, #112]	; 0x70
 80064d6:	e00b      	b.n	80064f0 <HAL_RCC_OscConfig+0x324>
 80064d8:	4b58      	ldr	r3, [pc, #352]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064dc:	4a57      	ldr	r2, [pc, #348]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064de:	f023 0301 	bic.w	r3, r3, #1
 80064e2:	6713      	str	r3, [r2, #112]	; 0x70
 80064e4:	4b55      	ldr	r3, [pc, #340]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e8:	4a54      	ldr	r2, [pc, #336]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80064ea:	f023 0304 	bic.w	r3, r3, #4
 80064ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d015      	beq.n	8006524 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f8:	f7fb ffd0 	bl	800249c <HAL_GetTick>
 80064fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064fe:	e00a      	b.n	8006516 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006500:	f7fb ffcc 	bl	800249c <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	f241 3288 	movw	r2, #5000	; 0x1388
 800650e:	4293      	cmp	r3, r2
 8006510:	d901      	bls.n	8006516 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e0cb      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006516:	4b49      	ldr	r3, [pc, #292]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d0ee      	beq.n	8006500 <HAL_RCC_OscConfig+0x334>
 8006522:	e014      	b.n	800654e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006524:	f7fb ffba 	bl	800249c <HAL_GetTick>
 8006528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800652a:	e00a      	b.n	8006542 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800652c:	f7fb ffb6 	bl	800249c <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	f241 3288 	movw	r2, #5000	; 0x1388
 800653a:	4293      	cmp	r3, r2
 800653c:	d901      	bls.n	8006542 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e0b5      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006542:	4b3e      	ldr	r3, [pc, #248]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1ee      	bne.n	800652c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800654e:	7dfb      	ldrb	r3, [r7, #23]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d105      	bne.n	8006560 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006554:	4b39      	ldr	r3, [pc, #228]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006558:	4a38      	ldr	r2, [pc, #224]	; (800663c <HAL_RCC_OscConfig+0x470>)
 800655a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800655e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80a1 	beq.w	80066ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800656a:	4b34      	ldr	r3, [pc, #208]	; (800663c <HAL_RCC_OscConfig+0x470>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f003 030c 	and.w	r3, r3, #12
 8006572:	2b08      	cmp	r3, #8
 8006574:	d05c      	beq.n	8006630 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	2b02      	cmp	r3, #2
 800657c:	d141      	bne.n	8006602 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800657e:	4b31      	ldr	r3, [pc, #196]	; (8006644 <HAL_RCC_OscConfig+0x478>)
 8006580:	2200      	movs	r2, #0
 8006582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006584:	f7fb ff8a 	bl	800249c <HAL_GetTick>
 8006588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800658a:	e008      	b.n	800659e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800658c:	f7fb ff86 	bl	800249c <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d901      	bls.n	800659e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e087      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800659e:	4b27      	ldr	r3, [pc, #156]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1f0      	bne.n	800658c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69da      	ldr	r2, [r3, #28]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	019b      	lsls	r3, r3, #6
 80065ba:	431a      	orrs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c0:	085b      	lsrs	r3, r3, #1
 80065c2:	3b01      	subs	r3, #1
 80065c4:	041b      	lsls	r3, r3, #16
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065cc:	061b      	lsls	r3, r3, #24
 80065ce:	491b      	ldr	r1, [pc, #108]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80065d0:	4313      	orrs	r3, r2
 80065d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065d4:	4b1b      	ldr	r3, [pc, #108]	; (8006644 <HAL_RCC_OscConfig+0x478>)
 80065d6:	2201      	movs	r2, #1
 80065d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065da:	f7fb ff5f 	bl	800249c <HAL_GetTick>
 80065de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065e0:	e008      	b.n	80065f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065e2:	f7fb ff5b 	bl	800249c <HAL_GetTick>
 80065e6:	4602      	mov	r2, r0
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d901      	bls.n	80065f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e05c      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065f4:	4b11      	ldr	r3, [pc, #68]	; (800663c <HAL_RCC_OscConfig+0x470>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0f0      	beq.n	80065e2 <HAL_RCC_OscConfig+0x416>
 8006600:	e054      	b.n	80066ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006602:	4b10      	ldr	r3, [pc, #64]	; (8006644 <HAL_RCC_OscConfig+0x478>)
 8006604:	2200      	movs	r2, #0
 8006606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006608:	f7fb ff48 	bl	800249c <HAL_GetTick>
 800660c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006610:	f7fb ff44 	bl	800249c <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e045      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006622:	4b06      	ldr	r3, [pc, #24]	; (800663c <HAL_RCC_OscConfig+0x470>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1f0      	bne.n	8006610 <HAL_RCC_OscConfig+0x444>
 800662e:	e03d      	b.n	80066ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d107      	bne.n	8006648 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e038      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
 800663c:	40023800 	.word	0x40023800
 8006640:	40007000 	.word	0x40007000
 8006644:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006648:	4b1b      	ldr	r3, [pc, #108]	; (80066b8 <HAL_RCC_OscConfig+0x4ec>)
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d028      	beq.n	80066a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006660:	429a      	cmp	r2, r3
 8006662:	d121      	bne.n	80066a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800666e:	429a      	cmp	r2, r3
 8006670:	d11a      	bne.n	80066a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006678:	4013      	ands	r3, r2
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800667e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006680:	4293      	cmp	r3, r2
 8006682:	d111      	bne.n	80066a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668e:	085b      	lsrs	r3, r3, #1
 8006690:	3b01      	subs	r3, #1
 8006692:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006694:	429a      	cmp	r2, r3
 8006696:	d107      	bne.n	80066a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d001      	beq.n	80066ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e000      	b.n	80066ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	40023800 	.word	0x40023800

080066bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e0cc      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066d0:	4b68      	ldr	r3, [pc, #416]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d90c      	bls.n	80066f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066de:	4b65      	ldr	r3, [pc, #404]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80066e0:	683a      	ldr	r2, [r7, #0]
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	4b63      	ldr	r3, [pc, #396]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d001      	beq.n	80066f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e0b8      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0302 	and.w	r3, r3, #2
 8006700:	2b00      	cmp	r3, #0
 8006702:	d020      	beq.n	8006746 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0304 	and.w	r3, r3, #4
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006710:	4b59      	ldr	r3, [pc, #356]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	4a58      	ldr	r2, [pc, #352]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006716:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800671a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0308 	and.w	r3, r3, #8
 8006724:	2b00      	cmp	r3, #0
 8006726:	d005      	beq.n	8006734 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006728:	4b53      	ldr	r3, [pc, #332]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	4a52      	ldr	r2, [pc, #328]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800672e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006732:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006734:	4b50      	ldr	r3, [pc, #320]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	494d      	ldr	r1, [pc, #308]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006742:	4313      	orrs	r3, r2
 8006744:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d044      	beq.n	80067dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d107      	bne.n	800676a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800675a:	4b47      	ldr	r3, [pc, #284]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d119      	bne.n	800679a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e07f      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2b02      	cmp	r3, #2
 8006770:	d003      	beq.n	800677a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006776:	2b03      	cmp	r3, #3
 8006778:	d107      	bne.n	800678a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800677a:	4b3f      	ldr	r3, [pc, #252]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d109      	bne.n	800679a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e06f      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800678a:	4b3b      	ldr	r3, [pc, #236]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b00      	cmp	r3, #0
 8006794:	d101      	bne.n	800679a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e067      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800679a:	4b37      	ldr	r3, [pc, #220]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f023 0203 	bic.w	r2, r3, #3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	4934      	ldr	r1, [pc, #208]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067ac:	f7fb fe76 	bl	800249c <HAL_GetTick>
 80067b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067b2:	e00a      	b.n	80067ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067b4:	f7fb fe72 	bl	800249c <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	f241 3288 	movw	r2, #5000	; 0x1388
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d901      	bls.n	80067ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067c6:	2303      	movs	r3, #3
 80067c8:	e04f      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ca:	4b2b      	ldr	r3, [pc, #172]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 020c 	and.w	r2, r3, #12
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	429a      	cmp	r2, r3
 80067da:	d1eb      	bne.n	80067b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067dc:	4b25      	ldr	r3, [pc, #148]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0307 	and.w	r3, r3, #7
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d20c      	bcs.n	8006804 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ea:	4b22      	ldr	r3, [pc, #136]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067f2:	4b20      	ldr	r3, [pc, #128]	; (8006874 <HAL_RCC_ClockConfig+0x1b8>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0307 	and.w	r3, r3, #7
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d001      	beq.n	8006804 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e032      	b.n	800686a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0304 	and.w	r3, r3, #4
 800680c:	2b00      	cmp	r3, #0
 800680e:	d008      	beq.n	8006822 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006810:	4b19      	ldr	r3, [pc, #100]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	4916      	ldr	r1, [pc, #88]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800681e:	4313      	orrs	r3, r2
 8006820:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d009      	beq.n	8006842 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800682e:	4b12      	ldr	r3, [pc, #72]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	00db      	lsls	r3, r3, #3
 800683c:	490e      	ldr	r1, [pc, #56]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800683e:	4313      	orrs	r3, r2
 8006840:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006842:	f000 f821 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 8006846:	4602      	mov	r2, r0
 8006848:	4b0b      	ldr	r3, [pc, #44]	; (8006878 <HAL_RCC_ClockConfig+0x1bc>)
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	091b      	lsrs	r3, r3, #4
 800684e:	f003 030f 	and.w	r3, r3, #15
 8006852:	490a      	ldr	r1, [pc, #40]	; (800687c <HAL_RCC_ClockConfig+0x1c0>)
 8006854:	5ccb      	ldrb	r3, [r1, r3]
 8006856:	fa22 f303 	lsr.w	r3, r2, r3
 800685a:	4a09      	ldr	r2, [pc, #36]	; (8006880 <HAL_RCC_ClockConfig+0x1c4>)
 800685c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800685e:	4b09      	ldr	r3, [pc, #36]	; (8006884 <HAL_RCC_ClockConfig+0x1c8>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4618      	mov	r0, r3
 8006864:	f7fb fdd6 	bl	8002414 <HAL_InitTick>

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	40023c00 	.word	0x40023c00
 8006878:	40023800 	.word	0x40023800
 800687c:	0800a238 	.word	0x0800a238
 8006880:	20000400 	.word	0x20000400
 8006884:	2000043c 	.word	0x2000043c

08006888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800688c:	b094      	sub	sp, #80	; 0x50
 800688e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	647b      	str	r3, [r7, #68]	; 0x44
 8006894:	2300      	movs	r3, #0
 8006896:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006898:	2300      	movs	r3, #0
 800689a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068a0:	4b79      	ldr	r3, [pc, #484]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f003 030c 	and.w	r3, r3, #12
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d00d      	beq.n	80068c8 <HAL_RCC_GetSysClockFreq+0x40>
 80068ac:	2b08      	cmp	r3, #8
 80068ae:	f200 80e1 	bhi.w	8006a74 <HAL_RCC_GetSysClockFreq+0x1ec>
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <HAL_RCC_GetSysClockFreq+0x34>
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d003      	beq.n	80068c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80068ba:	e0db      	b.n	8006a74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068bc:	4b73      	ldr	r3, [pc, #460]	; (8006a8c <HAL_RCC_GetSysClockFreq+0x204>)
 80068be:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80068c0:	e0db      	b.n	8006a7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068c2:	4b73      	ldr	r3, [pc, #460]	; (8006a90 <HAL_RCC_GetSysClockFreq+0x208>)
 80068c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80068c6:	e0d8      	b.n	8006a7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068c8:	4b6f      	ldr	r3, [pc, #444]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068d0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068d2:	4b6d      	ldr	r3, [pc, #436]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d063      	beq.n	80069a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068de:	4b6a      	ldr	r3, [pc, #424]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	099b      	lsrs	r3, r3, #6
 80068e4:	2200      	movs	r2, #0
 80068e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80068e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80068ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068f0:	633b      	str	r3, [r7, #48]	; 0x30
 80068f2:	2300      	movs	r3, #0
 80068f4:	637b      	str	r3, [r7, #52]	; 0x34
 80068f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80068fa:	4622      	mov	r2, r4
 80068fc:	462b      	mov	r3, r5
 80068fe:	f04f 0000 	mov.w	r0, #0
 8006902:	f04f 0100 	mov.w	r1, #0
 8006906:	0159      	lsls	r1, r3, #5
 8006908:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800690c:	0150      	lsls	r0, r2, #5
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	4621      	mov	r1, r4
 8006914:	1a51      	subs	r1, r2, r1
 8006916:	6139      	str	r1, [r7, #16]
 8006918:	4629      	mov	r1, r5
 800691a:	eb63 0301 	sbc.w	r3, r3, r1
 800691e:	617b      	str	r3, [r7, #20]
 8006920:	f04f 0200 	mov.w	r2, #0
 8006924:	f04f 0300 	mov.w	r3, #0
 8006928:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800692c:	4659      	mov	r1, fp
 800692e:	018b      	lsls	r3, r1, #6
 8006930:	4651      	mov	r1, sl
 8006932:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006936:	4651      	mov	r1, sl
 8006938:	018a      	lsls	r2, r1, #6
 800693a:	4651      	mov	r1, sl
 800693c:	ebb2 0801 	subs.w	r8, r2, r1
 8006940:	4659      	mov	r1, fp
 8006942:	eb63 0901 	sbc.w	r9, r3, r1
 8006946:	f04f 0200 	mov.w	r2, #0
 800694a:	f04f 0300 	mov.w	r3, #0
 800694e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006952:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006956:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800695a:	4690      	mov	r8, r2
 800695c:	4699      	mov	r9, r3
 800695e:	4623      	mov	r3, r4
 8006960:	eb18 0303 	adds.w	r3, r8, r3
 8006964:	60bb      	str	r3, [r7, #8]
 8006966:	462b      	mov	r3, r5
 8006968:	eb49 0303 	adc.w	r3, r9, r3
 800696c:	60fb      	str	r3, [r7, #12]
 800696e:	f04f 0200 	mov.w	r2, #0
 8006972:	f04f 0300 	mov.w	r3, #0
 8006976:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800697a:	4629      	mov	r1, r5
 800697c:	024b      	lsls	r3, r1, #9
 800697e:	4621      	mov	r1, r4
 8006980:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006984:	4621      	mov	r1, r4
 8006986:	024a      	lsls	r2, r1, #9
 8006988:	4610      	mov	r0, r2
 800698a:	4619      	mov	r1, r3
 800698c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800698e:	2200      	movs	r2, #0
 8006990:	62bb      	str	r3, [r7, #40]	; 0x28
 8006992:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006994:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006998:	f7f9 fc16 	bl	80001c8 <__aeabi_uldivmod>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	4613      	mov	r3, r2
 80069a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069a4:	e058      	b.n	8006a58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069a6:	4b38      	ldr	r3, [pc, #224]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	099b      	lsrs	r3, r3, #6
 80069ac:	2200      	movs	r2, #0
 80069ae:	4618      	mov	r0, r3
 80069b0:	4611      	mov	r1, r2
 80069b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80069b6:	623b      	str	r3, [r7, #32]
 80069b8:	2300      	movs	r3, #0
 80069ba:	627b      	str	r3, [r7, #36]	; 0x24
 80069bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80069c0:	4642      	mov	r2, r8
 80069c2:	464b      	mov	r3, r9
 80069c4:	f04f 0000 	mov.w	r0, #0
 80069c8:	f04f 0100 	mov.w	r1, #0
 80069cc:	0159      	lsls	r1, r3, #5
 80069ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069d2:	0150      	lsls	r0, r2, #5
 80069d4:	4602      	mov	r2, r0
 80069d6:	460b      	mov	r3, r1
 80069d8:	4641      	mov	r1, r8
 80069da:	ebb2 0a01 	subs.w	sl, r2, r1
 80069de:	4649      	mov	r1, r9
 80069e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80069e4:	f04f 0200 	mov.w	r2, #0
 80069e8:	f04f 0300 	mov.w	r3, #0
 80069ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80069f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80069f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80069f8:	ebb2 040a 	subs.w	r4, r2, sl
 80069fc:	eb63 050b 	sbc.w	r5, r3, fp
 8006a00:	f04f 0200 	mov.w	r2, #0
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	00eb      	lsls	r3, r5, #3
 8006a0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a0e:	00e2      	lsls	r2, r4, #3
 8006a10:	4614      	mov	r4, r2
 8006a12:	461d      	mov	r5, r3
 8006a14:	4643      	mov	r3, r8
 8006a16:	18e3      	adds	r3, r4, r3
 8006a18:	603b      	str	r3, [r7, #0]
 8006a1a:	464b      	mov	r3, r9
 8006a1c:	eb45 0303 	adc.w	r3, r5, r3
 8006a20:	607b      	str	r3, [r7, #4]
 8006a22:	f04f 0200 	mov.w	r2, #0
 8006a26:	f04f 0300 	mov.w	r3, #0
 8006a2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a2e:	4629      	mov	r1, r5
 8006a30:	028b      	lsls	r3, r1, #10
 8006a32:	4621      	mov	r1, r4
 8006a34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a38:	4621      	mov	r1, r4
 8006a3a:	028a      	lsls	r2, r1, #10
 8006a3c:	4610      	mov	r0, r2
 8006a3e:	4619      	mov	r1, r3
 8006a40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a42:	2200      	movs	r2, #0
 8006a44:	61bb      	str	r3, [r7, #24]
 8006a46:	61fa      	str	r2, [r7, #28]
 8006a48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a4c:	f7f9 fbbc 	bl	80001c8 <__aeabi_uldivmod>
 8006a50:	4602      	mov	r2, r0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4613      	mov	r3, r2
 8006a56:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a58:	4b0b      	ldr	r3, [pc, #44]	; (8006a88 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	0c1b      	lsrs	r3, r3, #16
 8006a5e:	f003 0303 	and.w	r3, r3, #3
 8006a62:	3301      	adds	r3, #1
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006a68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a72:	e002      	b.n	8006a7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a74:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <HAL_RCC_GetSysClockFreq+0x204>)
 8006a76:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3750      	adds	r7, #80	; 0x50
 8006a80:	46bd      	mov	sp, r7
 8006a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a86:	bf00      	nop
 8006a88:	40023800 	.word	0x40023800
 8006a8c:	00f42400 	.word	0x00f42400
 8006a90:	007a1200 	.word	0x007a1200

08006a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a94:	b480      	push	{r7}
 8006a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a98:	4b03      	ldr	r3, [pc, #12]	; (8006aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	20000400 	.word	0x20000400

08006aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ab0:	f7ff fff0 	bl	8006a94 <HAL_RCC_GetHCLKFreq>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	4b05      	ldr	r3, [pc, #20]	; (8006acc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	0a9b      	lsrs	r3, r3, #10
 8006abc:	f003 0307 	and.w	r3, r3, #7
 8006ac0:	4903      	ldr	r1, [pc, #12]	; (8006ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ac2:	5ccb      	ldrb	r3, [r1, r3]
 8006ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	40023800 	.word	0x40023800
 8006ad0:	0800a248 	.word	0x0800a248

08006ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d105      	bne.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d035      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006afc:	4b62      	ldr	r3, [pc, #392]	; (8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b02:	f7fb fccb 	bl	800249c <HAL_GetTick>
 8006b06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b08:	e008      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b0a:	f7fb fcc7 	bl	800249c <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d901      	bls.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e0b0      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b1c:	4b5b      	ldr	r3, [pc, #364]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1f0      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	019a      	lsls	r2, r3, #6
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	071b      	lsls	r3, r3, #28
 8006b34:	4955      	ldr	r1, [pc, #340]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b3c:	4b52      	ldr	r3, [pc, #328]	; (8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006b3e:	2201      	movs	r2, #1
 8006b40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b42:	f7fb fcab 	bl	800249c <HAL_GetTick>
 8006b46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b48:	e008      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b4a:	f7fb fca7 	bl	800249c <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d901      	bls.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e090      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b5c:	4b4b      	ldr	r3, [pc, #300]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d0f0      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0302 	and.w	r3, r3, #2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 8083 	beq.w	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]
 8006b7a:	4b44      	ldr	r3, [pc, #272]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7e:	4a43      	ldr	r2, [pc, #268]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b84:	6413      	str	r3, [r2, #64]	; 0x40
 8006b86:	4b41      	ldr	r3, [pc, #260]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b92:	4b3f      	ldr	r3, [pc, #252]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a3e      	ldr	r2, [pc, #248]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b9c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b9e:	f7fb fc7d 	bl	800249c <HAL_GetTick>
 8006ba2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006ba4:	e008      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006ba6:	f7fb fc79 	bl	800249c <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d901      	bls.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e062      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006bb8:	4b35      	ldr	r3, [pc, #212]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0f0      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bc4:	4b31      	ldr	r3, [pc, #196]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bcc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d02f      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d028      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006be2:	4b2a      	ldr	r3, [pc, #168]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bec:	4b29      	ldr	r3, [pc, #164]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006bf2:	4b28      	ldr	r3, [pc, #160]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006bf8:	4a24      	ldr	r2, [pc, #144]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006bfe:	4b23      	ldr	r3, [pc, #140]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d114      	bne.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c0a:	f7fb fc47 	bl	800249c <HAL_GetTick>
 8006c0e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c10:	e00a      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c12:	f7fb fc43 	bl	800249c <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d901      	bls.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e02a      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c28:	4b18      	ldr	r3, [pc, #96]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c2c:	f003 0302 	and.w	r3, r3, #2
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0ee      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c40:	d10d      	bne.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006c42:	4b12      	ldr	r3, [pc, #72]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c56:	490d      	ldr	r1, [pc, #52]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	608b      	str	r3, [r1, #8]
 8006c5c:	e005      	b.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006c5e:	4b0b      	ldr	r3, [pc, #44]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	4a0a      	ldr	r2, [pc, #40]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c64:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006c68:	6093      	str	r3, [r2, #8]
 8006c6a:	4b08      	ldr	r3, [pc, #32]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c76:	4905      	ldr	r1, [pc, #20]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3718      	adds	r7, #24
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	42470068 	.word	0x42470068
 8006c8c:	40023800 	.word	0x40023800
 8006c90:	40007000 	.word	0x40007000
 8006c94:	42470e40 	.word	0x42470e40

08006c98 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2203      	movs	r2, #3
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006ca6:	4b11      	ldr	r3, [pc, #68]	; (8006cec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cac:	099b      	lsrs	r3, r3, #6
 8006cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006cb6:	4b0d      	ldr	r3, [pc, #52]	; (8006cec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cbc:	0f1b      	lsrs	r3, r3, #28
 8006cbe:	f003 0207 	and.w	r2, r3, #7
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8006cc6:	4b09      	ldr	r3, [pc, #36]	; (8006cec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006cce:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006cd0:	4b06      	ldr	r3, [pc, #24]	; (8006cec <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006ce0:	bf00      	nop
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	40023800 	.word	0x40023800

08006cf0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b087      	sub	sp, #28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006d00:	2300      	movs	r3, #0
 8006d02:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006d04:	2300      	movs	r3, #0
 8006d06:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d13e      	bne.n	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006d0e:	4b23      	ldr	r3, [pc, #140]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d16:	60fb      	str	r3, [r7, #12]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d005      	beq.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d12f      	bne.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006d24:	4b1e      	ldr	r3, [pc, #120]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d26:	617b      	str	r3, [r7, #20]
          break;
 8006d28:	e02f      	b.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006d2a:	4b1c      	ldr	r3, [pc, #112]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d36:	d108      	bne.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006d38:	4b18      	ldr	r3, [pc, #96]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d40:	4a18      	ldr	r2, [pc, #96]	; (8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d46:	613b      	str	r3, [r7, #16]
 8006d48:	e007      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006d4a:	4b14      	ldr	r3, [pc, #80]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d52:	4a15      	ldr	r2, [pc, #84]	; (8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d58:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006d5a:	4b10      	ldr	r3, [pc, #64]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d60:	099b      	lsrs	r3, r3, #6
 8006d62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	fb02 f303 	mul.w	r3, r2, r3
 8006d6c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006d6e:	4b0b      	ldr	r3, [pc, #44]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d74:	0f1b      	lsrs	r3, r3, #28
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d80:	617b      	str	r3, [r7, #20]
          break;
 8006d82:	e002      	b.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	617b      	str	r3, [r7, #20]
          break;
 8006d88:	bf00      	nop
        }
      }
      break;
 8006d8a:	bf00      	nop
    }
  }
  return frequency;
 8006d8c:	697b      	ldr	r3, [r7, #20]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	40023800 	.word	0x40023800
 8006da0:	00bb8000 	.word	0x00bb8000
 8006da4:	007a1200 	.word	0x007a1200
 8006da8:	00f42400 	.word	0x00f42400

08006dac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e07b      	b.n	8006eb6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d108      	bne.n	8006dd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dce:	d009      	beq.n	8006de4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	61da      	str	r2, [r3, #28]
 8006dd6:	e005      	b.n	8006de4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d106      	bne.n	8006e04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7fa f89e 	bl	8000f40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006e2c:	431a      	orrs	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e54:	431a      	orrs	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e5e:	431a      	orrs	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a1b      	ldr	r3, [r3, #32]
 8006e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e68:	ea42 0103 	orr.w	r1, r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e70:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	430a      	orrs	r2, r1
 8006e7a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	0c1b      	lsrs	r3, r3, #16
 8006e82:	f003 0104 	and.w	r1, r3, #4
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	f003 0210 	and.w	r2, r3, #16
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	430a      	orrs	r2, r1
 8006e94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69da      	ldr	r2, [r3, #28]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ea4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	f107 001c 	add.w	r0, r7, #28
 8006ecc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d122      	bne.n	8006f1c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006eea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d105      	bne.n	8006f10 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 fdbf 	bl	8007a94 <USB_CoreReset>
 8006f16:	4603      	mov	r3, r0
 8006f18:	73fb      	strb	r3, [r7, #15]
 8006f1a:	e01a      	b.n	8006f52 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fdb3 	bl	8007a94 <USB_CoreReset>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d106      	bne.n	8006f46 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	639a      	str	r2, [r3, #56]	; 0x38
 8006f44:	e005      	b.n	8006f52 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d10b      	bne.n	8006f70 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f043 0206 	orr.w	r2, r3, #6
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f043 0220 	orr.w	r2, r3, #32
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f7c:	b004      	add	sp, #16
 8006f7e:	4770      	bx	lr

08006f80 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d165      	bne.n	8007060 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	4a41      	ldr	r2, [pc, #260]	; (800709c <USB_SetTurnaroundTime+0x11c>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d906      	bls.n	8006faa <USB_SetTurnaroundTime+0x2a>
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	4a40      	ldr	r2, [pc, #256]	; (80070a0 <USB_SetTurnaroundTime+0x120>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d202      	bcs.n	8006faa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006fa4:	230f      	movs	r3, #15
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	e062      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	4a3c      	ldr	r2, [pc, #240]	; (80070a0 <USB_SetTurnaroundTime+0x120>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d306      	bcc.n	8006fc0 <USB_SetTurnaroundTime+0x40>
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	4a3b      	ldr	r2, [pc, #236]	; (80070a4 <USB_SetTurnaroundTime+0x124>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d202      	bcs.n	8006fc0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006fba:	230e      	movs	r3, #14
 8006fbc:	617b      	str	r3, [r7, #20]
 8006fbe:	e057      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	4a38      	ldr	r2, [pc, #224]	; (80070a4 <USB_SetTurnaroundTime+0x124>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d306      	bcc.n	8006fd6 <USB_SetTurnaroundTime+0x56>
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	4a37      	ldr	r2, [pc, #220]	; (80070a8 <USB_SetTurnaroundTime+0x128>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d202      	bcs.n	8006fd6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006fd0:	230d      	movs	r3, #13
 8006fd2:	617b      	str	r3, [r7, #20]
 8006fd4:	e04c      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	4a33      	ldr	r2, [pc, #204]	; (80070a8 <USB_SetTurnaroundTime+0x128>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d306      	bcc.n	8006fec <USB_SetTurnaroundTime+0x6c>
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	4a32      	ldr	r2, [pc, #200]	; (80070ac <USB_SetTurnaroundTime+0x12c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d802      	bhi.n	8006fec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006fe6:	230c      	movs	r3, #12
 8006fe8:	617b      	str	r3, [r7, #20]
 8006fea:	e041      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	4a2f      	ldr	r2, [pc, #188]	; (80070ac <USB_SetTurnaroundTime+0x12c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d906      	bls.n	8007002 <USB_SetTurnaroundTime+0x82>
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	4a2e      	ldr	r2, [pc, #184]	; (80070b0 <USB_SetTurnaroundTime+0x130>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d802      	bhi.n	8007002 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006ffc:	230b      	movs	r3, #11
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e036      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	4a2a      	ldr	r2, [pc, #168]	; (80070b0 <USB_SetTurnaroundTime+0x130>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d906      	bls.n	8007018 <USB_SetTurnaroundTime+0x98>
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	4a29      	ldr	r2, [pc, #164]	; (80070b4 <USB_SetTurnaroundTime+0x134>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d802      	bhi.n	8007018 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007012:	230a      	movs	r3, #10
 8007014:	617b      	str	r3, [r7, #20]
 8007016:	e02b      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	4a26      	ldr	r2, [pc, #152]	; (80070b4 <USB_SetTurnaroundTime+0x134>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d906      	bls.n	800702e <USB_SetTurnaroundTime+0xae>
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	4a25      	ldr	r2, [pc, #148]	; (80070b8 <USB_SetTurnaroundTime+0x138>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d202      	bcs.n	800702e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007028:	2309      	movs	r3, #9
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	e020      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	4a21      	ldr	r2, [pc, #132]	; (80070b8 <USB_SetTurnaroundTime+0x138>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d306      	bcc.n	8007044 <USB_SetTurnaroundTime+0xc4>
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	4a20      	ldr	r2, [pc, #128]	; (80070bc <USB_SetTurnaroundTime+0x13c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d802      	bhi.n	8007044 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800703e:	2308      	movs	r3, #8
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e015      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	4a1d      	ldr	r2, [pc, #116]	; (80070bc <USB_SetTurnaroundTime+0x13c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d906      	bls.n	800705a <USB_SetTurnaroundTime+0xda>
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	4a1c      	ldr	r2, [pc, #112]	; (80070c0 <USB_SetTurnaroundTime+0x140>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d202      	bcs.n	800705a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007054:	2307      	movs	r3, #7
 8007056:	617b      	str	r3, [r7, #20]
 8007058:	e00a      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800705a:	2306      	movs	r3, #6
 800705c:	617b      	str	r3, [r7, #20]
 800705e:	e007      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007060:	79fb      	ldrb	r3, [r7, #7]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d102      	bne.n	800706c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007066:	2309      	movs	r3, #9
 8007068:	617b      	str	r3, [r7, #20]
 800706a:	e001      	b.n	8007070 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800706c:	2309      	movs	r3, #9
 800706e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	68da      	ldr	r2, [r3, #12]
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	029b      	lsls	r3, r3, #10
 8007084:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007088:	431a      	orrs	r2, r3
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	00d8acbf 	.word	0x00d8acbf
 80070a0:	00e4e1c0 	.word	0x00e4e1c0
 80070a4:	00f42400 	.word	0x00f42400
 80070a8:	01067380 	.word	0x01067380
 80070ac:	011a499f 	.word	0x011a499f
 80070b0:	01312cff 	.word	0x01312cff
 80070b4:	014ca43f 	.word	0x014ca43f
 80070b8:	016e3600 	.word	0x016e3600
 80070bc:	01a6ab1f 	.word	0x01a6ab1f
 80070c0:	01e84800 	.word	0x01e84800

080070c4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f023 0201 	bic.w	r2, r3, #1
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	460b      	mov	r3, r1
 80070f0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070f2:	2300      	movs	r3, #0
 80070f4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007102:	78fb      	ldrb	r3, [r7, #3]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d115      	bne.n	8007134 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007114:	2001      	movs	r0, #1
 8007116:	f7fb f9cd 	bl	80024b4 <HAL_Delay>
      ms++;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	3301      	adds	r3, #1
 800711e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 fc27 	bl	8007974 <USB_GetMode>
 8007126:	4603      	mov	r3, r0
 8007128:	2b01      	cmp	r3, #1
 800712a:	d01e      	beq.n	800716a <USB_SetCurrentMode+0x84>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b31      	cmp	r3, #49	; 0x31
 8007130:	d9f0      	bls.n	8007114 <USB_SetCurrentMode+0x2e>
 8007132:	e01a      	b.n	800716a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d115      	bne.n	8007166 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007146:	2001      	movs	r0, #1
 8007148:	f7fb f9b4 	bl	80024b4 <HAL_Delay>
      ms++;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	3301      	adds	r3, #1
 8007150:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fc0e 	bl	8007974 <USB_GetMode>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d005      	beq.n	800716a <USB_SetCurrentMode+0x84>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2b31      	cmp	r3, #49	; 0x31
 8007162:	d9f0      	bls.n	8007146 <USB_SetCurrentMode+0x60>
 8007164:	e001      	b.n	800716a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e005      	b.n	8007176 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b32      	cmp	r3, #50	; 0x32
 800716e:	d101      	bne.n	8007174 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e000      	b.n	8007176 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007180:	b084      	sub	sp, #16
 8007182:	b580      	push	{r7, lr}
 8007184:	b086      	sub	sp, #24
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800718e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800719a:	2300      	movs	r3, #0
 800719c:	613b      	str	r3, [r7, #16]
 800719e:	e009      	b.n	80071b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	3340      	adds	r3, #64	; 0x40
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	2200      	movs	r2, #0
 80071ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	3301      	adds	r3, #1
 80071b2:	613b      	str	r3, [r7, #16]
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	2b0e      	cmp	r3, #14
 80071b8:	d9f2      	bls.n	80071a0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80071ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d11c      	bne.n	80071fa <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071ce:	f043 0302 	orr.w	r3, r3, #2
 80071d2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	639a      	str	r2, [r3, #56]	; 0x38
 80071f8:	e00b      	b.n	8007212 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fe:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007218:	461a      	mov	r2, r3
 800721a:	2300      	movs	r3, #0
 800721c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007224:	4619      	mov	r1, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800722c:	461a      	mov	r2, r3
 800722e:	680b      	ldr	r3, [r1, #0]
 8007230:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007234:	2b01      	cmp	r3, #1
 8007236:	d10c      	bne.n	8007252 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723a:	2b00      	cmp	r3, #0
 800723c:	d104      	bne.n	8007248 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800723e:	2100      	movs	r1, #0
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 f965 	bl	8007510 <USB_SetDevSpeed>
 8007246:	e008      	b.n	800725a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007248:	2101      	movs	r1, #1
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f960 	bl	8007510 <USB_SetDevSpeed>
 8007250:	e003      	b.n	800725a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007252:	2103      	movs	r1, #3
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f95b 	bl	8007510 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800725a:	2110      	movs	r1, #16
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f8f3 	bl	8007448 <USB_FlushTxFifo>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d001      	beq.n	800726c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f91f 	bl	80074b0 <USB_FlushRxFifo>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d001      	beq.n	800727c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007282:	461a      	mov	r2, r3
 8007284:	2300      	movs	r3, #0
 8007286:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800728e:	461a      	mov	r2, r3
 8007290:	2300      	movs	r3, #0
 8007292:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800729a:	461a      	mov	r2, r3
 800729c:	2300      	movs	r3, #0
 800729e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072a0:	2300      	movs	r3, #0
 80072a2:	613b      	str	r3, [r7, #16]
 80072a4:	e043      	b.n	800732e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	015a      	lsls	r2, r3, #5
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4413      	add	r3, r2
 80072ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072bc:	d118      	bne.n	80072f0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d10a      	bne.n	80072da <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d0:	461a      	mov	r2, r3
 80072d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072d6:	6013      	str	r3, [r2, #0]
 80072d8:	e013      	b.n	8007302 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	015a      	lsls	r2, r3, #5
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	4413      	add	r3, r2
 80072e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e6:	461a      	mov	r2, r3
 80072e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	e008      	b.n	8007302 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072fc:	461a      	mov	r2, r3
 80072fe:	2300      	movs	r3, #0
 8007300:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800730e:	461a      	mov	r2, r3
 8007310:	2300      	movs	r3, #0
 8007312:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	015a      	lsls	r2, r3, #5
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007320:	461a      	mov	r2, r3
 8007322:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007326:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	3301      	adds	r3, #1
 800732c:	613b      	str	r3, [r7, #16]
 800732e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007330:	693a      	ldr	r2, [r7, #16]
 8007332:	429a      	cmp	r2, r3
 8007334:	d3b7      	bcc.n	80072a6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007336:	2300      	movs	r3, #0
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	e043      	b.n	80073c4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	015a      	lsls	r2, r3, #5
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4413      	add	r3, r2
 8007344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800734e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007352:	d118      	bne.n	8007386 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10a      	bne.n	8007370 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	015a      	lsls	r2, r3, #5
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4413      	add	r3, r2
 8007362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007366:	461a      	mov	r2, r3
 8007368:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	e013      	b.n	8007398 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	015a      	lsls	r2, r3, #5
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	4413      	add	r3, r2
 8007378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800737c:	461a      	mov	r2, r3
 800737e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	e008      	b.n	8007398 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007392:	461a      	mov	r2, r3
 8007394:	2300      	movs	r3, #0
 8007396:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	015a      	lsls	r2, r3, #5
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4413      	add	r3, r2
 80073a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073a4:	461a      	mov	r2, r3
 80073a6:	2300      	movs	r3, #0
 80073a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073b6:	461a      	mov	r2, r3
 80073b8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80073bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	3301      	adds	r3, #1
 80073c2:	613b      	str	r3, [r7, #16]
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d3b7      	bcc.n	800733c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073de:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80073ec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d105      	bne.n	8007400 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	f043 0210 	orr.w	r2, r3, #16
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	699a      	ldr	r2, [r3, #24]
 8007404:	4b0f      	ldr	r3, [pc, #60]	; (8007444 <USB_DevInit+0x2c4>)
 8007406:	4313      	orrs	r3, r2
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800740c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800740e:	2b00      	cmp	r3, #0
 8007410:	d005      	beq.n	800741e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	f043 0208 	orr.w	r2, r3, #8
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800741e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007420:	2b01      	cmp	r3, #1
 8007422:	d107      	bne.n	8007434 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800742c:	f043 0304 	orr.w	r3, r3, #4
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007434:	7dfb      	ldrb	r3, [r7, #23]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007440:	b004      	add	sp, #16
 8007442:	4770      	bx	lr
 8007444:	803c3800 	.word	0x803c3800

08007448 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3301      	adds	r3, #1
 800745a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	4a13      	ldr	r2, [pc, #76]	; (80074ac <USB_FlushTxFifo+0x64>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d901      	bls.n	8007468 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e01b      	b.n	80074a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	daf2      	bge.n	8007456 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007470:	2300      	movs	r3, #0
 8007472:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	019b      	lsls	r3, r3, #6
 8007478:	f043 0220 	orr.w	r2, r3, #32
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	3301      	adds	r3, #1
 8007484:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	4a08      	ldr	r2, [pc, #32]	; (80074ac <USB_FlushTxFifo+0x64>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d901      	bls.n	8007492 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e006      	b.n	80074a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f003 0320 	and.w	r3, r3, #32
 800749a:	2b20      	cmp	r3, #32
 800749c:	d0f0      	beq.n	8007480 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3714      	adds	r7, #20
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr
 80074ac:	00030d40 	.word	0x00030d40

080074b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	3301      	adds	r3, #1
 80074c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	4a11      	ldr	r2, [pc, #68]	; (800750c <USB_FlushRxFifo+0x5c>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d901      	bls.n	80074ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e018      	b.n	8007500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	daf2      	bge.n	80074bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80074d6:	2300      	movs	r3, #0
 80074d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2210      	movs	r2, #16
 80074de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	3301      	adds	r3, #1
 80074e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	4a08      	ldr	r2, [pc, #32]	; (800750c <USB_FlushRxFifo+0x5c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d901      	bls.n	80074f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e006      	b.n	8007500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b10      	cmp	r3, #16
 80074fc:	d0f0      	beq.n	80074e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3714      	adds	r7, #20
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	00030d40 	.word	0x00030d40

08007510 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	78fb      	ldrb	r3, [r7, #3]
 800752a:	68f9      	ldr	r1, [r7, #12]
 800752c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007530:	4313      	orrs	r3, r2
 8007532:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007542:	b480      	push	{r7}
 8007544:	b087      	sub	sp, #28
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 0306 	and.w	r3, r3, #6
 800755a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d102      	bne.n	8007568 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007562:	2300      	movs	r3, #0
 8007564:	75fb      	strb	r3, [r7, #23]
 8007566:	e00a      	b.n	800757e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d002      	beq.n	8007574 <USB_GetDevSpeed+0x32>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2b06      	cmp	r3, #6
 8007572:	d102      	bne.n	800757a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007574:	2302      	movs	r3, #2
 8007576:	75fb      	strb	r3, [r7, #23]
 8007578:	e001      	b.n	800757e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800757a:	230f      	movs	r3, #15
 800757c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800757e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007580:	4618      	mov	r0, r3
 8007582:	371c      	adds	r7, #28
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800758c:	b480      	push	{r7}
 800758e:	b087      	sub	sp, #28
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800759a:	2300      	movs	r3, #0
 800759c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	785b      	ldrb	r3, [r3, #1]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d14a      	bne.n	8007640 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	015a      	lsls	r2, r3, #5
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	4413      	add	r3, r2
 80075b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075c2:	f040 8086 	bne.w	80076d2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	015a      	lsls	r2, r3, #5
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	4413      	add	r3, r2
 80075d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	683a      	ldr	r2, [r7, #0]
 80075d8:	7812      	ldrb	r2, [r2, #0]
 80075da:	0151      	lsls	r1, r2, #5
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	440a      	add	r2, r1
 80075e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80075e8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	015a      	lsls	r2, r3, #5
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	4413      	add	r3, r2
 80075f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	7812      	ldrb	r2, [r2, #0]
 80075fe:	0151      	lsls	r1, r2, #5
 8007600:	693a      	ldr	r2, [r7, #16]
 8007602:	440a      	add	r2, r1
 8007604:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007608:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800760c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3301      	adds	r3, #1
 8007612:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f242 7210 	movw	r2, #10000	; 0x2710
 800761a:	4293      	cmp	r3, r2
 800761c:	d902      	bls.n	8007624 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	75fb      	strb	r3, [r7, #23]
          break;
 8007622:	e056      	b.n	80076d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	015a      	lsls	r2, r3, #5
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	4413      	add	r3, r2
 800762e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007638:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800763c:	d0e7      	beq.n	800760e <USB_EPStopXfer+0x82>
 800763e:	e048      	b.n	80076d2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	015a      	lsls	r2, r3, #5
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	4413      	add	r3, r2
 800764a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007654:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007658:	d13b      	bne.n	80076d2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	015a      	lsls	r2, r3, #5
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	4413      	add	r3, r2
 8007664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	7812      	ldrb	r2, [r2, #0]
 800766e:	0151      	lsls	r1, r2, #5
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	440a      	add	r2, r1
 8007674:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007678:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800767c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	015a      	lsls	r2, r3, #5
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	4413      	add	r3, r2
 8007688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	7812      	ldrb	r2, [r2, #0]
 8007692:	0151      	lsls	r1, r2, #5
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	440a      	add	r2, r1
 8007698:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800769c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	3301      	adds	r3, #1
 80076a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f242 7210 	movw	r2, #10000	; 0x2710
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d902      	bls.n	80076b8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	75fb      	strb	r3, [r7, #23]
          break;
 80076b6:	e00c      	b.n	80076d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	015a      	lsls	r2, r3, #5
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	4413      	add	r3, r2
 80076c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076d0:	d0e7      	beq.n	80076a2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80076d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	371c      	adds	r7, #28
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b089      	sub	sp, #36	; 0x24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	4611      	mov	r1, r2
 80076ec:	461a      	mov	r2, r3
 80076ee:	460b      	mov	r3, r1
 80076f0:	71fb      	strb	r3, [r7, #7]
 80076f2:	4613      	mov	r3, r2
 80076f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80076fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007702:	2b00      	cmp	r3, #0
 8007704:	d123      	bne.n	800774e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007706:	88bb      	ldrh	r3, [r7, #4]
 8007708:	3303      	adds	r3, #3
 800770a:	089b      	lsrs	r3, r3, #2
 800770c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800770e:	2300      	movs	r3, #0
 8007710:	61bb      	str	r3, [r7, #24]
 8007712:	e018      	b.n	8007746 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007714:	79fb      	ldrb	r3, [r7, #7]
 8007716:	031a      	lsls	r2, r3, #12
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	4413      	add	r3, r2
 800771c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007720:	461a      	mov	r2, r3
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	3301      	adds	r3, #1
 800772c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	3301      	adds	r3, #1
 8007732:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	3301      	adds	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	3301      	adds	r3, #1
 800773e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	3301      	adds	r3, #1
 8007744:	61bb      	str	r3, [r7, #24]
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	429a      	cmp	r2, r3
 800774c:	d3e2      	bcc.n	8007714 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3724      	adds	r7, #36	; 0x24
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800775c:	b480      	push	{r7}
 800775e:	b08b      	sub	sp, #44	; 0x2c
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	4613      	mov	r3, r2
 8007768:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007772:	88fb      	ldrh	r3, [r7, #6]
 8007774:	089b      	lsrs	r3, r3, #2
 8007776:	b29b      	uxth	r3, r3
 8007778:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800777a:	88fb      	ldrh	r3, [r7, #6]
 800777c:	f003 0303 	and.w	r3, r3, #3
 8007780:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007782:	2300      	movs	r3, #0
 8007784:	623b      	str	r3, [r7, #32]
 8007786:	e014      	b.n	80077b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007792:	601a      	str	r2, [r3, #0]
    pDest++;
 8007794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007796:	3301      	adds	r3, #1
 8007798:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	3301      	adds	r3, #1
 800779e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	3301      	adds	r3, #1
 80077a4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80077a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a8:	3301      	adds	r3, #1
 80077aa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80077ac:	6a3b      	ldr	r3, [r7, #32]
 80077ae:	3301      	adds	r3, #1
 80077b0:	623b      	str	r3, [r7, #32]
 80077b2:	6a3a      	ldr	r2, [r7, #32]
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d3e6      	bcc.n	8007788 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80077ba:	8bfb      	ldrh	r3, [r7, #30]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d01e      	beq.n	80077fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80077c0:	2300      	movs	r3, #0
 80077c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077ca:	461a      	mov	r2, r3
 80077cc:	f107 0310 	add.w	r3, r7, #16
 80077d0:	6812      	ldr	r2, [r2, #0]
 80077d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80077d4:	693a      	ldr	r2, [r7, #16]
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	00db      	lsls	r3, r3, #3
 80077dc:	fa22 f303 	lsr.w	r3, r2, r3
 80077e0:	b2da      	uxtb	r2, r3
 80077e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e4:	701a      	strb	r2, [r3, #0]
      i++;
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	3301      	adds	r3, #1
 80077ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	3301      	adds	r3, #1
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80077f2:	8bfb      	ldrh	r3, [r7, #30]
 80077f4:	3b01      	subs	r3, #1
 80077f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80077f8:	8bfb      	ldrh	r3, [r7, #30]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1ea      	bne.n	80077d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80077fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007800:	4618      	mov	r0, r3
 8007802:	372c      	adds	r7, #44	; 0x2c
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	68fa      	ldr	r2, [r7, #12]
 8007822:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007826:	f023 0303 	bic.w	r3, r3, #3
 800782a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800783a:	f043 0302 	orr.w	r3, r3, #2
 800783e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3714      	adds	r7, #20
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800784e:	b480      	push	{r7}
 8007850:	b085      	sub	sp, #20
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4013      	ands	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007866:	68fb      	ldr	r3, [r7, #12]
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007890:	69db      	ldr	r3, [r3, #28]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	4013      	ands	r3, r2
 8007896:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	0c1b      	lsrs	r3, r3, #16
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078c4:	69db      	ldr	r3, [r3, #28]
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	4013      	ands	r3, r2
 80078ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	b29b      	uxth	r3, r3
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	460b      	mov	r3, r1
 80078e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	015a      	lsls	r2, r3, #5
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	68ba      	ldr	r2, [r7, #8]
 8007906:	4013      	ands	r3, r2
 8007908:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800790a:	68bb      	ldr	r3, [r7, #8]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3714      	adds	r7, #20
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007918:	b480      	push	{r7}
 800791a:	b087      	sub	sp, #28
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	460b      	mov	r3, r1
 8007922:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800793a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800793c:	78fb      	ldrb	r3, [r7, #3]
 800793e:	f003 030f 	and.w	r3, r3, #15
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	fa22 f303 	lsr.w	r3, r2, r3
 8007948:	01db      	lsls	r3, r3, #7
 800794a:	b2db      	uxtb	r3, r3
 800794c:	693a      	ldr	r2, [r7, #16]
 800794e:	4313      	orrs	r3, r2
 8007950:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007952:	78fb      	ldrb	r3, [r7, #3]
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	4413      	add	r3, r2
 800795a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	4013      	ands	r3, r2
 8007964:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007966:	68bb      	ldr	r3, [r7, #8]
}
 8007968:	4618      	mov	r0, r3
 800796a:	371c      	adds	r7, #28
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	f003 0301 	and.w	r3, r3, #1
}
 8007984:	4618      	mov	r0, r3
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079aa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80079ae:	f023 0307 	bic.w	r3, r3, #7
 80079b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
	...

080079d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	460b      	mov	r3, r1
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	333c      	adds	r3, #60	; 0x3c
 80079ee:	3304      	adds	r3, #4
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	4a26      	ldr	r2, [pc, #152]	; (8007a90 <USB_EP0_OutStart+0xb8>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d90a      	bls.n	8007a12 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a0c:	d101      	bne.n	8007a12 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	e037      	b.n	8007a82 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a18:	461a      	mov	r2, r3
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007a30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a38:	691b      	ldr	r3, [r3, #16]
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a40:	f043 0318 	orr.w	r3, r3, #24
 8007a44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a54:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007a58:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007a5a:	7afb      	ldrb	r3, [r7, #11]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d10f      	bne.n	8007a80 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a66:	461a      	mov	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a7a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007a7e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	371c      	adds	r7, #28
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	4f54300a 	.word	0x4f54300a

08007a94 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	4a13      	ldr	r2, [pc, #76]	; (8007af8 <USB_CoreReset+0x64>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d901      	bls.n	8007ab2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	e01b      	b.n	8007aea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	daf2      	bge.n	8007aa0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	f043 0201 	orr.w	r2, r3, #1
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3301      	adds	r3, #1
 8007ace:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4a09      	ldr	r2, [pc, #36]	; (8007af8 <USB_CoreReset+0x64>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d901      	bls.n	8007adc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007ad8:	2303      	movs	r3, #3
 8007ada:	e006      	b.n	8007aea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d0f0      	beq.n	8007aca <USB_CoreReset+0x36>

  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	00030d40 	.word	0x00030d40

08007afc <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8007b00:	4b10      	ldr	r3, [pc, #64]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8007b06:	4b0f      	ldr	r3, [pc, #60]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b08:	2201      	movs	r2, #1
 8007b0a:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8007b0c:	4b0d      	ldr	r3, [pc, #52]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b0e:	4a0e      	ldr	r2, [pc, #56]	; (8007b48 <MX_PDM2PCM_Init+0x4c>)
 8007b10:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8007b12:	4b0c      	ldr	r3, [pc, #48]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b14:	2201      	movs	r2, #1
 8007b16:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8007b18:	4b0a      	ldr	r3, [pc, #40]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b1a:	2202      	movs	r2, #2
 8007b1c:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8007b1e:	4809      	ldr	r0, [pc, #36]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b20:	f001 fd66 	bl	80095f0 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8007b24:	4b09      	ldr	r3, [pc, #36]	; (8007b4c <MX_PDM2PCM_Init+0x50>)
 8007b26:	2202      	movs	r2, #2
 8007b28:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8007b2a:	4b08      	ldr	r3, [pc, #32]	; (8007b4c <MX_PDM2PCM_Init+0x50>)
 8007b2c:	2210      	movs	r2, #16
 8007b2e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8007b30:	4b06      	ldr	r3, [pc, #24]	; (8007b4c <MX_PDM2PCM_Init+0x50>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8007b36:	4905      	ldr	r1, [pc, #20]	; (8007b4c <MX_PDM2PCM_Init+0x50>)
 8007b38:	4802      	ldr	r0, [pc, #8]	; (8007b44 <MX_PDM2PCM_Init+0x48>)
 8007b3a:	f001 fde3 	bl	8009704 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8007b3e:	bf00      	nop
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20008c5c 	.word	0x20008c5c
 8007b48:	7d70a3d6 	.word	0x7d70a3d6
 8007b4c:	20008ca8 	.word	0x20008ca8

08007b50 <D16_GENERIC>:
 8007b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	b089      	sub	sp, #36	; 0x24
 8007b56:	68d4      	ldr	r4, [r2, #12]
 8007b58:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007b5a:	6993      	ldr	r3, [r2, #24]
 8007b5c:	9407      	str	r4, [sp, #28]
 8007b5e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007b60:	9306      	str	r3, [sp, #24]
 8007b62:	9402      	str	r4, [sp, #8]
 8007b64:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007b68:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8007b6c:	69d3      	ldr	r3, [r2, #28]
 8007b6e:	6896      	ldr	r6, [r2, #8]
 8007b70:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8007b72:	9103      	str	r1, [sp, #12]
 8007b74:	2d00      	cmp	r5, #0
 8007b76:	d066      	beq.n	8007c46 <D16_GENERIC+0xf6>
 8007b78:	f004 0510 	and.w	r5, r4, #16
 8007b7c:	f004 0420 	and.w	r4, r4, #32
 8007b80:	9504      	str	r5, [sp, #16]
 8007b82:	4938      	ldr	r1, [pc, #224]	; (8007c64 <D16_GENERIC+0x114>)
 8007b84:	9405      	str	r4, [sp, #20]
 8007b86:	f04f 0e00 	mov.w	lr, #0
 8007b8a:	4635      	mov	r5, r6
 8007b8c:	e04f      	b.n	8007c2e <D16_GENERIC+0xde>
 8007b8e:	5d87      	ldrb	r7, [r0, r6]
 8007b90:	7804      	ldrb	r4, [r0, #0]
 8007b92:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8007b96:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8007b9a:	b2e6      	uxtb	r6, r4
 8007b9c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8007ba0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007ba4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8007ba8:	4433      	add	r3, r6
 8007baa:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8007bae:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8007bb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007bb6:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8007bba:	0aa3      	lsrs	r3, r4, #10
 8007bbc:	4c2a      	ldr	r4, [pc, #168]	; (8007c68 <D16_GENERIC+0x118>)
 8007bbe:	fb26 5404 	smlad	r4, r6, r4, r5
 8007bc2:	4d2a      	ldr	r5, [pc, #168]	; (8007c6c <D16_GENERIC+0x11c>)
 8007bc4:	fb26 f505 	smuad	r5, r6, r5
 8007bc8:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8007bcc:	eb04 080a 	add.w	r8, r4, sl
 8007bd0:	eba8 080b 	sub.w	r8, r8, fp
 8007bd4:	4646      	mov	r6, r8
 8007bd6:	17f7      	asrs	r7, r6, #31
 8007bd8:	e9cd 6700 	strd	r6, r7, [sp]
 8007bdc:	9e04      	ldr	r6, [sp, #16]
 8007bde:	f10e 0c01 	add.w	ip, lr, #1
 8007be2:	b16e      	cbz	r6, 8007c00 <D16_GENERIC+0xb0>
 8007be4:	6a16      	ldr	r6, [r2, #32]
 8007be6:	9f01      	ldr	r7, [sp, #4]
 8007be8:	fba8 8906 	umull	r8, r9, r8, r6
 8007bec:	fb06 9907 	mla	r9, r6, r7, r9
 8007bf0:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8007bf4:	f149 0900 	adc.w	r9, r9, #0
 8007bf8:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8007bfc:	46a3      	mov	fp, r4
 8007bfe:	4654      	mov	r4, sl
 8007c00:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8007c02:	9f02      	ldr	r7, [sp, #8]
 8007c04:	0424      	lsls	r4, r4, #16
 8007c06:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007c0a:	f04f 0900 	mov.w	r9, #0
 8007c0e:	fb0e fe06 	mul.w	lr, lr, r6
 8007c12:	fbc7 8904 	smlal	r8, r9, r7, r4
 8007c16:	9e03      	ldr	r6, [sp, #12]
 8007c18:	464f      	mov	r7, r9
 8007c1a:	10bc      	asrs	r4, r7, #2
 8007c1c:	f304 040f 	ssat	r4, #16, r4
 8007c20:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8007c24:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8007c26:	fa1f fe8c 	uxth.w	lr, ip
 8007c2a:	4574      	cmp	r4, lr
 8007c2c:	d90a      	bls.n	8007c44 <D16_GENERIC+0xf4>
 8007c2e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8007c30:	2c01      	cmp	r4, #1
 8007c32:	b2e6      	uxtb	r6, r4
 8007c34:	d1ab      	bne.n	8007b8e <D16_GENERIC+0x3e>
 8007c36:	9e05      	ldr	r6, [sp, #20]
 8007c38:	f850 4b02 	ldr.w	r4, [r0], #2
 8007c3c:	2e00      	cmp	r6, #0
 8007c3e:	d0ac      	beq.n	8007b9a <D16_GENERIC+0x4a>
 8007c40:	ba64      	rev16	r4, r4
 8007c42:	e7aa      	b.n	8007b9a <D16_GENERIC+0x4a>
 8007c44:	462e      	mov	r6, r5
 8007c46:	9907      	ldr	r1, [sp, #28]
 8007c48:	61d3      	str	r3, [r2, #28]
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	6096      	str	r6, [r2, #8]
 8007c4e:	2000      	movs	r0, #0
 8007c50:	60d1      	str	r1, [r2, #12]
 8007c52:	f8c2 a010 	str.w	sl, [r2, #16]
 8007c56:	f8c2 b014 	str.w	fp, [r2, #20]
 8007c5a:	6193      	str	r3, [r2, #24]
 8007c5c:	b009      	add	sp, #36	; 0x24
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	bf00      	nop
 8007c64:	20000000 	.word	0x20000000
 8007c68:	00030001 	.word	0x00030001
 8007c6c:	00010003 	.word	0x00010003

08007c70 <D24_GENERIC>:
 8007c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c74:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8007c76:	6993      	ldr	r3, [r2, #24]
 8007c78:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8007c7a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007c7e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8007c82:	6894      	ldr	r4, [r2, #8]
 8007c84:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8007c88:	b089      	sub	sp, #36	; 0x24
 8007c8a:	9307      	str	r3, [sp, #28]
 8007c8c:	9503      	str	r5, [sp, #12]
 8007c8e:	69d3      	ldr	r3, [r2, #28]
 8007c90:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007c92:	9104      	str	r1, [sp, #16]
 8007c94:	2e00      	cmp	r6, #0
 8007c96:	f000 8096 	beq.w	8007dc6 <D24_GENERIC+0x156>
 8007c9a:	f005 0610 	and.w	r6, r5, #16
 8007c9e:	f005 0520 	and.w	r5, r5, #32
 8007ca2:	4954      	ldr	r1, [pc, #336]	; (8007df4 <D24_GENERIC+0x184>)
 8007ca4:	9605      	str	r6, [sp, #20]
 8007ca6:	9506      	str	r5, [sp, #24]
 8007ca8:	f04f 0e00 	mov.w	lr, #0
 8007cac:	f8cd 9008 	str.w	r9, [sp, #8]
 8007cb0:	e06a      	b.n	8007d88 <D24_GENERIC+0x118>
 8007cb2:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8007cb6:	f810 8007 	ldrb.w	r8, [r0, r7]
 8007cba:	f890 c000 	ldrb.w	ip, [r0]
 8007cbe:	042d      	lsls	r5, r5, #16
 8007cc0:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8007cc4:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8007cc8:	44ac      	add	ip, r5
 8007cca:	4438      	add	r0, r7
 8007ccc:	fa5f f68c 	uxtb.w	r6, ip
 8007cd0:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8007cd4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007cd8:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8007cdc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007ce0:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8007ce4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8007ce8:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8007cec:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8007cf0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007cf4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8007cf8:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8007cfc:	4d3e      	ldr	r5, [pc, #248]	; (8007df8 <D24_GENERIC+0x188>)
 8007cfe:	fb26 b705 	smlad	r7, r6, r5, fp
 8007d02:	4d3e      	ldr	r5, [pc, #248]	; (8007dfc <D24_GENERIC+0x18c>)
 8007d04:	fb26 4b05 	smlad	fp, r6, r5, r4
 8007d08:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8007d0c:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8007d10:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8007d14:	2401      	movs	r4, #1
 8007d16:	fb26 f604 	smuad	r6, r6, r4
 8007d1a:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8007d1e:	9f02      	ldr	r7, [sp, #8]
 8007d20:	eb0e 0c04 	add.w	ip, lr, r4
 8007d24:	eb08 0406 	add.w	r4, r8, r6
 8007d28:	eb05 060a 	add.w	r6, r5, sl
 8007d2c:	1bf6      	subs	r6, r6, r7
 8007d2e:	4637      	mov	r7, r6
 8007d30:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8007d34:	e9cd 7800 	strd	r7, r8, [sp]
 8007d38:	9f05      	ldr	r7, [sp, #20]
 8007d3a:	b177      	cbz	r7, 8007d5a <D24_GENERIC+0xea>
 8007d3c:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8007d40:	9502      	str	r5, [sp, #8]
 8007d42:	fba6 9a08 	umull	r9, sl, r6, r8
 8007d46:	9e01      	ldr	r6, [sp, #4]
 8007d48:	fb08 aa06 	mla	sl, r8, r6, sl
 8007d4c:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8007d50:	f14a 0700 	adc.w	r7, sl, #0
 8007d54:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8007d58:	4655      	mov	r5, sl
 8007d5a:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8007d5c:	9f03      	ldr	r7, [sp, #12]
 8007d5e:	03ad      	lsls	r5, r5, #14
 8007d60:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007d64:	f04f 0900 	mov.w	r9, #0
 8007d68:	fb0e fe06 	mul.w	lr, lr, r6
 8007d6c:	fbc7 8905 	smlal	r8, r9, r7, r5
 8007d70:	9e04      	ldr	r6, [sp, #16]
 8007d72:	464f      	mov	r7, r9
 8007d74:	10bd      	asrs	r5, r7, #2
 8007d76:	f305 050f 	ssat	r5, #16, r5
 8007d7a:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8007d7e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007d80:	fa1f fe8c 	uxth.w	lr, ip
 8007d84:	4575      	cmp	r5, lr
 8007d86:	d91c      	bls.n	8007dc2 <D24_GENERIC+0x152>
 8007d88:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8007d8a:	b2ef      	uxtb	r7, r5
 8007d8c:	2d01      	cmp	r5, #1
 8007d8e:	b23e      	sxth	r6, r7
 8007d90:	d18f      	bne.n	8007cb2 <D24_GENERIC+0x42>
 8007d92:	9d06      	ldr	r5, [sp, #24]
 8007d94:	b15d      	cbz	r5, 8007dae <D24_GENERIC+0x13e>
 8007d96:	f01e 0f01 	tst.w	lr, #1
 8007d9a:	d122      	bne.n	8007de2 <D24_GENERIC+0x172>
 8007d9c:	7805      	ldrb	r5, [r0, #0]
 8007d9e:	78c7      	ldrb	r7, [r0, #3]
 8007da0:	7846      	ldrb	r6, [r0, #1]
 8007da2:	022d      	lsls	r5, r5, #8
 8007da4:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8007da8:	44b4      	add	ip, r6
 8007daa:	3002      	adds	r0, #2
 8007dac:	e78e      	b.n	8007ccc <D24_GENERIC+0x5c>
 8007dae:	7846      	ldrb	r6, [r0, #1]
 8007db0:	f890 c002 	ldrb.w	ip, [r0, #2]
 8007db4:	f810 5b03 	ldrb.w	r5, [r0], #3
 8007db8:	0236      	lsls	r6, r6, #8
 8007dba:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8007dbe:	44ac      	add	ip, r5
 8007dc0:	e784      	b.n	8007ccc <D24_GENERIC+0x5c>
 8007dc2:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8007dc6:	61d3      	str	r3, [r2, #28]
 8007dc8:	9b07      	ldr	r3, [sp, #28]
 8007dca:	6094      	str	r4, [r2, #8]
 8007dcc:	2000      	movs	r0, #0
 8007dce:	f8c2 b00c 	str.w	fp, [r2, #12]
 8007dd2:	f8c2 a010 	str.w	sl, [r2, #16]
 8007dd6:	f8c2 9014 	str.w	r9, [r2, #20]
 8007dda:	6193      	str	r3, [r2, #24]
 8007ddc:	b009      	add	sp, #36	; 0x24
 8007dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de2:	78c5      	ldrb	r5, [r0, #3]
 8007de4:	7887      	ldrb	r7, [r0, #2]
 8007de6:	f810 6b04 	ldrb.w	r6, [r0], #4
 8007dea:	022d      	lsls	r5, r5, #8
 8007dec:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8007df0:	44b4      	add	ip, r6
 8007df2:	e76b      	b.n	8007ccc <D24_GENERIC+0x5c>
 8007df4:	20000000 	.word	0x20000000
 8007df8:	00030001 	.word	0x00030001
 8007dfc:	00060007 	.word	0x00060007

08007e00 <D32_GENERIC>:
 8007e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e04:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007e06:	6993      	ldr	r3, [r2, #24]
 8007e08:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007e0a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007e0e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8007e12:	69d6      	ldr	r6, [r2, #28]
 8007e14:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8007e18:	b089      	sub	sp, #36	; 0x24
 8007e1a:	9307      	str	r3, [sp, #28]
 8007e1c:	9403      	str	r4, [sp, #12]
 8007e1e:	6893      	ldr	r3, [r2, #8]
 8007e20:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8007e22:	9104      	str	r1, [sp, #16]
 8007e24:	2d00      	cmp	r5, #0
 8007e26:	f000 809f 	beq.w	8007f68 <D32_GENERIC+0x168>
 8007e2a:	f004 0510 	and.w	r5, r4, #16
 8007e2e:	f004 0420 	and.w	r4, r4, #32
 8007e32:	9505      	str	r5, [sp, #20]
 8007e34:	4953      	ldr	r1, [pc, #332]	; (8007f84 <D32_GENERIC+0x184>)
 8007e36:	9406      	str	r4, [sp, #24]
 8007e38:	f04f 0c00 	mov.w	ip, #0
 8007e3c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007e40:	461d      	mov	r5, r3
 8007e42:	4617      	mov	r7, r2
 8007e44:	e077      	b.n	8007f36 <D32_GENERIC+0x136>
 8007e46:	f818 3003 	ldrb.w	r3, [r8, r3]
 8007e4a:	f810 800e 	ldrb.w	r8, [r0, lr]
 8007e4e:	f810 e002 	ldrb.w	lr, [r0, r2]
 8007e52:	7800      	ldrb	r0, [r0, #0]
 8007e54:	041b      	lsls	r3, r3, #16
 8007e56:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8007e5a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8007e5e:	4403      	add	r3, r0
 8007e60:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8007e64:	b2dc      	uxtb	r4, r3
 8007e66:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8007e6a:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8007e6e:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8007e72:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007e76:	0e1b      	lsrs	r3, r3, #24
 8007e78:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8007e7c:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8007e80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e84:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8007e88:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8007e8c:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8007e90:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8007e94:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8007e98:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007e9c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007ea0:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8007ea4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007ea8:	4b37      	ldr	r3, [pc, #220]	; (8007f88 <D32_GENERIC+0x188>)
 8007eaa:	fb22 b403 	smlad	r4, r2, r3, fp
 8007eae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007eb2:	fb2e 4803 	smlad	r8, lr, r3, r4
 8007eb6:	4b35      	ldr	r3, [pc, #212]	; (8007f8c <D32_GENERIC+0x18c>)
 8007eb8:	fb22 5503 	smlad	r5, r2, r3, r5
 8007ebc:	4b34      	ldr	r3, [pc, #208]	; (8007f90 <D32_GENERIC+0x190>)
 8007ebe:	fb2e 5b03 	smlad	fp, lr, r3, r5
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	fb22 f203 	smuad	r2, r2, r3
 8007ec8:	4b32      	ldr	r3, [pc, #200]	; (8007f94 <D32_GENERIC+0x194>)
 8007eca:	fb2e 2503 	smlad	r5, lr, r3, r2
 8007ece:	9b02      	ldr	r3, [sp, #8]
 8007ed0:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8007ed4:	eb04 080a 	add.w	r8, r4, sl
 8007ed8:	eba8 0803 	sub.w	r8, r8, r3
 8007edc:	4642      	mov	r2, r8
 8007ede:	17d3      	asrs	r3, r2, #31
 8007ee0:	e9cd 2300 	strd	r2, r3, [sp]
 8007ee4:	9b05      	ldr	r3, [sp, #20]
 8007ee6:	f10c 0e01 	add.w	lr, ip, #1
 8007eea:	b16b      	cbz	r3, 8007f08 <D32_GENERIC+0x108>
 8007eec:	6a3a      	ldr	r2, [r7, #32]
 8007eee:	9b01      	ldr	r3, [sp, #4]
 8007ef0:	9402      	str	r4, [sp, #8]
 8007ef2:	fba8 8902 	umull	r8, r9, r8, r2
 8007ef6:	fb02 9903 	mla	r9, r2, r3, r9
 8007efa:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8007efe:	f149 0900 	adc.w	r9, r9, #0
 8007f02:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8007f06:	4654      	mov	r4, sl
 8007f08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007f0a:	9a04      	ldr	r2, [sp, #16]
 8007f0c:	fb0c fc03 	mul.w	ip, ip, r3
 8007f10:	9b03      	ldr	r3, [sp, #12]
 8007f12:	0364      	lsls	r4, r4, #13
 8007f14:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007f18:	f04f 0900 	mov.w	r9, #0
 8007f1c:	fbc3 8904 	smlal	r8, r9, r3, r4
 8007f20:	464b      	mov	r3, r9
 8007f22:	109b      	asrs	r3, r3, #2
 8007f24:	f303 030f 	ssat	r3, #16, r3
 8007f28:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8007f2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007f2e:	fa1f fc8e 	uxth.w	ip, lr
 8007f32:	4563      	cmp	r3, ip
 8007f34:	d914      	bls.n	8007f60 <D32_GENERIC+0x160>
 8007f36:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8007f38:	b2e2      	uxtb	r2, r4
 8007f3a:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8007f3e:	eb00 080e 	add.w	r8, r0, lr
 8007f42:	4253      	negs	r3, r2
 8007f44:	2c01      	cmp	r4, #1
 8007f46:	eb08 0403 	add.w	r4, r8, r3
 8007f4a:	f47f af7c 	bne.w	8007e46 <D32_GENERIC+0x46>
 8007f4e:	1d02      	adds	r2, r0, #4
 8007f50:	6803      	ldr	r3, [r0, #0]
 8007f52:	9806      	ldr	r0, [sp, #24]
 8007f54:	b110      	cbz	r0, 8007f5c <D32_GENERIC+0x15c>
 8007f56:	ba5b      	rev16	r3, r3
 8007f58:	4610      	mov	r0, r2
 8007f5a:	e783      	b.n	8007e64 <D32_GENERIC+0x64>
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	e781      	b.n	8007e64 <D32_GENERIC+0x64>
 8007f60:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8007f64:	462b      	mov	r3, r5
 8007f66:	463a      	mov	r2, r7
 8007f68:	6093      	str	r3, [r2, #8]
 8007f6a:	9b07      	ldr	r3, [sp, #28]
 8007f6c:	f8c2 b00c 	str.w	fp, [r2, #12]
 8007f70:	2000      	movs	r0, #0
 8007f72:	61d6      	str	r6, [r2, #28]
 8007f74:	f8c2 a010 	str.w	sl, [r2, #16]
 8007f78:	f8c2 9014 	str.w	r9, [r2, #20]
 8007f7c:	6193      	str	r3, [r2, #24]
 8007f7e:	b009      	add	sp, #36	; 0x24
 8007f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f84:	20000000 	.word	0x20000000
 8007f88:	00060003 	.word	0x00060003
 8007f8c:	000a000c 	.word	0x000a000c
 8007f90:	000c000a 	.word	0x000c000a
 8007f94:	00030006 	.word	0x00030006

08007f98 <D48_GENERIC>:
 8007f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f9c:	b089      	sub	sp, #36	; 0x24
 8007f9e:	6953      	ldr	r3, [r2, #20]
 8007fa0:	68d4      	ldr	r4, [r2, #12]
 8007fa2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007fa4:	9302      	str	r3, [sp, #8]
 8007fa6:	9400      	str	r4, [sp, #0]
 8007fa8:	6993      	ldr	r3, [r2, #24]
 8007faa:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007fac:	9307      	str	r3, [sp, #28]
 8007fae:	9403      	str	r4, [sp, #12]
 8007fb0:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007fb4:	69d6      	ldr	r6, [r2, #28]
 8007fb6:	6893      	ldr	r3, [r2, #8]
 8007fb8:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8007fba:	9104      	str	r1, [sp, #16]
 8007fbc:	2d00      	cmp	r5, #0
 8007fbe:	f000 80c5 	beq.w	800814c <D48_GENERIC+0x1b4>
 8007fc2:	f004 0510 	and.w	r5, r4, #16
 8007fc6:	f004 0420 	and.w	r4, r4, #32
 8007fca:	4967      	ldr	r1, [pc, #412]	; (8008168 <D48_GENERIC+0x1d0>)
 8007fcc:	9505      	str	r5, [sp, #20]
 8007fce:	9406      	str	r4, [sp, #24]
 8007fd0:	f04f 0c00 	mov.w	ip, #0
 8007fd4:	4657      	mov	r7, sl
 8007fd6:	9301      	str	r3, [sp, #4]
 8007fd8:	e09c      	b.n	8008114 <D48_GENERIC+0x17c>
 8007fda:	f81b 4005 	ldrb.w	r4, [fp, r5]
 8007fde:	f810 b009 	ldrb.w	fp, [r0, r9]
 8007fe2:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8007fe6:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8007fea:	7800      	ldrb	r0, [r0, #0]
 8007fec:	0424      	lsls	r4, r4, #16
 8007fee:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8007ff2:	f818 4005 	ldrb.w	r4, [r8, r5]
 8007ff6:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 8007ffa:	44a8      	add	r8, r5
 8007ffc:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8008000:	eb0b 0500 	add.w	r5, fp, r0
 8008004:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8008008:	fa5f f885 	uxtb.w	r8, r5
 800800c:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8008010:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8008014:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8008018:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800801c:	0e2d      	lsrs	r5, r5, #24
 800801e:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8008022:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8008026:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800802a:	b2e6      	uxtb	r6, r4
 800802c:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8008030:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8008034:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8008038:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800803c:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8008040:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8008044:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8008048:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800804c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008050:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008054:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8008058:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800805c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008060:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008064:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8008068:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800806c:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8008070:	4c3e      	ldr	r4, [pc, #248]	; (800816c <D48_GENERIC+0x1d4>)
 8008072:	9d00      	ldr	r5, [sp, #0]
 8008074:	fb2a 5404 	smlad	r4, sl, r4, r5
 8008078:	4d3d      	ldr	r5, [pc, #244]	; (8008170 <D48_GENERIC+0x1d8>)
 800807a:	fb28 4405 	smlad	r4, r8, r5, r4
 800807e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008082:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8008086:	4c3b      	ldr	r4, [pc, #236]	; (8008174 <D48_GENERIC+0x1dc>)
 8008088:	9b01      	ldr	r3, [sp, #4]
 800808a:	fb2a 3304 	smlad	r3, sl, r4, r3
 800808e:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8008092:	fb28 3304 	smlad	r3, r8, r4, r3
 8008096:	4c38      	ldr	r4, [pc, #224]	; (8008178 <D48_GENERIC+0x1e0>)
 8008098:	fb2e 3304 	smlad	r3, lr, r4, r3
 800809c:	2501      	movs	r5, #1
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	fb2a fa05 	smuad	sl, sl, r5
 80080a4:	4b35      	ldr	r3, [pc, #212]	; (800817c <D48_GENERIC+0x1e4>)
 80080a6:	fb28 a803 	smlad	r8, r8, r3, sl
 80080aa:	4b35      	ldr	r3, [pc, #212]	; (8008180 <D48_GENERIC+0x1e8>)
 80080ac:	fb2e 8303 	smlad	r3, lr, r3, r8
 80080b0:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 80080b4:	9301      	str	r3, [sp, #4]
 80080b6:	9b02      	ldr	r3, [sp, #8]
 80080b8:	eb04 0807 	add.w	r8, r4, r7
 80080bc:	eba8 0803 	sub.w	r8, r8, r3
 80080c0:	9b05      	ldr	r3, [sp, #20]
 80080c2:	4465      	add	r5, ip
 80080c4:	ea4f 7be8 	mov.w	fp, r8, asr #31
 80080c8:	b163      	cbz	r3, 80080e4 <D48_GENERIC+0x14c>
 80080ca:	6a17      	ldr	r7, [r2, #32]
 80080cc:	9402      	str	r4, [sp, #8]
 80080ce:	fba8 8907 	umull	r8, r9, r8, r7
 80080d2:	fb07 990b 	mla	r9, r7, fp, r9
 80080d6:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80080da:	f149 0900 	adc.w	r9, r9, #0
 80080de:	ea4f 0749 	mov.w	r7, r9, lsl #1
 80080e2:	463c      	mov	r4, r7
 80080e4:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	02e4      	lsls	r4, r4, #11
 80080ec:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80080f0:	f04f 0900 	mov.w	r9, #0
 80080f4:	fb0c fc0e 	mul.w	ip, ip, lr
 80080f8:	fbc3 8904 	smlal	r8, r9, r3, r4
 80080fc:	9b04      	ldr	r3, [sp, #16]
 80080fe:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8008102:	f304 040f 	ssat	r4, #16, r4
 8008106:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800810a:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800810c:	fa1f fc85 	uxth.w	ip, r5
 8008110:	4564      	cmp	r4, ip
 8008112:	d919      	bls.n	8008148 <D48_GENERIC+0x1b0>
 8008114:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8008116:	fa5f fe84 	uxtb.w	lr, r4
 800811a:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800811e:	f1ce 0500 	rsb	r5, lr, #0
 8008122:	eb00 0b09 	add.w	fp, r0, r9
 8008126:	eb0b 0a05 	add.w	sl, fp, r5
 800812a:	2c01      	cmp	r4, #1
 800812c:	eb0a 0809 	add.w	r8, sl, r9
 8008130:	f47f af53 	bne.w	8007fda <D48_GENERIC+0x42>
 8008134:	9b06      	ldr	r3, [sp, #24]
 8008136:	6805      	ldr	r5, [r0, #0]
 8008138:	6844      	ldr	r4, [r0, #4]
 800813a:	3006      	adds	r0, #6
 800813c:	2b00      	cmp	r3, #0
 800813e:	f43f af63 	beq.w	8008008 <D48_GENERIC+0x70>
 8008142:	ba6d      	rev16	r5, r5
 8008144:	ba64      	rev16	r4, r4
 8008146:	e75f      	b.n	8008008 <D48_GENERIC+0x70>
 8008148:	9b01      	ldr	r3, [sp, #4]
 800814a:	46ba      	mov	sl, r7
 800814c:	6093      	str	r3, [r2, #8]
 800814e:	9b00      	ldr	r3, [sp, #0]
 8008150:	60d3      	str	r3, [r2, #12]
 8008152:	9b02      	ldr	r3, [sp, #8]
 8008154:	6153      	str	r3, [r2, #20]
 8008156:	9b07      	ldr	r3, [sp, #28]
 8008158:	61d6      	str	r6, [r2, #28]
 800815a:	2000      	movs	r0, #0
 800815c:	f8c2 a010 	str.w	sl, [r2, #16]
 8008160:	6193      	str	r3, [r2, #24]
 8008162:	b009      	add	sp, #36	; 0x24
 8008164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008168:	20000000 	.word	0x20000000
 800816c:	000f000a 	.word	0x000f000a
 8008170:	00060003 	.word	0x00060003
 8008174:	00150019 	.word	0x00150019
 8008178:	00190015 	.word	0x00190015
 800817c:	00030006 	.word	0x00030006
 8008180:	000a000f 	.word	0x000a000f

08008184 <D64_GENERIC>:
 8008184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008188:	b089      	sub	sp, #36	; 0x24
 800818a:	6913      	ldr	r3, [r2, #16]
 800818c:	6895      	ldr	r5, [r2, #8]
 800818e:	9303      	str	r3, [sp, #12]
 8008190:	9501      	str	r5, [sp, #4]
 8008192:	6953      	ldr	r3, [r2, #20]
 8008194:	68d5      	ldr	r5, [r2, #12]
 8008196:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8008198:	9304      	str	r3, [sp, #16]
 800819a:	9500      	str	r5, [sp, #0]
 800819c:	6993      	ldr	r3, [r2, #24]
 800819e:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80081a0:	9307      	str	r3, [sp, #28]
 80081a2:	9505      	str	r5, [sp, #20]
 80081a4:	69d3      	ldr	r3, [r2, #28]
 80081a6:	9106      	str	r1, [sp, #24]
 80081a8:	2c00      	cmp	r4, #0
 80081aa:	f000 80d9 	beq.w	8008360 <D64_GENERIC+0x1dc>
 80081ae:	6a11      	ldr	r1, [r2, #32]
 80081b0:	9102      	str	r1, [sp, #8]
 80081b2:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80083a0 <D64_GENERIC+0x21c>
 80081b6:	f04f 0c00 	mov.w	ip, #0
 80081ba:	4681      	mov	r9, r0
 80081bc:	e0c1      	b.n	8008342 <D64_GENERIC+0x1be>
 80081be:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80081c2:	4274      	negs	r4, r6
 80081c4:	eb09 0708 	add.w	r7, r9, r8
 80081c8:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80081cc:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 80081d0:	5d38      	ldrb	r0, [r7, r4]
 80081d2:	5d29      	ldrb	r1, [r5, r4]
 80081d4:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 80081d8:	f819 a008 	ldrb.w	sl, [r9, r8]
 80081dc:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 80081e0:	f899 7000 	ldrb.w	r7, [r9]
 80081e4:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 80081e8:	4425      	add	r5, r4
 80081ea:	0409      	lsls	r1, r1, #16
 80081ec:	0400      	lsls	r0, r0, #16
 80081ee:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 80081f2:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80081f6:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 80081fa:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 80081fe:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8008202:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8008206:	4459      	add	r1, fp
 8008208:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800820c:	4438      	add	r0, r7
 800820e:	b2c5      	uxtb	r5, r0
 8008210:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8008214:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8008218:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800821c:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8008220:	0e00      	lsrs	r0, r0, #24
 8008222:	eb03 0806 	add.w	r8, r3, r6
 8008226:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800822a:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800822e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008232:	b2c8      	uxtb	r0, r1
 8008234:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8008238:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800823c:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8008240:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8008244:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8008248:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800824c:	0e09      	lsrs	r1, r1, #24
 800824e:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8008252:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8008256:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800825a:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800825e:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8008262:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8008266:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800826a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800826e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008272:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008276:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800827a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800827e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008282:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008286:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800828a:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800828e:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8008292:	0a8b      	lsrs	r3, r1, #10
 8008294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008298:	4939      	ldr	r1, [pc, #228]	; (8008380 <D64_GENERIC+0x1fc>)
 800829a:	9c00      	ldr	r4, [sp, #0]
 800829c:	fb28 4101 	smlad	r1, r8, r1, r4
 80082a0:	4c38      	ldr	r4, [pc, #224]	; (8008384 <D64_GENERIC+0x200>)
 80082a2:	fb27 1104 	smlad	r1, r7, r4, r1
 80082a6:	4c38      	ldr	r4, [pc, #224]	; (8008388 <D64_GENERIC+0x204>)
 80082a8:	fb20 1104 	smlad	r1, r0, r4, r1
 80082ac:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80082b0:	fb2a 1106 	smlad	r1, sl, r6, r1
 80082b4:	4c35      	ldr	r4, [pc, #212]	; (800838c <D64_GENERIC+0x208>)
 80082b6:	9d01      	ldr	r5, [sp, #4]
 80082b8:	fb28 5404 	smlad	r4, r8, r4, r5
 80082bc:	4d33      	ldr	r5, [pc, #204]	; (800838c <D64_GENERIC+0x208>)
 80082be:	fb2a 4415 	smladx	r4, sl, r5, r4
 80082c2:	4d33      	ldr	r5, [pc, #204]	; (8008390 <D64_GENERIC+0x20c>)
 80082c4:	fb27 4405 	smlad	r4, r7, r5, r4
 80082c8:	fb20 4415 	smladx	r4, r0, r5, r4
 80082cc:	2501      	movs	r5, #1
 80082ce:	9400      	str	r4, [sp, #0]
 80082d0:	fb28 f805 	smuad	r8, r8, r5
 80082d4:	4c2f      	ldr	r4, [pc, #188]	; (8008394 <D64_GENERIC+0x210>)
 80082d6:	fb27 8704 	smlad	r7, r7, r4, r8
 80082da:	4c2f      	ldr	r4, [pc, #188]	; (8008398 <D64_GENERIC+0x214>)
 80082dc:	fb20 7004 	smlad	r0, r0, r4, r7
 80082e0:	4c2e      	ldr	r4, [pc, #184]	; (800839c <D64_GENERIC+0x218>)
 80082e2:	fb2a 0004 	smlad	r0, sl, r4, r0
 80082e6:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 80082ea:	9902      	ldr	r1, [sp, #8]
 80082ec:	9001      	str	r0, [sp, #4]
 80082ee:	b189      	cbz	r1, 8008314 <D64_GENERIC+0x190>
 80082f0:	9803      	ldr	r0, [sp, #12]
 80082f2:	9c04      	ldr	r4, [sp, #16]
 80082f4:	9604      	str	r6, [sp, #16]
 80082f6:	4430      	add	r0, r6
 80082f8:	1b00      	subs	r0, r0, r4
 80082fa:	17c5      	asrs	r5, r0, #31
 80082fc:	460f      	mov	r7, r1
 80082fe:	fba0 0101 	umull	r0, r1, r0, r1
 8008302:	fb07 1105 	mla	r1, r7, r5, r1
 8008306:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800830a:	f141 0100 	adc.w	r1, r1, #0
 800830e:	0049      	lsls	r1, r1, #1
 8008310:	9103      	str	r1, [sp, #12]
 8008312:	460e      	mov	r6, r1
 8008314:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8008316:	9905      	ldr	r1, [sp, #20]
 8008318:	9806      	ldr	r0, [sp, #24]
 800831a:	02b6      	lsls	r6, r6, #10
 800831c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8008320:	f04f 0800 	mov.w	r8, #0
 8008324:	fb0c f404 	mul.w	r4, ip, r4
 8008328:	fbc1 7806 	smlal	r7, r8, r1, r6
 800832c:	4641      	mov	r1, r8
 800832e:	1089      	asrs	r1, r1, #2
 8008330:	f301 010f 	ssat	r1, #16, r1
 8008334:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8008338:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800833a:	f10c 0c01 	add.w	ip, ip, #1
 800833e:	4561      	cmp	r1, ip
 8008340:	dd0e      	ble.n	8008360 <D64_GENERIC+0x1dc>
 8008342:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8008344:	2e01      	cmp	r6, #1
 8008346:	f47f af3a 	bne.w	80081be <D64_GENERIC+0x3a>
 800834a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800834c:	06b4      	lsls	r4, r6, #26
 800834e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8008352:	f109 0908 	add.w	r9, r9, #8
 8008356:	f57f af5a 	bpl.w	800820e <D64_GENERIC+0x8a>
 800835a:	ba40      	rev16	r0, r0
 800835c:	ba49      	rev16	r1, r1
 800835e:	e756      	b.n	800820e <D64_GENERIC+0x8a>
 8008360:	61d3      	str	r3, [r2, #28]
 8008362:	9b03      	ldr	r3, [sp, #12]
 8008364:	9901      	ldr	r1, [sp, #4]
 8008366:	6113      	str	r3, [r2, #16]
 8008368:	9b04      	ldr	r3, [sp, #16]
 800836a:	6091      	str	r1, [r2, #8]
 800836c:	6153      	str	r3, [r2, #20]
 800836e:	9900      	ldr	r1, [sp, #0]
 8008370:	9b07      	ldr	r3, [sp, #28]
 8008372:	60d1      	str	r1, [r2, #12]
 8008374:	2000      	movs	r0, #0
 8008376:	6193      	str	r3, [r2, #24]
 8008378:	b009      	add	sp, #36	; 0x24
 800837a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837e:	bf00      	nop
 8008380:	001c0015 	.word	0x001c0015
 8008384:	000f000a 	.word	0x000f000a
 8008388:	00060003 	.word	0x00060003
 800838c:	0024002a 	.word	0x0024002a
 8008390:	002e0030 	.word	0x002e0030
 8008394:	00030006 	.word	0x00030006
 8008398:	000a000f 	.word	0x000a000f
 800839c:	0015001c 	.word	0x0015001c
 80083a0:	20000000 	.word	0x20000000

080083a4 <D80_GENERIC>:
 80083a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a8:	b08b      	sub	sp, #44	; 0x2c
 80083aa:	6914      	ldr	r4, [r2, #16]
 80083ac:	9404      	str	r4, [sp, #16]
 80083ae:	6954      	ldr	r4, [r2, #20]
 80083b0:	9405      	str	r4, [sp, #20]
 80083b2:	6994      	ldr	r4, [r2, #24]
 80083b4:	9409      	str	r4, [sp, #36]	; 0x24
 80083b6:	6894      	ldr	r4, [r2, #8]
 80083b8:	9402      	str	r4, [sp, #8]
 80083ba:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80083bc:	68d4      	ldr	r4, [r2, #12]
 80083be:	9401      	str	r4, [sp, #4]
 80083c0:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80083c2:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80083c6:	9406      	str	r4, [sp, #24]
 80083c8:	9107      	str	r1, [sp, #28]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f000 810f 	beq.w	80085ee <D80_GENERIC+0x24a>
 80083d0:	6a13      	ldr	r3, [r2, #32]
 80083d2:	9308      	str	r3, [sp, #32]
 80083d4:	2300      	movs	r3, #0
 80083d6:	9200      	str	r2, [sp, #0]
 80083d8:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8008640 <D80_GENERIC+0x29c>
 80083dc:	f8cd b00c 	str.w	fp, [sp, #12]
 80083e0:	461a      	mov	r2, r3
 80083e2:	e0ed      	b.n	80085c0 <D80_GENERIC+0x21c>
 80083e4:	fa5f fc8c 	uxtb.w	ip, ip
 80083e8:	fa0f f48c 	sxth.w	r4, ip
 80083ec:	0066      	lsls	r6, r4, #1
 80083ee:	eb06 0804 	add.w	r8, r6, r4
 80083f2:	f1cc 0500 	rsb	r5, ip, #0
 80083f6:	eb00 0108 	add.w	r1, r0, r8
 80083fa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80083fe:	194b      	adds	r3, r1, r5
 8008400:	5d49      	ldrb	r1, [r1, r5]
 8008402:	f810 a008 	ldrb.w	sl, [r0, r8]
 8008406:	f813 b004 	ldrb.w	fp, [r3, r4]
 800840a:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800840e:	f890 8000 	ldrb.w	r8, [r0]
 8008412:	eb03 0e04 	add.w	lr, r3, r4
 8008416:	eb0e 0705 	add.w	r7, lr, r5
 800841a:	0409      	lsls	r1, r1, #16
 800841c:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8008420:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8008424:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8008428:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800842c:	eb0a 0004 	add.w	r0, sl, r4
 8008430:	041b      	lsls	r3, r3, #16
 8008432:	f81a a004 	ldrb.w	sl, [sl, r4]
 8008436:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800843a:	5d44      	ldrb	r4, [r0, r5]
 800843c:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8008440:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8008444:	4428      	add	r0, r5
 8008446:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800844a:	4441      	add	r1, r8
 800844c:	4430      	add	r0, r6
 800844e:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8008452:	441f      	add	r7, r3
 8008454:	b2cd      	uxtb	r5, r1
 8008456:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800845a:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800845e:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8008468:	0e09      	lsrs	r1, r1, #24
 800846a:	4433      	add	r3, r6
 800846c:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8008470:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8008474:	b2fd      	uxtb	r5, r7
 8008476:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800847a:	469b      	mov	fp, r3
 800847c:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8008480:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8008484:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 8008488:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800848c:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8008490:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8008494:	0e3b      	lsrs	r3, r7, #24
 8008496:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800849a:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800849e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80084a2:	fa5f fe84 	uxtb.w	lr, r4
 80084a6:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 80084aa:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80084ae:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80084b2:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 80084b6:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 80084ba:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80084be:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80084c2:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80084c6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80084ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ce:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80084d2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80084d6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80084da:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80084de:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 80084e2:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80084e6:	f3c4 0109 	ubfx	r1, r4, #0, #10
 80084ea:	0aa3      	lsrs	r3, r4, #10
 80084ec:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80084f0:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80084f4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80084f8:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 80084fc:	9303      	str	r3, [sp, #12]
 80084fe:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8008502:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8008506:	4b42      	ldr	r3, [pc, #264]	; (8008610 <D80_GENERIC+0x26c>)
 8008508:	9901      	ldr	r1, [sp, #4]
 800850a:	fb2b 1303 	smlad	r3, fp, r3, r1
 800850e:	4941      	ldr	r1, [pc, #260]	; (8008614 <D80_GENERIC+0x270>)
 8008510:	fb28 3301 	smlad	r3, r8, r1, r3
 8008514:	4940      	ldr	r1, [pc, #256]	; (8008618 <D80_GENERIC+0x274>)
 8008516:	fb2c 3301 	smlad	r3, ip, r1, r3
 800851a:	4940      	ldr	r1, [pc, #256]	; (800861c <D80_GENERIC+0x278>)
 800851c:	fb27 3301 	smlad	r3, r7, r1, r3
 8008520:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8008524:	fb2e 3301 	smlad	r3, lr, r1, r3
 8008528:	493d      	ldr	r1, [pc, #244]	; (8008620 <D80_GENERIC+0x27c>)
 800852a:	9c02      	ldr	r4, [sp, #8]
 800852c:	fb2b 4401 	smlad	r4, fp, r1, r4
 8008530:	493c      	ldr	r1, [pc, #240]	; (8008624 <D80_GENERIC+0x280>)
 8008532:	fb28 4401 	smlad	r4, r8, r1, r4
 8008536:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800853a:	fb2c 4101 	smlad	r1, ip, r1, r4
 800853e:	4c3a      	ldr	r4, [pc, #232]	; (8008628 <D80_GENERIC+0x284>)
 8008540:	fb27 1104 	smlad	r1, r7, r4, r1
 8008544:	4c39      	ldr	r4, [pc, #228]	; (800862c <D80_GENERIC+0x288>)
 8008546:	fb2e 1104 	smlad	r1, lr, r4, r1
 800854a:	9101      	str	r1, [sp, #4]
 800854c:	2101      	movs	r1, #1
 800854e:	fb2b fb01 	smuad	fp, fp, r1
 8008552:	4937      	ldr	r1, [pc, #220]	; (8008630 <D80_GENERIC+0x28c>)
 8008554:	fb28 b801 	smlad	r8, r8, r1, fp
 8008558:	4d36      	ldr	r5, [pc, #216]	; (8008634 <D80_GENERIC+0x290>)
 800855a:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800855e:	4d36      	ldr	r5, [pc, #216]	; (8008638 <D80_GENERIC+0x294>)
 8008560:	fb27 c705 	smlad	r7, r7, r5, ip
 8008564:	4d35      	ldr	r5, [pc, #212]	; (800863c <D80_GENERIC+0x298>)
 8008566:	fb2e 7105 	smlad	r1, lr, r5, r7
 800856a:	9102      	str	r1, [sp, #8]
 800856c:	9908      	ldr	r1, [sp, #32]
 800856e:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8008572:	b181      	cbz	r1, 8008596 <D80_GENERIC+0x1f2>
 8008574:	9c04      	ldr	r4, [sp, #16]
 8008576:	9d05      	ldr	r5, [sp, #20]
 8008578:	9305      	str	r3, [sp, #20]
 800857a:	441c      	add	r4, r3
 800857c:	1b64      	subs	r4, r4, r5
 800857e:	17e7      	asrs	r7, r4, #31
 8008580:	fba4 4501 	umull	r4, r5, r4, r1
 8008584:	fb01 5507 	mla	r5, r1, r7, r5
 8008588:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800858c:	f145 0500 	adc.w	r5, r5, #0
 8008590:	0069      	lsls	r1, r5, #1
 8008592:	9104      	str	r1, [sp, #16]
 8008594:	460b      	mov	r3, r1
 8008596:	9e00      	ldr	r6, [sp, #0]
 8008598:	9f06      	ldr	r7, [sp, #24]
 800859a:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800859c:	025b      	lsls	r3, r3, #9
 800859e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80085a2:	2500      	movs	r5, #0
 80085a4:	fb02 f101 	mul.w	r1, r2, r1
 80085a8:	fbc7 4503 	smlal	r4, r5, r7, r3
 80085ac:	9c07      	ldr	r4, [sp, #28]
 80085ae:	10ab      	asrs	r3, r5, #2
 80085b0:	f303 030f 	ssat	r3, #16, r3
 80085b4:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 80085b8:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80085ba:	3201      	adds	r2, #1
 80085bc:	4293      	cmp	r3, r2
 80085be:	dd13      	ble.n	80085e8 <D80_GENERIC+0x244>
 80085c0:	9b00      	ldr	r3, [sp, #0]
 80085c2:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 80085c6:	f1bc 0f01 	cmp.w	ip, #1
 80085ca:	f47f af0b 	bne.w	80083e4 <D80_GENERIC+0x40>
 80085ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d0:	6884      	ldr	r4, [r0, #8]
 80085d2:	069b      	lsls	r3, r3, #26
 80085d4:	e890 0082 	ldmia.w	r0, {r1, r7}
 80085d8:	f100 000a 	add.w	r0, r0, #10
 80085dc:	f57f af3a 	bpl.w	8008454 <D80_GENERIC+0xb0>
 80085e0:	ba49      	rev16	r1, r1
 80085e2:	ba7f      	rev16	r7, r7
 80085e4:	ba64      	rev16	r4, r4
 80085e6:	e735      	b.n	8008454 <D80_GENERIC+0xb0>
 80085e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80085ec:	4632      	mov	r2, r6
 80085ee:	9b02      	ldr	r3, [sp, #8]
 80085f0:	6093      	str	r3, [r2, #8]
 80085f2:	9b01      	ldr	r3, [sp, #4]
 80085f4:	60d3      	str	r3, [r2, #12]
 80085f6:	9b04      	ldr	r3, [sp, #16]
 80085f8:	6113      	str	r3, [r2, #16]
 80085fa:	9b05      	ldr	r3, [sp, #20]
 80085fc:	6153      	str	r3, [r2, #20]
 80085fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008600:	f8c2 b01c 	str.w	fp, [r2, #28]
 8008604:	2000      	movs	r0, #0
 8008606:	6193      	str	r3, [r2, #24]
 8008608:	b00b      	add	sp, #44	; 0x2c
 800860a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860e:	bf00      	nop
 8008610:	002d0024 	.word	0x002d0024
 8008614:	001c0015 	.word	0x001c0015
 8008618:	000f000a 	.word	0x000f000a
 800861c:	00060003 	.word	0x00060003
 8008620:	0037003f 	.word	0x0037003f
 8008624:	00450049 	.word	0x00450049
 8008628:	00490045 	.word	0x00490045
 800862c:	003f0037 	.word	0x003f0037
 8008630:	00030006 	.word	0x00030006
 8008634:	000a000f 	.word	0x000a000f
 8008638:	0015001c 	.word	0x0015001c
 800863c:	0024002d 	.word	0x0024002d
 8008640:	20000000 	.word	0x20000000

08008644 <D128_GENERIC>:
 8008644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008648:	b093      	sub	sp, #76	; 0x4c
 800864a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800864c:	9005      	str	r0, [sp, #20]
 800864e:	4610      	mov	r0, r2
 8008650:	9201      	str	r2, [sp, #4]
 8008652:	6912      	ldr	r2, [r2, #16]
 8008654:	920c      	str	r2, [sp, #48]	; 0x30
 8008656:	4602      	mov	r2, r0
 8008658:	6940      	ldr	r0, [r0, #20]
 800865a:	900d      	str	r0, [sp, #52]	; 0x34
 800865c:	4610      	mov	r0, r2
 800865e:	4614      	mov	r4, r2
 8008660:	6992      	ldr	r2, [r2, #24]
 8008662:	9211      	str	r2, [sp, #68]	; 0x44
 8008664:	69c2      	ldr	r2, [r0, #28]
 8008666:	9202      	str	r2, [sp, #8]
 8008668:	68e2      	ldr	r2, [r4, #12]
 800866a:	6880      	ldr	r0, [r0, #8]
 800866c:	9203      	str	r2, [sp, #12]
 800866e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008670:	9004      	str	r0, [sp, #16]
 8008672:	920e      	str	r2, [sp, #56]	; 0x38
 8008674:	910f      	str	r1, [sp, #60]	; 0x3c
 8008676:	2b00      	cmp	r3, #0
 8008678:	f000 819b 	beq.w	80089b2 <D128_GENERIC+0x36e>
 800867c:	6a23      	ldr	r3, [r4, #32]
 800867e:	9310      	str	r3, [sp, #64]	; 0x40
 8008680:	2300      	movs	r3, #0
 8008682:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8008a2c <D128_GENERIC+0x3e8>
 8008686:	9306      	str	r3, [sp, #24]
 8008688:	e17a      	b.n	8008980 <D128_GENERIC+0x33c>
 800868a:	b2d2      	uxtb	r2, r2
 800868c:	9d05      	ldr	r5, [sp, #20]
 800868e:	b214      	sxth	r4, r2
 8008690:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8008694:	4250      	negs	r0, r2
 8008696:	eb05 010a 	add.w	r1, r5, sl
 800869a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800869e:	eb01 0800 	add.w	r8, r1, r0
 80086a2:	eb0b 0c04 	add.w	ip, fp, r4
 80086a6:	eb08 070c 	add.w	r7, r8, ip
 80086aa:	183b      	adds	r3, r7, r0
 80086ac:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80086b0:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80086b4:	eb0e 0604 	add.w	r6, lr, r4
 80086b8:	9307      	str	r3, [sp, #28]
 80086ba:	1833      	adds	r3, r6, r0
 80086bc:	9305      	str	r3, [sp, #20]
 80086be:	462b      	mov	r3, r5
 80086c0:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80086c4:	f8cd a020 	str.w	sl, [sp, #32]
 80086c8:	f818 a00c 	ldrb.w	sl, [r8, ip]
 80086cc:	f813 c002 	ldrb.w	ip, [r3, r2]
 80086d0:	f81e 8004 	ldrb.w	r8, [lr, r4]
 80086d4:	5c3a      	ldrb	r2, [r7, r0]
 80086d6:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 80086da:	781f      	ldrb	r7, [r3, #0]
 80086dc:	9b07      	ldr	r3, [sp, #28]
 80086de:	9d05      	ldr	r5, [sp, #20]
 80086e0:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 80086e4:	5c09      	ldrb	r1, [r1, r0]
 80086e6:	9709      	str	r7, [sp, #36]	; 0x24
 80086e8:	9307      	str	r3, [sp, #28]
 80086ea:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 80086ee:	5c33      	ldrb	r3, [r6, r0]
 80086f0:	0412      	lsls	r2, r2, #16
 80086f2:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 80086f6:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 80086fa:	9d08      	ldr	r5, [sp, #32]
 80086fc:	eb06 0a04 	add.w	sl, r6, r4
 8008700:	0409      	lsls	r1, r1, #16
 8008702:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8008706:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800870a:	5d36      	ldrb	r6, [r6, r4]
 800870c:	9c05      	ldr	r4, [sp, #20]
 800870e:	042d      	lsls	r5, r5, #16
 8008710:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8008714:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8008718:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800871c:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8008720:	eb0a 0c00 	add.w	ip, sl, r0
 8008724:	041b      	lsls	r3, r3, #16
 8008726:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800872a:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800872e:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8008732:	9d07      	ldr	r5, [sp, #28]
 8008734:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8008738:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800873c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800873e:	4458      	add	r0, fp
 8008740:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8008744:	9005      	str	r0, [sp, #20]
 8008746:	4439      	add	r1, r7
 8008748:	442a      	add	r2, r5
 800874a:	44b2      	add	sl, r6
 800874c:	1918      	adds	r0, r3, r4
 800874e:	b2cb      	uxtb	r3, r1
 8008750:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8008754:	9e02      	ldr	r6, [sp, #8]
 8008756:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800875a:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800875e:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8008762:	441e      	add	r6, r3
 8008764:	0e09      	lsrs	r1, r1, #24
 8008766:	4633      	mov	r3, r6
 8008768:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800876c:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8008770:	b2d4      	uxtb	r4, r2
 8008772:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008776:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800877a:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800877e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8008782:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008786:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800878a:	0e12      	lsrs	r2, r2, #24
 800878c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8008790:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8008794:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8008798:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800879c:	9702      	str	r7, [sp, #8]
 800879e:	b2c2      	uxtb	r2, r0
 80087a0:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80087a4:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 80087a8:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80087ac:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80087b0:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80087b4:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80087b8:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80087bc:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80087c0:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80087c4:	0e00      	lsrs	r0, r0, #24
 80087c6:	fa5f f68a 	uxtb.w	r6, sl
 80087ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087ce:	9309      	str	r3, [sp, #36]	; 0x24
 80087d0:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 80087d4:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 80087d8:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80087dc:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80087e0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80087e4:	950a      	str	r5, [sp, #40]	; 0x28
 80087e6:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80087ea:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80087ee:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80087f2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80087f6:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 80087fa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80087fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8008800:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8008804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008806:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800880a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800880e:	9307      	str	r3, [sp, #28]
 8008810:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008814:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8008818:	9b02      	ldr	r3, [sp, #8]
 800881a:	f8cd c008 	str.w	ip, [sp, #8]
 800881e:	4694      	mov	ip, r2
 8008820:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008822:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8008826:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800882a:	9a02      	ldr	r2, [sp, #8]
 800882c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008830:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8008834:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008838:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800883a:	f8cd a020 	str.w	sl, [sp, #32]
 800883e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008842:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8008846:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800884a:	9b07      	ldr	r3, [sp, #28]
 800884c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008850:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8008854:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8008858:	9a08      	ldr	r2, [sp, #32]
 800885a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800885e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008862:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8008866:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800886a:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800886e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8008872:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008876:	0a96      	lsrs	r6, r2, #10
 8008878:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800887c:	9602      	str	r6, [sp, #8]
 800887e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008882:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8008886:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800888a:	4e53      	ldr	r6, [pc, #332]	; (80089d8 <D128_GENERIC+0x394>)
 800888c:	9f03      	ldr	r7, [sp, #12]
 800888e:	fb2c 7606 	smlad	r6, ip, r6, r7
 8008892:	4f52      	ldr	r7, [pc, #328]	; (80089dc <D128_GENERIC+0x398>)
 8008894:	fb2a 6607 	smlad	r6, sl, r7, r6
 8008898:	4f51      	ldr	r7, [pc, #324]	; (80089e0 <D128_GENERIC+0x39c>)
 800889a:	fb21 6607 	smlad	r6, r1, r7, r6
 800889e:	4f51      	ldr	r7, [pc, #324]	; (80089e4 <D128_GENERIC+0x3a0>)
 80088a0:	fb24 6607 	smlad	r6, r4, r7, r6
 80088a4:	4f50      	ldr	r7, [pc, #320]	; (80089e8 <D128_GENERIC+0x3a4>)
 80088a6:	fb28 6607 	smlad	r6, r8, r7, r6
 80088aa:	4f50      	ldr	r7, [pc, #320]	; (80089ec <D128_GENERIC+0x3a8>)
 80088ac:	fb20 6607 	smlad	r6, r0, r7, r6
 80088b0:	4f4f      	ldr	r7, [pc, #316]	; (80089f0 <D128_GENERIC+0x3ac>)
 80088b2:	fb23 6607 	smlad	r6, r3, r7, r6
 80088b6:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 80088ba:	fb25 6607 	smlad	r6, r5, r7, r6
 80088be:	4f4d      	ldr	r7, [pc, #308]	; (80089f4 <D128_GENERIC+0x3b0>)
 80088c0:	9a04      	ldr	r2, [sp, #16]
 80088c2:	fb2c 2e07 	smlad	lr, ip, r7, r2
 80088c6:	4a4c      	ldr	r2, [pc, #304]	; (80089f8 <D128_GENERIC+0x3b4>)
 80088c8:	fb2a ee02 	smlad	lr, sl, r2, lr
 80088cc:	4f4b      	ldr	r7, [pc, #300]	; (80089fc <D128_GENERIC+0x3b8>)
 80088ce:	fb21 ee07 	smlad	lr, r1, r7, lr
 80088d2:	4f4b      	ldr	r7, [pc, #300]	; (8008a00 <D128_GENERIC+0x3bc>)
 80088d4:	fb24 ee07 	smlad	lr, r4, r7, lr
 80088d8:	4f4a      	ldr	r7, [pc, #296]	; (8008a04 <D128_GENERIC+0x3c0>)
 80088da:	fb28 ee07 	smlad	lr, r8, r7, lr
 80088de:	4f4a      	ldr	r7, [pc, #296]	; (8008a08 <D128_GENERIC+0x3c4>)
 80088e0:	fb20 ee07 	smlad	lr, r0, r7, lr
 80088e4:	4f49      	ldr	r7, [pc, #292]	; (8008a0c <D128_GENERIC+0x3c8>)
 80088e6:	fb23 e707 	smlad	r7, r3, r7, lr
 80088ea:	f8df e144 	ldr.w	lr, [pc, #324]	; 8008a30 <D128_GENERIC+0x3ec>
 80088ee:	fb25 720e 	smlad	r2, r5, lr, r7
 80088f2:	f04f 0b01 	mov.w	fp, #1
 80088f6:	9203      	str	r2, [sp, #12]
 80088f8:	fb2c fb0b 	smuad	fp, ip, fp
 80088fc:	4f44      	ldr	r7, [pc, #272]	; (8008a10 <D128_GENERIC+0x3cc>)
 80088fe:	fb2a ba07 	smlad	sl, sl, r7, fp
 8008902:	4f44      	ldr	r7, [pc, #272]	; (8008a14 <D128_GENERIC+0x3d0>)
 8008904:	fb21 aa07 	smlad	sl, r1, r7, sl
 8008908:	4f43      	ldr	r7, [pc, #268]	; (8008a18 <D128_GENERIC+0x3d4>)
 800890a:	fb24 aa07 	smlad	sl, r4, r7, sl
 800890e:	4f43      	ldr	r7, [pc, #268]	; (8008a1c <D128_GENERIC+0x3d8>)
 8008910:	fb28 a707 	smlad	r7, r8, r7, sl
 8008914:	4a42      	ldr	r2, [pc, #264]	; (8008a20 <D128_GENERIC+0x3dc>)
 8008916:	fb20 7702 	smlad	r7, r0, r2, r7
 800891a:	4a42      	ldr	r2, [pc, #264]	; (8008a24 <D128_GENERIC+0x3e0>)
 800891c:	fb23 7702 	smlad	r7, r3, r2, r7
 8008920:	4b41      	ldr	r3, [pc, #260]	; (8008a28 <D128_GENERIC+0x3e4>)
 8008922:	fb25 7303 	smlad	r3, r5, r3, r7
 8008926:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800892e:	b185      	cbz	r5, 8008952 <D128_GENERIC+0x30e>
 8008930:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008932:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008934:	960d      	str	r6, [sp, #52]	; 0x34
 8008936:	4432      	add	r2, r6
 8008938:	1a52      	subs	r2, r2, r1
 800893a:	17d1      	asrs	r1, r2, #31
 800893c:	fba2 2305 	umull	r2, r3, r2, r5
 8008940:	fb05 3301 	mla	r3, r5, r1, r3
 8008944:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008948:	f143 0300 	adc.w	r3, r3, #0
 800894c:	005b      	lsls	r3, r3, #1
 800894e:	930c      	str	r3, [sp, #48]	; 0x30
 8008950:	461e      	mov	r6, r3
 8008952:	9801      	ldr	r0, [sp, #4]
 8008954:	9c06      	ldr	r4, [sp, #24]
 8008956:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8008958:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800895a:	01f6      	lsls	r6, r6, #7
 800895c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008960:	2300      	movs	r3, #0
 8008962:	fbc5 2306 	smlal	r2, r3, r5, r6
 8008966:	fb04 f101 	mul.w	r1, r4, r1
 800896a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800896c:	109b      	asrs	r3, r3, #2
 800896e:	f303 030f 	ssat	r3, #16, r3
 8008972:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8008976:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8008978:	1c62      	adds	r2, r4, #1
 800897a:	4293      	cmp	r3, r2
 800897c:	9206      	str	r2, [sp, #24]
 800897e:	dd18      	ble.n	80089b2 <D128_GENERIC+0x36e>
 8008980:	9b01      	ldr	r3, [sp, #4]
 8008982:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8008984:	2a01      	cmp	r2, #1
 8008986:	f47f ae80 	bne.w	800868a <D128_GENERIC+0x46>
 800898a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800898c:	9d05      	ldr	r5, [sp, #20]
 800898e:	069b      	lsls	r3, r3, #26
 8008990:	6829      	ldr	r1, [r5, #0]
 8008992:	686a      	ldr	r2, [r5, #4]
 8008994:	68a8      	ldr	r0, [r5, #8]
 8008996:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800899a:	f105 0410 	add.w	r4, r5, #16
 800899e:	d506      	bpl.n	80089ae <D128_GENERIC+0x36a>
 80089a0:	ba49      	rev16	r1, r1
 80089a2:	ba52      	rev16	r2, r2
 80089a4:	ba40      	rev16	r0, r0
 80089a6:	fa9a fa9a 	rev16.w	sl, sl
 80089aa:	9405      	str	r4, [sp, #20]
 80089ac:	e6cf      	b.n	800874e <D128_GENERIC+0x10a>
 80089ae:	9405      	str	r4, [sp, #20]
 80089b0:	e6cd      	b.n	800874e <D128_GENERIC+0x10a>
 80089b2:	9a01      	ldr	r2, [sp, #4]
 80089b4:	9904      	ldr	r1, [sp, #16]
 80089b6:	6091      	str	r1, [r2, #8]
 80089b8:	9903      	ldr	r1, [sp, #12]
 80089ba:	60d1      	str	r1, [r2, #12]
 80089bc:	9b02      	ldr	r3, [sp, #8]
 80089be:	61d3      	str	r3, [r2, #28]
 80089c0:	4611      	mov	r1, r2
 80089c2:	4613      	mov	r3, r2
 80089c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089c6:	610a      	str	r2, [r1, #16]
 80089c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80089ca:	6159      	str	r1, [r3, #20]
 80089cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80089ce:	6199      	str	r1, [r3, #24]
 80089d0:	2000      	movs	r0, #0
 80089d2:	b013      	add	sp, #76	; 0x4c
 80089d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d8:	00780069 	.word	0x00780069
 80089dc:	005b004e 	.word	0x005b004e
 80089e0:	00420037 	.word	0x00420037
 80089e4:	002d0024 	.word	0x002d0024
 80089e8:	001c0015 	.word	0x001c0015
 80089ec:	000f000a 	.word	0x000f000a
 80089f0:	00060003 	.word	0x00060003
 80089f4:	00880096 	.word	0x00880096
 80089f8:	00a200ac 	.word	0x00a200ac
 80089fc:	00b400ba 	.word	0x00b400ba
 8008a00:	00be00c0 	.word	0x00be00c0
 8008a04:	00c000be 	.word	0x00c000be
 8008a08:	00ba00b4 	.word	0x00ba00b4
 8008a0c:	00ac00a2 	.word	0x00ac00a2
 8008a10:	00030006 	.word	0x00030006
 8008a14:	000a000f 	.word	0x000a000f
 8008a18:	0015001c 	.word	0x0015001c
 8008a1c:	0024002d 	.word	0x0024002d
 8008a20:	00370042 	.word	0x00370042
 8008a24:	004e005b 	.word	0x004e005b
 8008a28:	00690078 	.word	0x00690078
 8008a2c:	20000000 	.word	0x20000000
 8008a30:	00960088 	.word	0x00960088

08008a34 <D16_1CH_HTONS_VOL_HP>:
 8008a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	4691      	mov	r9, r2
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008a3e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8008a42:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	4680      	mov	r8, r0
 8008a4a:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8008a4e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8008a52:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a56:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8008a5a:	9401      	str	r4, [sp, #4]
 8008a5c:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8008a60:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8008a64:	2a00      	cmp	r2, #0
 8008a66:	d04e      	beq.n	8008b06 <D16_1CH_HTONS_VOL_HP+0xd2>
 8008a68:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8008b14 <D16_1CH_HTONS_VOL_HP+0xe0>
 8008a6c:	1e8c      	subs	r4, r1, #2
 8008a6e:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8008a72:	f858 2b02 	ldr.w	r2, [r8], #2
 8008a76:	ba52      	rev16	r2, r2
 8008a78:	b2d6      	uxtb	r6, r2
 8008a7a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008a7e:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8008a82:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8008a86:	4413      	add	r3, r2
 8008a88:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8008a8c:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8008a90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008a98:	0a93      	lsrs	r3, r2, #10
 8008a9a:	4a1c      	ldr	r2, [pc, #112]	; (8008b0c <D16_1CH_HTONS_VOL_HP+0xd8>)
 8008a9c:	fb21 5202 	smlad	r2, r1, r2, r5
 8008aa0:	4d1b      	ldr	r5, [pc, #108]	; (8008b10 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8008aa2:	fb21 f505 	smuad	r5, r1, r5
 8008aa6:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8008aaa:	4410      	add	r0, r2
 8008aac:	1bc0      	subs	r0, r0, r7
 8008aae:	17c7      	asrs	r7, r0, #31
 8008ab0:	fba0 010e 	umull	r0, r1, r0, lr
 8008ab4:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008ab8:	fb0e 1107 	mla	r1, lr, r7, r1
 8008abc:	f141 0100 	adc.w	r1, r1, #0
 8008ac0:	0448      	lsls	r0, r1, #17
 8008ac2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008ac6:	2700      	movs	r7, #0
 8008ac8:	fbc0 670a 	smlal	r6, r7, r0, sl
 8008acc:	45d8      	cmp	r8, fp
 8008ace:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8008ad2:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8008ad6:	4617      	mov	r7, r2
 8008ad8:	f301 010f 	ssat	r1, #16, r1
 8008adc:	f824 1f02 	strh.w	r1, [r4, #2]!
 8008ae0:	d1c7      	bne.n	8008a72 <D16_1CH_HTONS_VOL_HP+0x3e>
 8008ae2:	9901      	ldr	r1, [sp, #4]
 8008ae4:	f8c9 301c 	str.w	r3, [r9, #28]
 8008ae8:	9b00      	ldr	r3, [sp, #0]
 8008aea:	f8c9 0010 	str.w	r0, [r9, #16]
 8008aee:	2000      	movs	r0, #0
 8008af0:	f8c9 5008 	str.w	r5, [r9, #8]
 8008af4:	f8c9 100c 	str.w	r1, [r9, #12]
 8008af8:	f8c9 2014 	str.w	r2, [r9, #20]
 8008afc:	f8c9 3018 	str.w	r3, [r9, #24]
 8008b00:	b003      	add	sp, #12
 8008b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b06:	463a      	mov	r2, r7
 8008b08:	4621      	mov	r1, r4
 8008b0a:	e7eb      	b.n	8008ae4 <D16_1CH_HTONS_VOL_HP+0xb0>
 8008b0c:	00030001 	.word	0x00030001
 8008b10:	00010003 	.word	0x00010003
 8008b14:	20000000 	.word	0x20000000

08008b18 <D24_1CH_HTONS_VOL_HP>:
 8008b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b1c:	b089      	sub	sp, #36	; 0x24
 8008b1e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008b20:	6996      	ldr	r6, [r2, #24]
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8008b26:	9207      	str	r2, [sp, #28]
 8008b28:	6915      	ldr	r5, [r2, #16]
 8008b2a:	6954      	ldr	r4, [r2, #20]
 8008b2c:	9606      	str	r6, [sp, #24]
 8008b2e:	6893      	ldr	r3, [r2, #8]
 8008b30:	69d6      	ldr	r6, [r2, #28]
 8008b32:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8008b36:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008b3a:	9a04      	ldr	r2, [sp, #16]
 8008b3c:	9705      	str	r7, [sp, #20]
 8008b3e:	2a00      	cmp	r2, #0
 8008b40:	d07e      	beq.n	8008c40 <D24_1CH_HTONS_VOL_HP+0x128>
 8008b42:	f1a1 0b02 	sub.w	fp, r1, #2
 8008b46:	2700      	movs	r7, #0
 8008b48:	46a8      	mov	r8, r5
 8008b4a:	f8cd b004 	str.w	fp, [sp, #4]
 8008b4e:	4655      	mov	r5, sl
 8008b50:	46e3      	mov	fp, ip
 8008b52:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8008c4c <D24_1CH_HTONS_VOL_HP+0x134>
 8008b56:	46ba      	mov	sl, r7
 8008b58:	469c      	mov	ip, r3
 8008b5a:	e055      	b.n	8008c08 <D24_1CH_HTONS_VOL_HP+0xf0>
 8008b5c:	7802      	ldrb	r2, [r0, #0]
 8008b5e:	78c3      	ldrb	r3, [r0, #3]
 8008b60:	7841      	ldrb	r1, [r0, #1]
 8008b62:	0212      	lsls	r2, r2, #8
 8008b64:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008b68:	440b      	add	r3, r1
 8008b6a:	3002      	adds	r0, #2
 8008b6c:	b2d9      	uxtb	r1, r3
 8008b6e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008b72:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8008b76:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8008b7a:	0c1b      	lsrs	r3, r3, #16
 8008b7c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8008b80:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8008b84:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8008b88:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8008b8c:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8008b90:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8008b94:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8008b98:	4a2a      	ldr	r2, [pc, #168]	; (8008c44 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8008b9a:	fb23 b102 	smlad	r1, r3, r2, fp
 8008b9e:	4a2a      	ldr	r2, [pc, #168]	; (8008c48 <D24_1CH_HTONS_VOL_HP+0x130>)
 8008ba0:	fb23 cb02 	smlad	fp, r3, r2, ip
 8008ba4:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8008ba8:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8008bac:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	fb23 f702 	smuad	r7, r3, r2
 8008bb6:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8008bba:	eb01 0208 	add.w	r2, r1, r8
 8008bbe:	1b12      	subs	r2, r2, r4
 8008bc0:	17d4      	asrs	r4, r2, #31
 8008bc2:	fba2 2305 	umull	r2, r3, r2, r5
 8008bc6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008bca:	fb05 3304 	mla	r3, r5, r4, r3
 8008bce:	f143 0300 	adc.w	r3, r3, #0
 8008bd2:	9c05      	ldr	r4, [sp, #20]
 8008bd4:	03da      	lsls	r2, r3, #15
 8008bd6:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008bda:	f04f 0900 	mov.w	r9, #0
 8008bde:	fbc4 8902 	smlal	r8, r9, r4, r2
 8008be2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008be6:	9a01      	ldr	r2, [sp, #4]
 8008be8:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008bec:	9b03      	ldr	r3, [sp, #12]
 8008bee:	109b      	asrs	r3, r3, #2
 8008bf0:	f303 030f 	ssat	r3, #16, r3
 8008bf4:	f822 3f02 	strh.w	r3, [r2, #2]!
 8008bf8:	9b04      	ldr	r3, [sp, #16]
 8008bfa:	9201      	str	r2, [sp, #4]
 8008bfc:	f10a 0a01 	add.w	sl, sl, #1
 8008c00:	459a      	cmp	sl, r3
 8008c02:	44bc      	add	ip, r7
 8008c04:	460c      	mov	r4, r1
 8008c06:	d00b      	beq.n	8008c20 <D24_1CH_HTONS_VOL_HP+0x108>
 8008c08:	f01a 0f01 	tst.w	sl, #1
 8008c0c:	d0a6      	beq.n	8008b5c <D24_1CH_HTONS_VOL_HP+0x44>
 8008c0e:	78c2      	ldrb	r2, [r0, #3]
 8008c10:	7883      	ldrb	r3, [r0, #2]
 8008c12:	f810 1b04 	ldrb.w	r1, [r0], #4
 8008c16:	0212      	lsls	r2, r2, #8
 8008c18:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008c1c:	440b      	add	r3, r1
 8008c1e:	e7a5      	b.n	8008b6c <D24_1CH_HTONS_VOL_HP+0x54>
 8008c20:	4663      	mov	r3, ip
 8008c22:	4645      	mov	r5, r8
 8008c24:	46dc      	mov	ip, fp
 8008c26:	9807      	ldr	r0, [sp, #28]
 8008c28:	6141      	str	r1, [r0, #20]
 8008c2a:	9906      	ldr	r1, [sp, #24]
 8008c2c:	6083      	str	r3, [r0, #8]
 8008c2e:	f8c0 c00c 	str.w	ip, [r0, #12]
 8008c32:	61c6      	str	r6, [r0, #28]
 8008c34:	6105      	str	r5, [r0, #16]
 8008c36:	6181      	str	r1, [r0, #24]
 8008c38:	2000      	movs	r0, #0
 8008c3a:	b009      	add	sp, #36	; 0x24
 8008c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c40:	4621      	mov	r1, r4
 8008c42:	e7f0      	b.n	8008c26 <D24_1CH_HTONS_VOL_HP+0x10e>
 8008c44:	00030001 	.word	0x00030001
 8008c48:	00060007 	.word	0x00060007
 8008c4c:	20000000 	.word	0x20000000

08008c50 <D32_1CH_HTONS_VOL_HP>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	4692      	mov	sl, r2
 8008c56:	b087      	sub	sp, #28
 8008c58:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008c5a:	f8da 3018 	ldr.w	r3, [sl, #24]
 8008c5e:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 8008c62:	9304      	str	r3, [sp, #16]
 8008c64:	f8da 4010 	ldr.w	r4, [sl, #16]
 8008c68:	f8da 8014 	ldr.w	r8, [sl, #20]
 8008c6c:	f8da 601c 	ldr.w	r6, [sl, #28]
 8008c70:	f8da 3008 	ldr.w	r3, [sl, #8]
 8008c74:	f8da e00c 	ldr.w	lr, [sl, #12]
 8008c78:	9501      	str	r5, [sp, #4]
 8008c7a:	f8da c020 	ldr.w	ip, [sl, #32]
 8008c7e:	2a00      	cmp	r2, #0
 8008c80:	d07b      	beq.n	8008d7a <D32_1CH_HTONS_VOL_HP+0x12a>
 8008c82:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008c86:	4f3e      	ldr	r7, [pc, #248]	; (8008d80 <D32_1CH_HTONS_VOL_HP+0x130>)
 8008c88:	f8cd c00c 	str.w	ip, [sp, #12]
 8008c8c:	9202      	str	r2, [sp, #8]
 8008c8e:	460d      	mov	r5, r1
 8008c90:	46a1      	mov	r9, r4
 8008c92:	4684      	mov	ip, r0
 8008c94:	f8cd a014 	str.w	sl, [sp, #20]
 8008c98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008c9c:	ba49      	rev16	r1, r1
 8008c9e:	b2c8      	uxtb	r0, r1
 8008ca0:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8008ca4:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8008ca8:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8008cac:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8008cb0:	0e09      	lsrs	r1, r1, #24
 8008cb2:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8008cb6:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8008cba:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8008cbe:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8008cc2:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8008cc6:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8008cca:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008cce:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8008cd2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008cd6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008cda:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8008cde:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8008ce2:	4a28      	ldr	r2, [pc, #160]	; (8008d84 <D32_1CH_HTONS_VOL_HP+0x134>)
 8008ce4:	fb20 e202 	smlad	r2, r0, r2, lr
 8008ce8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8008cec:	fb2a 2101 	smlad	r1, sl, r1, r2
 8008cf0:	4a25      	ldr	r2, [pc, #148]	; (8008d88 <D32_1CH_HTONS_VOL_HP+0x138>)
 8008cf2:	fb20 3302 	smlad	r3, r0, r2, r3
 8008cf6:	4a25      	ldr	r2, [pc, #148]	; (8008d8c <D32_1CH_HTONS_VOL_HP+0x13c>)
 8008cf8:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	fb20 f003 	smuad	r0, r0, r3
 8008d02:	4b23      	ldr	r3, [pc, #140]	; (8008d90 <D32_1CH_HTONS_VOL_HP+0x140>)
 8008d04:	fb2a 0303 	smlad	r3, sl, r3, r0
 8008d08:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8008d0c:	9c03      	ldr	r4, [sp, #12]
 8008d0e:	eb02 0009 	add.w	r0, r2, r9
 8008d12:	eba0 0008 	sub.w	r0, r0, r8
 8008d16:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8008d1a:	fba0 0104 	umull	r0, r1, r0, r4
 8008d1e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008d22:	fb04 110b 	mla	r1, r4, fp, r1
 8008d26:	f141 0100 	adc.w	r1, r1, #0
 8008d2a:	9c01      	ldr	r4, [sp, #4]
 8008d2c:	0388      	lsls	r0, r1, #14
 8008d2e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008d32:	f04f 0900 	mov.w	r9, #0
 8008d36:	fbc0 8904 	smlal	r8, r9, r0, r4
 8008d3a:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8008d3e:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8008d42:	f300 000f 	ssat	r0, #16, r0
 8008d46:	9902      	ldr	r1, [sp, #8]
 8008d48:	f825 0b02 	strh.w	r0, [r5], #2
 8008d4c:	428d      	cmp	r5, r1
 8008d4e:	4690      	mov	r8, r2
 8008d50:	d1a2      	bne.n	8008c98 <D32_1CH_HTONS_VOL_HP+0x48>
 8008d52:	f8dd a014 	ldr.w	sl, [sp, #20]
 8008d56:	464c      	mov	r4, r9
 8008d58:	f8ca 3008 	str.w	r3, [sl, #8]
 8008d5c:	9b04      	ldr	r3, [sp, #16]
 8008d5e:	f8ca e00c 	str.w	lr, [sl, #12]
 8008d62:	2000      	movs	r0, #0
 8008d64:	f8ca 601c 	str.w	r6, [sl, #28]
 8008d68:	f8ca 4010 	str.w	r4, [sl, #16]
 8008d6c:	f8ca 2014 	str.w	r2, [sl, #20]
 8008d70:	f8ca 3018 	str.w	r3, [sl, #24]
 8008d74:	b007      	add	sp, #28
 8008d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d7a:	4642      	mov	r2, r8
 8008d7c:	e7ec      	b.n	8008d58 <D32_1CH_HTONS_VOL_HP+0x108>
 8008d7e:	bf00      	nop
 8008d80:	20000000 	.word	0x20000000
 8008d84:	00060003 	.word	0x00060003
 8008d88:	000a000c 	.word	0x000a000c
 8008d8c:	000c000a 	.word	0x000c000a
 8008d90:	00030006 	.word	0x00030006

08008d94 <D48_1CH_HTONS_VOL_HP>:
 8008d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d98:	4613      	mov	r3, r2
 8008d9a:	461c      	mov	r4, r3
 8008d9c:	b087      	sub	sp, #28
 8008d9e:	4625      	mov	r5, r4
 8008da0:	4626      	mov	r6, r4
 8008da2:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8008da4:	9205      	str	r2, [sp, #20]
 8008da6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008da8:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8008dac:	9501      	str	r5, [sp, #4]
 8008dae:	4680      	mov	r8, r0
 8008db0:	6a35      	ldr	r5, [r6, #32]
 8008db2:	6918      	ldr	r0, [r3, #16]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	9304      	str	r3, [sp, #16]
 8008db8:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8008dbc:	68a3      	ldr	r3, [r4, #8]
 8008dbe:	9502      	str	r5, [sp, #8]
 8008dc0:	68e4      	ldr	r4, [r4, #12]
 8008dc2:	2a00      	cmp	r2, #0
 8008dc4:	f000 808c 	beq.w	8008ee0 <D48_1CH_HTONS_VOL_HP+0x14c>
 8008dc8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008dcc:	4d45      	ldr	r5, [pc, #276]	; (8008ee4 <D48_1CH_HTONS_VOL_HP+0x150>)
 8008dce:	9203      	str	r2, [sp, #12]
 8008dd0:	468c      	mov	ip, r1
 8008dd2:	e898 0044 	ldmia.w	r8, {r2, r6}
 8008dd6:	f108 0806 	add.w	r8, r8, #6
 8008dda:	ba52      	rev16	r2, r2
 8008ddc:	ba76      	rev16	r6, r6
 8008dde:	b2d7      	uxtb	r7, r2
 8008de0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008de4:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8008de8:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8008dec:	f3c2 4707 	ubfx	r7, r2, #16, #8
 8008df0:	0e12      	lsrs	r2, r2, #24
 8008df2:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 8008df6:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 8008dfa:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8008dfe:	fa5f fb86 	uxtb.w	fp, r6
 8008e02:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8008e06:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8008e0a:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 8008e0e:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 8008e12:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 8008e16:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8008e1a:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8008e1e:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8008e22:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008e26:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008e2a:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 8008e2e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008e32:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008e36:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008e3a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8008e3e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8008e42:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 8008e46:	4a28      	ldr	r2, [pc, #160]	; (8008ee8 <D48_1CH_HTONS_VOL_HP+0x154>)
 8008e48:	fb2a 4202 	smlad	r2, sl, r2, r4
 8008e4c:	4927      	ldr	r1, [pc, #156]	; (8008eec <D48_1CH_HTONS_VOL_HP+0x158>)
 8008e4e:	fb27 2201 	smlad	r2, r7, r1, r2
 8008e52:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8008e56:	fb26 2201 	smlad	r2, r6, r1, r2
 8008e5a:	4925      	ldr	r1, [pc, #148]	; (8008ef0 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8008e5c:	fb2a 3401 	smlad	r4, sl, r1, r3
 8008e60:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8008e64:	fb27 4403 	smlad	r4, r7, r3, r4
 8008e68:	4b22      	ldr	r3, [pc, #136]	; (8008ef4 <D48_1CH_HTONS_VOL_HP+0x160>)
 8008e6a:	fb26 4403 	smlad	r4, r6, r3, r4
 8008e6e:	2101      	movs	r1, #1
 8008e70:	fb2a fa01 	smuad	sl, sl, r1
 8008e74:	4b20      	ldr	r3, [pc, #128]	; (8008ef8 <D48_1CH_HTONS_VOL_HP+0x164>)
 8008e76:	fb27 a703 	smlad	r7, r7, r3, sl
 8008e7a:	4b20      	ldr	r3, [pc, #128]	; (8008efc <D48_1CH_HTONS_VOL_HP+0x168>)
 8008e7c:	fb26 7303 	smlad	r3, r6, r3, r7
 8008e80:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 8008e84:	9e02      	ldr	r6, [sp, #8]
 8008e86:	9f01      	ldr	r7, [sp, #4]
 8008e88:	4410      	add	r0, r2
 8008e8a:	eba0 0009 	sub.w	r0, r0, r9
 8008e8e:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 8008e92:	fba0 0106 	umull	r0, r1, r0, r6
 8008e96:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008e9a:	fb06 110a 	mla	r1, r6, sl, r1
 8008e9e:	f141 0100 	adc.w	r1, r1, #0
 8008ea2:	0308      	lsls	r0, r1, #12
 8008ea4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8008ea8:	f04f 0a00 	mov.w	sl, #0
 8008eac:	fbc0 9a07 	smlal	r9, sl, r0, r7
 8008eb0:	4657      	mov	r7, sl
 8008eb2:	10b8      	asrs	r0, r7, #2
 8008eb4:	f300 000f 	ssat	r0, #16, r0
 8008eb8:	f82c 0b02 	strh.w	r0, [ip], #2
 8008ebc:	0048      	lsls	r0, r1, #1
 8008ebe:	9903      	ldr	r1, [sp, #12]
 8008ec0:	458c      	cmp	ip, r1
 8008ec2:	4691      	mov	r9, r2
 8008ec4:	d185      	bne.n	8008dd2 <D48_1CH_HTONS_VOL_HP+0x3e>
 8008ec6:	9d05      	ldr	r5, [sp, #20]
 8008ec8:	616a      	str	r2, [r5, #20]
 8008eca:	9a04      	ldr	r2, [sp, #16]
 8008ecc:	6128      	str	r0, [r5, #16]
 8008ece:	2000      	movs	r0, #0
 8008ed0:	60ab      	str	r3, [r5, #8]
 8008ed2:	60ec      	str	r4, [r5, #12]
 8008ed4:	f8c5 e01c 	str.w	lr, [r5, #28]
 8008ed8:	61aa      	str	r2, [r5, #24]
 8008eda:	b007      	add	sp, #28
 8008edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee0:	464a      	mov	r2, r9
 8008ee2:	e7f0      	b.n	8008ec6 <D48_1CH_HTONS_VOL_HP+0x132>
 8008ee4:	20000000 	.word	0x20000000
 8008ee8:	000f000a 	.word	0x000f000a
 8008eec:	00060003 	.word	0x00060003
 8008ef0:	00150019 	.word	0x00150019
 8008ef4:	00190015 	.word	0x00190015
 8008ef8:	00030006 	.word	0x00030006
 8008efc:	000a000f 	.word	0x000a000f

08008f00 <D64_1CH_HTONS_VOL_HP>:
 8008f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	b089      	sub	sp, #36	; 0x24
 8008f06:	4614      	mov	r4, r2
 8008f08:	9207      	str	r2, [sp, #28]
 8008f0a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008f0c:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8008f10:	f8d2 8014 	ldr.w	r8, [r2, #20]
 8008f14:	6992      	ldr	r2, [r2, #24]
 8008f16:	9206      	str	r2, [sp, #24]
 8008f18:	68e2      	ldr	r2, [r4, #12]
 8008f1a:	9201      	str	r2, [sp, #4]
 8008f1c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008f1e:	9203      	str	r2, [sp, #12]
 8008f20:	6a22      	ldr	r2, [r4, #32]
 8008f22:	69e5      	ldr	r5, [r4, #28]
 8008f24:	68a6      	ldr	r6, [r4, #8]
 8008f26:	9204      	str	r2, [sp, #16]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	f000 80b0 	beq.w	800908e <D64_1CH_HTONS_VOL_HP+0x18e>
 8008f2e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8008f32:	4f58      	ldr	r7, [pc, #352]	; (8009094 <D64_1CH_HTONS_VOL_HP+0x194>)
 8008f34:	9305      	str	r3, [sp, #20]
 8008f36:	9102      	str	r1, [sp, #8]
 8008f38:	f850 2b08 	ldr.w	r2, [r0], #8
 8008f3c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008f40:	ba52      	rev16	r2, r2
 8008f42:	fa93 f993 	rev16.w	r9, r3
 8008f46:	b2d4      	uxtb	r4, r2
 8008f48:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8008f4c:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8008f50:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8008f54:	9901      	ldr	r1, [sp, #4]
 8008f56:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8008f5a:	0e12      	lsrs	r2, r2, #24
 8008f5c:	44ab      	add	fp, r5
 8008f5e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008f62:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 8008f66:	fa5f f289 	uxtb.w	r2, r9
 8008f6a:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 8008f6e:	f3c9 2307 	ubfx	r3, r9, #8, #8
 8008f72:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 8008f76:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8008f7a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8008f7e:	f3c9 4507 	ubfx	r5, r9, #16, #8
 8008f82:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 8008f86:	ea4f 6919 	mov.w	r9, r9, lsr #24
 8008f8a:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8008f8e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 8008f92:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 8008f96:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8008f9a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008f9e:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 8008fa2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008fa6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8008faa:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008fae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fb2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008fb6:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 8008fba:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008fbe:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 8008fc2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008fc6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8008fca:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8008fce:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008fd2:	ea4f 2599 	mov.w	r5, r9, lsr #10
 8008fd6:	4b30      	ldr	r3, [pc, #192]	; (8009098 <D64_1CH_HTONS_VOL_HP+0x198>)
 8008fd8:	fb2b 1303 	smlad	r3, fp, r3, r1
 8008fdc:	492f      	ldr	r1, [pc, #188]	; (800909c <D64_1CH_HTONS_VOL_HP+0x19c>)
 8008fde:	fb24 3301 	smlad	r3, r4, r1, r3
 8008fe2:	492f      	ldr	r1, [pc, #188]	; (80090a0 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8008fe4:	fb22 3301 	smlad	r3, r2, r1, r3
 8008fe8:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8008fec:	fb2e 390a 	smlad	r9, lr, sl, r3
 8008ff0:	4b2c      	ldr	r3, [pc, #176]	; (80090a4 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 8008ff2:	fb2b 6603 	smlad	r6, fp, r3, r6
 8008ff6:	fb2e 6613 	smladx	r6, lr, r3, r6
 8008ffa:	4b2b      	ldr	r3, [pc, #172]	; (80090a8 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 8008ffc:	fb24 6603 	smlad	r6, r4, r3, r6
 8009000:	fb22 6313 	smladx	r3, r2, r3, r6
 8009004:	f04f 0a01 	mov.w	sl, #1
 8009008:	9301      	str	r3, [sp, #4]
 800900a:	fb2b fb0a 	smuad	fp, fp, sl
 800900e:	4b27      	ldr	r3, [pc, #156]	; (80090ac <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8009010:	fb24 ba03 	smlad	sl, r4, r3, fp
 8009014:	4b26      	ldr	r3, [pc, #152]	; (80090b0 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 8009016:	fb22 a203 	smlad	r2, r2, r3, sl
 800901a:	4b26      	ldr	r3, [pc, #152]	; (80090b4 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800901c:	fb2e 2603 	smlad	r6, lr, r3, r2
 8009020:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 8009024:	eb0a 020c 	add.w	r2, sl, ip
 8009028:	9c04      	ldr	r4, [sp, #16]
 800902a:	9903      	ldr	r1, [sp, #12]
 800902c:	eba2 0208 	sub.w	r2, r2, r8
 8009030:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8009034:	fba2 2304 	umull	r2, r3, r2, r4
 8009038:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800903c:	fb04 3309 	mla	r3, r4, r9, r3
 8009040:	f143 0300 	adc.w	r3, r3, #0
 8009044:	02da      	lsls	r2, r3, #11
 8009046:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800904a:	f04f 0900 	mov.w	r9, #0
 800904e:	fbc1 8902 	smlal	r8, r9, r1, r2
 8009052:	9902      	ldr	r1, [sp, #8]
 8009054:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8009058:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800905c:	f302 020f 	ssat	r2, #16, r2
 8009060:	9b05      	ldr	r3, [sp, #20]
 8009062:	f821 2b02 	strh.w	r2, [r1], #2
 8009066:	4299      	cmp	r1, r3
 8009068:	9102      	str	r1, [sp, #8]
 800906a:	46d0      	mov	r8, sl
 800906c:	f47f af64 	bne.w	8008f38 <D64_1CH_HTONS_VOL_HP+0x38>
 8009070:	9a07      	ldr	r2, [sp, #28]
 8009072:	9901      	ldr	r1, [sp, #4]
 8009074:	60d1      	str	r1, [r2, #12]
 8009076:	9906      	ldr	r1, [sp, #24]
 8009078:	6096      	str	r6, [r2, #8]
 800907a:	2000      	movs	r0, #0
 800907c:	61d5      	str	r5, [r2, #28]
 800907e:	f8c2 c010 	str.w	ip, [r2, #16]
 8009082:	f8c2 a014 	str.w	sl, [r2, #20]
 8009086:	6191      	str	r1, [r2, #24]
 8009088:	b009      	add	sp, #36	; 0x24
 800908a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800908e:	46c2      	mov	sl, r8
 8009090:	4622      	mov	r2, r4
 8009092:	e7ee      	b.n	8009072 <D64_1CH_HTONS_VOL_HP+0x172>
 8009094:	20000000 	.word	0x20000000
 8009098:	001c0015 	.word	0x001c0015
 800909c:	000f000a 	.word	0x000f000a
 80090a0:	00060003 	.word	0x00060003
 80090a4:	0024002a 	.word	0x0024002a
 80090a8:	002e0030 	.word	0x002e0030
 80090ac:	00030006 	.word	0x00030006
 80090b0:	000a000f 	.word	0x000a000f
 80090b4:	0015001c 	.word	0x0015001c

080090b8 <D80_1CH_HTONS_VOL_HP>:
 80090b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090bc:	4613      	mov	r3, r2
 80090be:	b089      	sub	sp, #36	; 0x24
 80090c0:	4686      	mov	lr, r0
 80090c2:	6918      	ldr	r0, [r3, #16]
 80090c4:	9000      	str	r0, [sp, #0]
 80090c6:	4618      	mov	r0, r3
 80090c8:	461c      	mov	r4, r3
 80090ca:	695b      	ldr	r3, [r3, #20]
 80090cc:	9302      	str	r3, [sp, #8]
 80090ce:	6983      	ldr	r3, [r0, #24]
 80090d0:	9306      	str	r3, [sp, #24]
 80090d2:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80090d6:	69c3      	ldr	r3, [r0, #28]
 80090d8:	68c0      	ldr	r0, [r0, #12]
 80090da:	9207      	str	r2, [sp, #28]
 80090dc:	9001      	str	r0, [sp, #4]
 80090de:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80090e0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80090e2:	9003      	str	r0, [sp, #12]
 80090e4:	6a20      	ldr	r0, [r4, #32]
 80090e6:	9004      	str	r0, [sp, #16]
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	f000 80d2 	beq.w	8009292 <D80_1CH_HTONS_VOL_HP+0x1da>
 80090ee:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80090f2:	4869      	ldr	r0, [pc, #420]	; (8009298 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 80090f4:	9205      	str	r2, [sp, #20]
 80090f6:	461c      	mov	r4, r3
 80090f8:	f8de 5000 	ldr.w	r5, [lr]
 80090fc:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009100:	f8de 3008 	ldr.w	r3, [lr, #8]
 8009104:	f10e 0e0a 	add.w	lr, lr, #10
 8009108:	ba6d      	rev16	r5, r5
 800910a:	ba52      	rev16	r2, r2
 800910c:	fa93 fb93 	rev16.w	fp, r3
 8009110:	b2ee      	uxtb	r6, r5
 8009112:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8009116:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800911a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800911e:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8009122:	eb04 0a07 	add.w	sl, r4, r7
 8009126:	0e2d      	lsrs	r5, r5, #24
 8009128:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800912c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8009130:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8009134:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8009138:	b2d5      	uxtb	r5, r2
 800913a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800913e:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8009142:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8009146:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800914a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800914e:	0e12      	lsrs	r2, r2, #24
 8009150:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8009154:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8009158:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800915c:	fa5f f48b 	uxtb.w	r4, fp
 8009160:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009164:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8009168:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800916c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8009170:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 8009174:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8009178:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800917c:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 8009180:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009184:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009188:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800918c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009190:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009194:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009198:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800919c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091a0:	f3cb 0609 	ubfx	r6, fp, #0, #10
 80091a4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80091a8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80091ac:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80091b0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80091b4:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 80091b8:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80091bc:	ea4f 249b 	mov.w	r4, fp, lsr #10
 80091c0:	4d36      	ldr	r5, [pc, #216]	; (800929c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80091c2:	9f01      	ldr	r7, [sp, #4]
 80091c4:	fb23 7505 	smlad	r5, r3, r5, r7
 80091c8:	4f35      	ldr	r7, [pc, #212]	; (80092a0 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 80091ca:	fb29 5507 	smlad	r5, r9, r7, r5
 80091ce:	4f35      	ldr	r7, [pc, #212]	; (80092a4 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 80091d0:	fb28 5507 	smlad	r5, r8, r7, r5
 80091d4:	4f34      	ldr	r7, [pc, #208]	; (80092a8 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 80091d6:	fb22 5507 	smlad	r5, r2, r7, r5
 80091da:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 80091de:	fb26 5b0a 	smlad	fp, r6, sl, r5
 80091e2:	4d32      	ldr	r5, [pc, #200]	; (80092ac <D80_1CH_HTONS_VOL_HP+0x1f4>)
 80091e4:	fb23 cc05 	smlad	ip, r3, r5, ip
 80091e8:	4d31      	ldr	r5, [pc, #196]	; (80092b0 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 80091ea:	fb29 cc05 	smlad	ip, r9, r5, ip
 80091ee:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 80091f2:	fb28 c505 	smlad	r5, r8, r5, ip
 80091f6:	4f2f      	ldr	r7, [pc, #188]	; (80092b4 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 80091f8:	fb22 5507 	smlad	r5, r2, r7, r5
 80091fc:	4f2e      	ldr	r7, [pc, #184]	; (80092b8 <D80_1CH_HTONS_VOL_HP+0x200>)
 80091fe:	fb26 5507 	smlad	r5, r6, r7, r5
 8009202:	f04f 0a01 	mov.w	sl, #1
 8009206:	9501      	str	r5, [sp, #4]
 8009208:	fb23 fa0a 	smuad	sl, r3, sl
 800920c:	4b2b      	ldr	r3, [pc, #172]	; (80092bc <D80_1CH_HTONS_VOL_HP+0x204>)
 800920e:	fb29 a903 	smlad	r9, r9, r3, sl
 8009212:	4d2b      	ldr	r5, [pc, #172]	; (80092c0 <D80_1CH_HTONS_VOL_HP+0x208>)
 8009214:	fb28 9805 	smlad	r8, r8, r5, r9
 8009218:	4d2a      	ldr	r5, [pc, #168]	; (80092c4 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800921a:	fb22 8205 	smlad	r2, r2, r5, r8
 800921e:	4b2a      	ldr	r3, [pc, #168]	; (80092c8 <D80_1CH_HTONS_VOL_HP+0x210>)
 8009220:	fb26 2c03 	smlad	ip, r6, r3, r2
 8009224:	9b00      	ldr	r3, [sp, #0]
 8009226:	9d04      	ldr	r5, [sp, #16]
 8009228:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800922c:	4453      	add	r3, sl
 800922e:	461a      	mov	r2, r3
 8009230:	9b02      	ldr	r3, [sp, #8]
 8009232:	f8cd a008 	str.w	sl, [sp, #8]
 8009236:	1ad2      	subs	r2, r2, r3
 8009238:	17d7      	asrs	r7, r2, #31
 800923a:	fba2 2305 	umull	r2, r3, r2, r5
 800923e:	fb05 3307 	mla	r3, r5, r7, r3
 8009242:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009246:	f143 0300 	adc.w	r3, r3, #0
 800924a:	9d03      	ldr	r5, [sp, #12]
 800924c:	029a      	lsls	r2, r3, #10
 800924e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009252:	2700      	movs	r7, #0
 8009254:	005b      	lsls	r3, r3, #1
 8009256:	fbc5 6702 	smlal	r6, r7, r5, r2
 800925a:	10ba      	asrs	r2, r7, #2
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	f302 020f 	ssat	r2, #16, r2
 8009262:	9b05      	ldr	r3, [sp, #20]
 8009264:	f821 2b02 	strh.w	r2, [r1], #2
 8009268:	4299      	cmp	r1, r3
 800926a:	f47f af45 	bne.w	80090f8 <D80_1CH_HTONS_VOL_HP+0x40>
 800926e:	4623      	mov	r3, r4
 8009270:	9907      	ldr	r1, [sp, #28]
 8009272:	9801      	ldr	r0, [sp, #4]
 8009274:	60c8      	str	r0, [r1, #12]
 8009276:	9a00      	ldr	r2, [sp, #0]
 8009278:	f8c1 c008 	str.w	ip, [r1, #8]
 800927c:	4608      	mov	r0, r1
 800927e:	61cb      	str	r3, [r1, #28]
 8009280:	610a      	str	r2, [r1, #16]
 8009282:	f8c1 a014 	str.w	sl, [r1, #20]
 8009286:	9906      	ldr	r1, [sp, #24]
 8009288:	6181      	str	r1, [r0, #24]
 800928a:	2000      	movs	r0, #0
 800928c:	b009      	add	sp, #36	; 0x24
 800928e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009292:	f8dd a008 	ldr.w	sl, [sp, #8]
 8009296:	e7eb      	b.n	8009270 <D80_1CH_HTONS_VOL_HP+0x1b8>
 8009298:	20000000 	.word	0x20000000
 800929c:	002d0024 	.word	0x002d0024
 80092a0:	001c0015 	.word	0x001c0015
 80092a4:	000f000a 	.word	0x000f000a
 80092a8:	00060003 	.word	0x00060003
 80092ac:	0037003f 	.word	0x0037003f
 80092b0:	00450049 	.word	0x00450049
 80092b4:	00490045 	.word	0x00490045
 80092b8:	003f0037 	.word	0x003f0037
 80092bc:	00030006 	.word	0x00030006
 80092c0:	000a000f 	.word	0x000a000f
 80092c4:	0015001c 	.word	0x0015001c
 80092c8:	0024002d 	.word	0x0024002d

080092cc <D128_1CH_HTONS_VOL_HP>:
 80092cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d0:	b093      	sub	sp, #76	; 0x4c
 80092d2:	4614      	mov	r4, r2
 80092d4:	9211      	str	r2, [sp, #68]	; 0x44
 80092d6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80092d8:	6912      	ldr	r2, [r2, #16]
 80092da:	9203      	str	r2, [sp, #12]
 80092dc:	4622      	mov	r2, r4
 80092de:	4615      	mov	r5, r2
 80092e0:	6964      	ldr	r4, [r4, #20]
 80092e2:	9406      	str	r4, [sp, #24]
 80092e4:	4614      	mov	r4, r2
 80092e6:	6992      	ldr	r2, [r2, #24]
 80092e8:	9210      	str	r2, [sp, #64]	; 0x40
 80092ea:	68ea      	ldr	r2, [r5, #12]
 80092ec:	9204      	str	r2, [sp, #16]
 80092ee:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80092f0:	69e6      	ldr	r6, [r4, #28]
 80092f2:	920d      	str	r2, [sp, #52]	; 0x34
 80092f4:	68a4      	ldr	r4, [r4, #8]
 80092f6:	6a2a      	ldr	r2, [r5, #32]
 80092f8:	9405      	str	r4, [sp, #20]
 80092fa:	920e      	str	r2, [sp, #56]	; 0x38
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f000 8145 	beq.w	800958c <D128_1CH_HTONS_VOL_HP+0x2c0>
 8009302:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009306:	930f      	str	r3, [sp, #60]	; 0x3c
 8009308:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 80095e8 <D128_1CH_HTONS_VOL_HP+0x31c>
 800930c:	9107      	str	r1, [sp, #28]
 800930e:	f100 0310 	add.w	r3, r0, #16
 8009312:	4699      	mov	r9, r3
 8009314:	f1a9 0110 	sub.w	r1, r9, #16
 8009318:	c90e      	ldmia	r1, {r1, r2, r3}
 800931a:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800931e:	ba49      	rev16	r1, r1
 8009320:	ba52      	rev16	r2, r2
 8009322:	ba5b      	rev16	r3, r3
 8009324:	fa90 fa90 	rev16.w	sl, r0
 8009328:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800932c:	b2cc      	uxtb	r4, r1
 800932e:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8009332:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8009336:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800933a:	0e09      	lsrs	r1, r1, #24
 800933c:	4426      	add	r6, r4
 800933e:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8009342:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8009346:	b2d0      	uxtb	r0, r2
 8009348:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800934c:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8009350:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009354:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8009358:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800935c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8009360:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8009364:	0e12      	lsrs	r2, r2, #24
 8009366:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800936a:	9701      	str	r7, [sp, #4]
 800936c:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8009370:	4627      	mov	r7, r4
 8009372:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8009376:	9702      	str	r7, [sp, #8]
 8009378:	b2da      	uxtb	r2, r3
 800937a:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800937e:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 8009382:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8009386:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800938a:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800938e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009392:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8009396:	0e1b      	lsrs	r3, r3, #24
 8009398:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800939c:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 80093a0:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 80093a4:	fa5f f38a 	uxtb.w	r3, sl
 80093a8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80093ac:	960a      	str	r6, [sp, #40]	; 0x28
 80093ae:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80093b2:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80093b6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80093ba:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80093be:	950b      	str	r5, [sp, #44]	; 0x2c
 80093c0:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80093c4:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80093c8:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80093cc:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 80093d0:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 80093d4:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 80093d8:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80093dc:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 80093e0:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 80093e4:	9308      	str	r3, [sp, #32]
 80093e6:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80093ea:	9b01      	ldr	r3, [sp, #4]
 80093ec:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80093f0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80093f4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80093f8:	9b02      	ldr	r3, [sp, #8]
 80093fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093fe:	9302      	str	r3, [sp, #8]
 8009400:	9b08      	ldr	r3, [sp, #32]
 8009402:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009406:	9308      	str	r3, [sp, #32]
 8009408:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800940a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800940e:	950c      	str	r5, [sp, #48]	; 0x30
 8009410:	461d      	mov	r5, r3
 8009412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009414:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009418:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800941c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8009420:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8009424:	9301      	str	r3, [sp, #4]
 8009426:	9b02      	ldr	r3, [sp, #8]
 8009428:	9202      	str	r2, [sp, #8]
 800942a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800942c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800942e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009432:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009436:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800943a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800943e:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8009442:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009446:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800944a:	9b08      	ldr	r3, [sp, #32]
 800944c:	9f01      	ldr	r7, [sp, #4]
 800944e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009452:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009456:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800945a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800945e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009462:	46be      	mov	lr, r7
 8009464:	0a96      	lsrs	r6, r2, #10
 8009466:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800946a:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800946e:	4f49      	ldr	r7, [pc, #292]	; (8009594 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8009470:	9a04      	ldr	r2, [sp, #16]
 8009472:	fb2e 2e07 	smlad	lr, lr, r7, r2
 8009476:	4a48      	ldr	r2, [pc, #288]	; (8009598 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 8009478:	fb2a ee02 	smlad	lr, sl, r2, lr
 800947c:	4a47      	ldr	r2, [pc, #284]	; (800959c <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800947e:	fb21 ee02 	smlad	lr, r1, r2, lr
 8009482:	4a47      	ldr	r2, [pc, #284]	; (80095a0 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8009484:	fb24 ee02 	smlad	lr, r4, r2, lr
 8009488:	4a46      	ldr	r2, [pc, #280]	; (80095a4 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800948a:	9f02      	ldr	r7, [sp, #8]
 800948c:	fb27 ee02 	smlad	lr, r7, r2, lr
 8009490:	4a45      	ldr	r2, [pc, #276]	; (80095a8 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8009492:	fb20 ee02 	smlad	lr, r0, r2, lr
 8009496:	4a45      	ldr	r2, [pc, #276]	; (80095ac <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8009498:	fb23 e702 	smlad	r7, r3, r2, lr
 800949c:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 80094a0:	fb25 7e0e 	smlad	lr, r5, lr, r7
 80094a4:	9f01      	ldr	r7, [sp, #4]
 80094a6:	4a42      	ldr	r2, [pc, #264]	; (80095b0 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 80094a8:	46bc      	mov	ip, r7
 80094aa:	9f05      	ldr	r7, [sp, #20]
 80094ac:	fb2c 7c02 	smlad	ip, ip, r2, r7
 80094b0:	4a40      	ldr	r2, [pc, #256]	; (80095b4 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80094b2:	fb2a cc02 	smlad	ip, sl, r2, ip
 80094b6:	4f40      	ldr	r7, [pc, #256]	; (80095b8 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 80094b8:	fb21 cc07 	smlad	ip, r1, r7, ip
 80094bc:	4f3f      	ldr	r7, [pc, #252]	; (80095bc <D128_1CH_HTONS_VOL_HP+0x2f0>)
 80094be:	fb24 cc07 	smlad	ip, r4, r7, ip
 80094c2:	4f3f      	ldr	r7, [pc, #252]	; (80095c0 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 80094c4:	9a02      	ldr	r2, [sp, #8]
 80094c6:	fb22 cc07 	smlad	ip, r2, r7, ip
 80094ca:	4f3e      	ldr	r7, [pc, #248]	; (80095c4 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 80094cc:	fb20 cc07 	smlad	ip, r0, r7, ip
 80094d0:	4f3d      	ldr	r7, [pc, #244]	; (80095c8 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 80094d2:	fb23 c707 	smlad	r7, r3, r7, ip
 80094d6:	f8df c114 	ldr.w	ip, [pc, #276]	; 80095ec <D128_1CH_HTONS_VOL_HP+0x320>
 80094da:	fb25 720c 	smlad	r2, r5, ip, r7
 80094de:	f04f 0b01 	mov.w	fp, #1
 80094e2:	9204      	str	r2, [sp, #16]
 80094e4:	9f01      	ldr	r7, [sp, #4]
 80094e6:	fb27 fb0b 	smuad	fp, r7, fp
 80094ea:	4f38      	ldr	r7, [pc, #224]	; (80095cc <D128_1CH_HTONS_VOL_HP+0x300>)
 80094ec:	fb2a ba07 	smlad	sl, sl, r7, fp
 80094f0:	4f37      	ldr	r7, [pc, #220]	; (80095d0 <D128_1CH_HTONS_VOL_HP+0x304>)
 80094f2:	fb21 aa07 	smlad	sl, r1, r7, sl
 80094f6:	4f37      	ldr	r7, [pc, #220]	; (80095d4 <D128_1CH_HTONS_VOL_HP+0x308>)
 80094f8:	fb24 aa07 	smlad	sl, r4, r7, sl
 80094fc:	4f36      	ldr	r7, [pc, #216]	; (80095d8 <D128_1CH_HTONS_VOL_HP+0x30c>)
 80094fe:	9a02      	ldr	r2, [sp, #8]
 8009500:	fb22 a707 	smlad	r7, r2, r7, sl
 8009504:	4a35      	ldr	r2, [pc, #212]	; (80095dc <D128_1CH_HTONS_VOL_HP+0x310>)
 8009506:	fb20 7702 	smlad	r7, r0, r2, r7
 800950a:	4a35      	ldr	r2, [pc, #212]	; (80095e0 <D128_1CH_HTONS_VOL_HP+0x314>)
 800950c:	fb23 7702 	smlad	r7, r3, r2, r7
 8009510:	4b34      	ldr	r3, [pc, #208]	; (80095e4 <D128_1CH_HTONS_VOL_HP+0x318>)
 8009512:	fb25 7303 	smlad	r3, r5, r3, r7
 8009516:	9305      	str	r3, [sp, #20]
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800951c:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8009520:	4473      	add	r3, lr
 8009522:	461a      	mov	r2, r3
 8009524:	9b06      	ldr	r3, [sp, #24]
 8009526:	f8cd e018 	str.w	lr, [sp, #24]
 800952a:	1ad2      	subs	r2, r2, r3
 800952c:	17d1      	asrs	r1, r2, #31
 800952e:	fba2 2304 	umull	r2, r3, r2, r4
 8009532:	fb04 3301 	mla	r3, r4, r1, r3
 8009536:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800953a:	f143 0300 	adc.w	r3, r3, #0
 800953e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009540:	021a      	lsls	r2, r3, #8
 8009542:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8009546:	2100      	movs	r1, #0
 8009548:	fbc4 0102 	smlal	r0, r1, r4, r2
 800954c:	108a      	asrs	r2, r1, #2
 800954e:	9907      	ldr	r1, [sp, #28]
 8009550:	f302 020f 	ssat	r2, #16, r2
 8009554:	005b      	lsls	r3, r3, #1
 8009556:	f821 2b02 	strh.w	r2, [r1], #2
 800955a:	9303      	str	r3, [sp, #12]
 800955c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800955e:	9107      	str	r1, [sp, #28]
 8009560:	4299      	cmp	r1, r3
 8009562:	f109 0910 	add.w	r9, r9, #16
 8009566:	f47f aed5 	bne.w	8009314 <D128_1CH_HTONS_VOL_HP+0x48>
 800956a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800956c:	9905      	ldr	r1, [sp, #20]
 800956e:	6091      	str	r1, [r2, #8]
 8009570:	9904      	ldr	r1, [sp, #16]
 8009572:	60d1      	str	r1, [r2, #12]
 8009574:	4613      	mov	r3, r2
 8009576:	61d6      	str	r6, [r2, #28]
 8009578:	9910      	ldr	r1, [sp, #64]	; 0x40
 800957a:	9a03      	ldr	r2, [sp, #12]
 800957c:	611a      	str	r2, [r3, #16]
 800957e:	2000      	movs	r0, #0
 8009580:	f8c3 e014 	str.w	lr, [r3, #20]
 8009584:	6199      	str	r1, [r3, #24]
 8009586:	b013      	add	sp, #76	; 0x4c
 8009588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958c:	f8dd e018 	ldr.w	lr, [sp, #24]
 8009590:	e7eb      	b.n	800956a <D128_1CH_HTONS_VOL_HP+0x29e>
 8009592:	bf00      	nop
 8009594:	00780069 	.word	0x00780069
 8009598:	005b004e 	.word	0x005b004e
 800959c:	00420037 	.word	0x00420037
 80095a0:	002d0024 	.word	0x002d0024
 80095a4:	001c0015 	.word	0x001c0015
 80095a8:	000f000a 	.word	0x000f000a
 80095ac:	00060003 	.word	0x00060003
 80095b0:	00880096 	.word	0x00880096
 80095b4:	00a200ac 	.word	0x00a200ac
 80095b8:	00b400ba 	.word	0x00b400ba
 80095bc:	00be00c0 	.word	0x00be00c0
 80095c0:	00c000be 	.word	0x00c000be
 80095c4:	00ba00b4 	.word	0x00ba00b4
 80095c8:	00ac00a2 	.word	0x00ac00a2
 80095cc:	00030006 	.word	0x00030006
 80095d0:	000a000f 	.word	0x000a000f
 80095d4:	0015001c 	.word	0x0015001c
 80095d8:	0024002d 	.word	0x0024002d
 80095dc:	00370042 	.word	0x00370042
 80095e0:	004e005b 	.word	0x004e005b
 80095e4:	00690078 	.word	0x00690078
 80095e8:	20000000 	.word	0x20000000
 80095ec:	00960088 	.word	0x00960088

080095f0 <PDM_Filter_Init>:
 80095f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f2:	2240      	movs	r2, #64	; 0x40
 80095f4:	4604      	mov	r4, r0
 80095f6:	2100      	movs	r1, #0
 80095f8:	300c      	adds	r0, #12
 80095fa:	f000 f9cf 	bl	800999c <memset>
 80095fe:	493b      	ldr	r1, [pc, #236]	; (80096ec <PDM_Filter_Init+0xfc>)
 8009600:	483b      	ldr	r0, [pc, #236]	; (80096f0 <PDM_Filter_Init+0x100>)
 8009602:	f000 f98d 	bl	8009920 <CRC_Lock>
 8009606:	8822      	ldrh	r2, [r4, #0]
 8009608:	8963      	ldrh	r3, [r4, #10]
 800960a:	4938      	ldr	r1, [pc, #224]	; (80096ec <PDM_Filter_Init+0xfc>)
 800960c:	8925      	ldrh	r5, [r4, #8]
 800960e:	86a3      	strh	r3, [r4, #52]	; 0x34
 8009610:	2801      	cmp	r0, #1
 8009612:	f04f 0300 	mov.w	r3, #0
 8009616:	bf18      	it	ne
 8009618:	2100      	movne	r1, #0
 800961a:	2a01      	cmp	r2, #1
 800961c:	6461      	str	r1, [r4, #68]	; 0x44
 800961e:	86e5      	strh	r5, [r4, #54]	; 0x36
 8009620:	61a3      	str	r3, [r4, #24]
 8009622:	6123      	str	r3, [r4, #16]
 8009624:	6163      	str	r3, [r4, #20]
 8009626:	60e3      	str	r3, [r4, #12]
 8009628:	6263      	str	r3, [r4, #36]	; 0x24
 800962a:	61e3      	str	r3, [r4, #28]
 800962c:	6223      	str	r3, [r4, #32]
 800962e:	6423      	str	r3, [r4, #64]	; 0x40
 8009630:	d918      	bls.n	8009664 <PDM_Filter_Init+0x74>
 8009632:	2003      	movs	r0, #3
 8009634:	2302      	movs	r3, #2
 8009636:	8862      	ldrh	r2, [r4, #2]
 8009638:	2a01      	cmp	r2, #1
 800963a:	d91d      	bls.n	8009678 <PDM_Filter_Init+0x88>
 800963c:	2140      	movs	r1, #64	; 0x40
 800963e:	2300      	movs	r3, #0
 8009640:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8009642:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8009646:	6862      	ldr	r2, [r4, #4]
 8009648:	bf04      	itt	eq
 800964a:	6421      	streq	r1, [r4, #64]	; 0x40
 800964c:	460b      	moveq	r3, r1
 800964e:	b11a      	cbz	r2, 8009658 <PDM_Filter_Init+0x68>
 8009650:	f043 0310 	orr.w	r3, r3, #16
 8009654:	6423      	str	r3, [r4, #64]	; 0x40
 8009656:	62e2      	str	r2, [r4, #44]	; 0x2c
 8009658:	2200      	movs	r2, #0
 800965a:	8722      	strh	r2, [r4, #56]	; 0x38
 800965c:	b908      	cbnz	r0, 8009662 <PDM_Filter_Init+0x72>
 800965e:	3380      	adds	r3, #128	; 0x80
 8009660:	6423      	str	r3, [r4, #64]	; 0x40
 8009662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009664:	4d23      	ldr	r5, [pc, #140]	; (80096f4 <PDM_Filter_Init+0x104>)
 8009666:	d010      	beq.n	800968a <PDM_Filter_Init+0x9a>
 8009668:	782a      	ldrb	r2, [r5, #0]
 800966a:	2a01      	cmp	r2, #1
 800966c:	d027      	beq.n	80096be <PDM_Filter_Init+0xce>
 800966e:	8862      	ldrh	r2, [r4, #2]
 8009670:	2a01      	cmp	r2, #1
 8009672:	f04f 0001 	mov.w	r0, #1
 8009676:	d8e1      	bhi.n	800963c <PDM_Filter_Init+0x4c>
 8009678:	d001      	beq.n	800967e <PDM_Filter_Init+0x8e>
 800967a:	4618      	mov	r0, r3
 800967c:	e7de      	b.n	800963c <PDM_Filter_Init+0x4c>
 800967e:	2220      	movs	r2, #32
 8009680:	4618      	mov	r0, r3
 8009682:	6422      	str	r2, [r4, #64]	; 0x40
 8009684:	4613      	mov	r3, r2
 8009686:	2160      	movs	r1, #96	; 0x60
 8009688:	e7da      	b.n	8009640 <PDM_Filter_Init+0x50>
 800968a:	7829      	ldrb	r1, [r5, #0]
 800968c:	2900      	cmp	r1, #0
 800968e:	d1ee      	bne.n	800966e <PDM_Filter_Init+0x7e>
 8009690:	4919      	ldr	r1, [pc, #100]	; (80096f8 <PDM_Filter_Init+0x108>)
 8009692:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8009700 <PDM_Filter_Init+0x110>
 8009696:	4f19      	ldr	r7, [pc, #100]	; (80096fc <PDM_Filter_Init+0x10c>)
 8009698:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800969c:	684a      	ldr	r2, [r1, #4]
 800969e:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80096a2:	ea02 0007 	and.w	r0, r2, r7
 80096a6:	4303      	orrs	r3, r0
 80096a8:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80096ac:	4413      	add	r3, r2
 80096ae:	f841 3f04 	str.w	r3, [r1, #4]!
 80096b2:	428e      	cmp	r6, r1
 80096b4:	d1f2      	bne.n	800969c <PDM_Filter_Init+0xac>
 80096b6:	2001      	movs	r0, #1
 80096b8:	7028      	strb	r0, [r5, #0]
 80096ba:	2300      	movs	r3, #0
 80096bc:	e7bb      	b.n	8009636 <PDM_Filter_Init+0x46>
 80096be:	490e      	ldr	r1, [pc, #56]	; (80096f8 <PDM_Filter_Init+0x108>)
 80096c0:	f8df e03c 	ldr.w	lr, [pc, #60]	; 8009700 <PDM_Filter_Init+0x110>
 80096c4:	4f0d      	ldr	r7, [pc, #52]	; (80096fc <PDM_Filter_Init+0x10c>)
 80096c6:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80096ca:	684a      	ldr	r2, [r1, #4]
 80096cc:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80096d0:	ea02 0007 	and.w	r0, r2, r7
 80096d4:	4303      	orrs	r3, r0
 80096d6:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80096da:	4413      	add	r3, r2
 80096dc:	f841 3f04 	str.w	r3, [r1, #4]!
 80096e0:	428e      	cmp	r6, r1
 80096e2:	d1f2      	bne.n	80096ca <PDM_Filter_Init+0xda>
 80096e4:	2300      	movs	r3, #0
 80096e6:	702b      	strb	r3, [r5, #0]
 80096e8:	e7c1      	b.n	800966e <PDM_Filter_Init+0x7e>
 80096ea:	bf00      	nop
 80096ec:	b5e8b5cd 	.word	0xb5e8b5cd
 80096f0:	f407a5c2 	.word	0xf407a5c2
 80096f4:	200004b0 	.word	0x200004b0
 80096f8:	1ffffffc 	.word	0x1ffffffc
 80096fc:	000ffc00 	.word	0x000ffc00
 8009700:	3ff00000 	.word	0x3ff00000

08009704 <PDM_Filter_setConfig>:
 8009704:	4b66      	ldr	r3, [pc, #408]	; (80098a0 <PDM_Filter_setConfig+0x19c>)
 8009706:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009708:	429a      	cmp	r2, r3
 800970a:	d001      	beq.n	8009710 <PDM_Filter_setConfig+0xc>
 800970c:	2004      	movs	r0, #4
 800970e:	4770      	bx	lr
 8009710:	b530      	push	{r4, r5, lr}
 8009712:	880a      	ldrh	r2, [r1, #0]
 8009714:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009716:	ed2d 8b04 	vpush	{d8-d9}
 800971a:	4604      	mov	r4, r0
 800971c:	460d      	mov	r5, r1
 800971e:	1e51      	subs	r1, r2, #1
 8009720:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 8009724:	2906      	cmp	r1, #6
 8009726:	b083      	sub	sp, #12
 8009728:	6420      	str	r0, [r4, #64]	; 0x40
 800972a:	d91a      	bls.n	8009762 <PDM_Filter_setConfig+0x5e>
 800972c:	2008      	movs	r0, #8
 800972e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8009732:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009736:	4299      	cmp	r1, r3
 8009738:	d07e      	beq.n	8009838 <PDM_Filter_setConfig+0x134>
 800973a:	f113 0f0c 	cmn.w	r3, #12
 800973e:	da2a      	bge.n	8009796 <PDM_Filter_setConfig+0x92>
 8009740:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8009744:	3040      	adds	r0, #64	; 0x40
 8009746:	80ab      	strh	r3, [r5, #4]
 8009748:	8622      	strh	r2, [r4, #48]	; 0x30
 800974a:	886b      	ldrh	r3, [r5, #2]
 800974c:	8663      	strh	r3, [r4, #50]	; 0x32
 800974e:	b920      	cbnz	r0, 800975a <PDM_Filter_setConfig+0x56>
 8009750:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009756:	6423      	str	r3, [r4, #64]	; 0x40
 8009758:	2000      	movs	r0, #0
 800975a:	b003      	add	sp, #12
 800975c:	ecbd 8b04 	vpop	{d8-d9}
 8009760:	bd30      	pop	{r4, r5, pc}
 8009762:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8009764:	4291      	cmp	r1, r2
 8009766:	d06c      	beq.n	8009842 <PDM_Filter_setConfig+0x13e>
 8009768:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800976c:	f023 0301 	bic.w	r3, r3, #1
 8009770:	4313      	orrs	r3, r2
 8009772:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8009776:	6423      	str	r3, [r4, #64]	; 0x40
 8009778:	2970      	cmp	r1, #112	; 0x70
 800977a:	f003 030f 	and.w	r3, r3, #15
 800977e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009782:	d066      	beq.n	8009852 <PDM_Filter_setConfig+0x14e>
 8009784:	2b06      	cmp	r3, #6
 8009786:	f200 8089 	bhi.w	800989c <PDM_Filter_setConfig+0x198>
 800978a:	e8df f003 	tbb	[pc, r3]
 800978e:	4f52      	.short	0x4f52
 8009790:	3d43494c 	.word	0x3d43494c
 8009794:	46          	.byte	0x46
 8009795:	00          	.byte	0x00
 8009796:	2b33      	cmp	r3, #51	; 0x33
 8009798:	dc32      	bgt.n	8009800 <PDM_Filter_setConfig+0xfc>
 800979a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800979c:	f002 020f 	and.w	r2, r2, #15
 80097a0:	3a01      	subs	r2, #1
 80097a2:	2a06      	cmp	r2, #6
 80097a4:	d872      	bhi.n	800988c <PDM_Filter_setConfig+0x188>
 80097a6:	493f      	ldr	r1, [pc, #252]	; (80098a4 <PDM_Filter_setConfig+0x1a0>)
 80097a8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80097ac:	ed92 9a00 	vldr	s18, [r2]
 80097b0:	ed92 8a07 	vldr	s16, [r2, #28]
 80097b4:	9001      	str	r0, [sp, #4]
 80097b6:	ee07 3a90 	vmov	s15, r3
 80097ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097be:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80097c2:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80097c6:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80097ca:	f000 f927 	bl	8009a1c <powf>
 80097ce:	eddf 0a36 	vldr	s1, [pc, #216]	; 80098a8 <PDM_Filter_setConfig+0x1a4>
 80097d2:	eef0 8a40 	vmov.f32	s17, s0
 80097d6:	ee70 0ac9 	vsub.f32	s1, s1, s18
 80097da:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80097de:	f000 f91d 	bl	8009a1c <powf>
 80097e2:	ee28 8a28 	vmul.f32	s16, s16, s17
 80097e6:	ee28 0a00 	vmul.f32	s0, s16, s0
 80097ea:	f000 f97f 	bl	8009aec <roundf>
 80097ee:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 80097f2:	88ab      	ldrh	r3, [r5, #4]
 80097f4:	882a      	ldrh	r2, [r5, #0]
 80097f6:	9801      	ldr	r0, [sp, #4]
 80097f8:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 80097fc:	8723      	strh	r3, [r4, #56]	; 0x38
 80097fe:	e7a3      	b.n	8009748 <PDM_Filter_setConfig+0x44>
 8009800:	2333      	movs	r3, #51	; 0x33
 8009802:	3040      	adds	r0, #64	; 0x40
 8009804:	80ab      	strh	r3, [r5, #4]
 8009806:	e79f      	b.n	8009748 <PDM_Filter_setConfig+0x44>
 8009808:	4b28      	ldr	r3, [pc, #160]	; (80098ac <PDM_Filter_setConfig+0x1a8>)
 800980a:	64a3      	str	r3, [r4, #72]	; 0x48
 800980c:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009810:	2000      	movs	r0, #0
 8009812:	e792      	b.n	800973a <PDM_Filter_setConfig+0x36>
 8009814:	4b26      	ldr	r3, [pc, #152]	; (80098b0 <PDM_Filter_setConfig+0x1ac>)
 8009816:	64a3      	str	r3, [r4, #72]	; 0x48
 8009818:	e7f8      	b.n	800980c <PDM_Filter_setConfig+0x108>
 800981a:	4b26      	ldr	r3, [pc, #152]	; (80098b4 <PDM_Filter_setConfig+0x1b0>)
 800981c:	64a3      	str	r3, [r4, #72]	; 0x48
 800981e:	e7f5      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009820:	4b25      	ldr	r3, [pc, #148]	; (80098b8 <PDM_Filter_setConfig+0x1b4>)
 8009822:	64a3      	str	r3, [r4, #72]	; 0x48
 8009824:	e7f2      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009826:	4b25      	ldr	r3, [pc, #148]	; (80098bc <PDM_Filter_setConfig+0x1b8>)
 8009828:	64a3      	str	r3, [r4, #72]	; 0x48
 800982a:	e7ef      	b.n	800980c <PDM_Filter_setConfig+0x108>
 800982c:	4b24      	ldr	r3, [pc, #144]	; (80098c0 <PDM_Filter_setConfig+0x1bc>)
 800982e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009830:	e7ec      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009832:	4b24      	ldr	r3, [pc, #144]	; (80098c4 <PDM_Filter_setConfig+0x1c0>)
 8009834:	64a3      	str	r3, [r4, #72]	; 0x48
 8009836:	e7e9      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009838:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800983a:	4291      	cmp	r1, r2
 800983c:	f47f af7d 	bne.w	800973a <PDM_Filter_setConfig+0x36>
 8009840:	e783      	b.n	800974a <PDM_Filter_setConfig+0x46>
 8009842:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009846:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800984a:	4299      	cmp	r1, r3
 800984c:	d023      	beq.n	8009896 <PDM_Filter_setConfig+0x192>
 800984e:	2000      	movs	r0, #0
 8009850:	e773      	b.n	800973a <PDM_Filter_setConfig+0x36>
 8009852:	2b06      	cmp	r3, #6
 8009854:	d822      	bhi.n	800989c <PDM_Filter_setConfig+0x198>
 8009856:	e8df f003 	tbb	[pc, r3]
 800985a:	1316      	.short	0x1316
 800985c:	070a0d10 	.word	0x070a0d10
 8009860:	04          	.byte	0x04
 8009861:	00          	.byte	0x00
 8009862:	4b19      	ldr	r3, [pc, #100]	; (80098c8 <PDM_Filter_setConfig+0x1c4>)
 8009864:	64a3      	str	r3, [r4, #72]	; 0x48
 8009866:	e7d1      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009868:	4b18      	ldr	r3, [pc, #96]	; (80098cc <PDM_Filter_setConfig+0x1c8>)
 800986a:	64a3      	str	r3, [r4, #72]	; 0x48
 800986c:	e7ce      	b.n	800980c <PDM_Filter_setConfig+0x108>
 800986e:	4b18      	ldr	r3, [pc, #96]	; (80098d0 <PDM_Filter_setConfig+0x1cc>)
 8009870:	64a3      	str	r3, [r4, #72]	; 0x48
 8009872:	e7cb      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009874:	4b17      	ldr	r3, [pc, #92]	; (80098d4 <PDM_Filter_setConfig+0x1d0>)
 8009876:	64a3      	str	r3, [r4, #72]	; 0x48
 8009878:	e7c8      	b.n	800980c <PDM_Filter_setConfig+0x108>
 800987a:	4b17      	ldr	r3, [pc, #92]	; (80098d8 <PDM_Filter_setConfig+0x1d4>)
 800987c:	64a3      	str	r3, [r4, #72]	; 0x48
 800987e:	e7c5      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009880:	4b16      	ldr	r3, [pc, #88]	; (80098dc <PDM_Filter_setConfig+0x1d8>)
 8009882:	64a3      	str	r3, [r4, #72]	; 0x48
 8009884:	e7c2      	b.n	800980c <PDM_Filter_setConfig+0x108>
 8009886:	4b16      	ldr	r3, [pc, #88]	; (80098e0 <PDM_Filter_setConfig+0x1dc>)
 8009888:	64a3      	str	r3, [r4, #72]	; 0x48
 800988a:	e7bf      	b.n	800980c <PDM_Filter_setConfig+0x108>
 800988c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 80098e4 <PDM_Filter_setConfig+0x1e0>
 8009890:	eeb0 9a48 	vmov.f32	s18, s16
 8009894:	e78e      	b.n	80097b4 <PDM_Filter_setConfig+0xb0>
 8009896:	886b      	ldrh	r3, [r5, #2]
 8009898:	8663      	strh	r3, [r4, #50]	; 0x32
 800989a:	e759      	b.n	8009750 <PDM_Filter_setConfig+0x4c>
 800989c:	2000      	movs	r0, #0
 800989e:	e746      	b.n	800972e <PDM_Filter_setConfig+0x2a>
 80098a0:	b5e8b5cd 	.word	0xb5e8b5cd
 80098a4:	0800a200 	.word	0x0800a200
 80098a8:	42000000 	.word	0x42000000
 80098ac:	08007c71 	.word	0x08007c71
 80098b0:	08007b51 	.word	0x08007b51
 80098b4:	08007e01 	.word	0x08007e01
 80098b8:	08008645 	.word	0x08008645
 80098bc:	080083a5 	.word	0x080083a5
 80098c0:	08008185 	.word	0x08008185
 80098c4:	08007f99 	.word	0x08007f99
 80098c8:	08008c51 	.word	0x08008c51
 80098cc:	08008b19 	.word	0x08008b19
 80098d0:	08008a35 	.word	0x08008a35
 80098d4:	080092cd 	.word	0x080092cd
 80098d8:	080090b9 	.word	0x080090b9
 80098dc:	08008f01 	.word	0x08008f01
 80098e0:	08008d95 	.word	0x08008d95
 80098e4:	00000000 	.word	0x00000000

080098e8 <PDM_Filter>:
 80098e8:	b410      	push	{r4}
 80098ea:	4b0c      	ldr	r3, [pc, #48]	; (800991c <PDM_Filter+0x34>)
 80098ec:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80098ee:	429c      	cmp	r4, r3
 80098f0:	d003      	beq.n	80098fa <PDM_Filter+0x12>
 80098f2:	2004      	movs	r0, #4
 80098f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80098fc:	05dc      	lsls	r4, r3, #23
 80098fe:	d407      	bmi.n	8009910 <PDM_Filter+0x28>
 8009900:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009904:	bf14      	ite	ne
 8009906:	2020      	movne	r0, #32
 8009908:	2030      	moveq	r0, #48	; 0x30
 800990a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8009912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009916:	320c      	adds	r2, #12
 8009918:	4718      	bx	r3
 800991a:	bf00      	nop
 800991c:	b5e8b5cd 	.word	0xb5e8b5cd

08009920 <CRC_Lock>:
 8009920:	4a17      	ldr	r2, [pc, #92]	; (8009980 <CRC_Lock+0x60>)
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	b410      	push	{r4}
 8009926:	f023 0301 	bic.w	r3, r3, #1
 800992a:	4c16      	ldr	r4, [pc, #88]	; (8009984 <CRC_Lock+0x64>)
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	b933      	cbnz	r3, 8009940 <CRC_Lock+0x20>
 8009932:	4b15      	ldr	r3, [pc, #84]	; (8009988 <CRC_Lock+0x68>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800993a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800993e:	d00f      	beq.n	8009960 <CRC_Lock+0x40>
 8009940:	4a12      	ldr	r2, [pc, #72]	; (800998c <CRC_Lock+0x6c>)
 8009942:	2301      	movs	r3, #1
 8009944:	6013      	str	r3, [r2, #0]
 8009946:	6813      	ldr	r3, [r2, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d1fc      	bne.n	8009946 <CRC_Lock+0x26>
 800994c:	4b10      	ldr	r3, [pc, #64]	; (8009990 <CRC_Lock+0x70>)
 800994e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009952:	6018      	str	r0, [r3, #0]
 8009954:	6818      	ldr	r0, [r3, #0]
 8009956:	1a08      	subs	r0, r1, r0
 8009958:	fab0 f080 	clz	r0, r0
 800995c:	0940      	lsrs	r0, r0, #5
 800995e:	4770      	bx	lr
 8009960:	4a0c      	ldr	r2, [pc, #48]	; (8009994 <CRC_Lock+0x74>)
 8009962:	2301      	movs	r3, #1
 8009964:	6013      	str	r3, [r2, #0]
 8009966:	6813      	ldr	r3, [r2, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d1fc      	bne.n	8009966 <CRC_Lock+0x46>
 800996c:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <CRC_Lock+0x78>)
 800996e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009972:	6018      	str	r0, [r3, #0]
 8009974:	6818      	ldr	r0, [r3, #0]
 8009976:	1a40      	subs	r0, r0, r1
 8009978:	fab0 f080 	clz	r0, r0
 800997c:	0940      	lsrs	r0, r0, #5
 800997e:	4770      	bx	lr
 8009980:	e0002000 	.word	0xe0002000
 8009984:	e0042000 	.word	0xe0042000
 8009988:	5c001000 	.word	0x5c001000
 800998c:	40023008 	.word	0x40023008
 8009990:	40023000 	.word	0x40023000
 8009994:	58024c08 	.word	0x58024c08
 8009998:	58024c00 	.word	0x58024c00

0800999c <memset>:
 800999c:	4402      	add	r2, r0
 800999e:	4603      	mov	r3, r0
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d100      	bne.n	80099a6 <memset+0xa>
 80099a4:	4770      	bx	lr
 80099a6:	f803 1b01 	strb.w	r1, [r3], #1
 80099aa:	e7f9      	b.n	80099a0 <memset+0x4>

080099ac <__errno>:
 80099ac:	4b01      	ldr	r3, [pc, #4]	; (80099b4 <__errno+0x8>)
 80099ae:	6818      	ldr	r0, [r3, #0]
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop
 80099b4:	20000490 	.word	0x20000490

080099b8 <__libc_init_array>:
 80099b8:	b570      	push	{r4, r5, r6, lr}
 80099ba:	4d0d      	ldr	r5, [pc, #52]	; (80099f0 <__libc_init_array+0x38>)
 80099bc:	4c0d      	ldr	r4, [pc, #52]	; (80099f4 <__libc_init_array+0x3c>)
 80099be:	1b64      	subs	r4, r4, r5
 80099c0:	10a4      	asrs	r4, r4, #2
 80099c2:	2600      	movs	r6, #0
 80099c4:	42a6      	cmp	r6, r4
 80099c6:	d109      	bne.n	80099dc <__libc_init_array+0x24>
 80099c8:	4d0b      	ldr	r5, [pc, #44]	; (80099f8 <__libc_init_array+0x40>)
 80099ca:	4c0c      	ldr	r4, [pc, #48]	; (80099fc <__libc_init_array+0x44>)
 80099cc:	f000 fc0c 	bl	800a1e8 <_init>
 80099d0:	1b64      	subs	r4, r4, r5
 80099d2:	10a4      	asrs	r4, r4, #2
 80099d4:	2600      	movs	r6, #0
 80099d6:	42a6      	cmp	r6, r4
 80099d8:	d105      	bne.n	80099e6 <__libc_init_array+0x2e>
 80099da:	bd70      	pop	{r4, r5, r6, pc}
 80099dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80099e0:	4798      	blx	r3
 80099e2:	3601      	adds	r6, #1
 80099e4:	e7ee      	b.n	80099c4 <__libc_init_array+0xc>
 80099e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80099ea:	4798      	blx	r3
 80099ec:	3601      	adds	r6, #1
 80099ee:	e7f2      	b.n	80099d6 <__libc_init_array+0x1e>
 80099f0:	0800a2d8 	.word	0x0800a2d8
 80099f4:	0800a2d8 	.word	0x0800a2d8
 80099f8:	0800a2d8 	.word	0x0800a2d8
 80099fc:	0800a2dc 	.word	0x0800a2dc

08009a00 <memcpy>:
 8009a00:	440a      	add	r2, r1
 8009a02:	4291      	cmp	r1, r2
 8009a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a08:	d100      	bne.n	8009a0c <memcpy+0xc>
 8009a0a:	4770      	bx	lr
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a16:	4291      	cmp	r1, r2
 8009a18:	d1f9      	bne.n	8009a0e <memcpy+0xe>
 8009a1a:	bd10      	pop	{r4, pc}

08009a1c <powf>:
 8009a1c:	b508      	push	{r3, lr}
 8009a1e:	ed2d 8b04 	vpush	{d8-d9}
 8009a22:	eeb0 8a60 	vmov.f32	s16, s1
 8009a26:	eeb0 9a40 	vmov.f32	s18, s0
 8009a2a:	f000 f883 	bl	8009b34 <__ieee754_powf>
 8009a2e:	eeb4 8a48 	vcmp.f32	s16, s16
 8009a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a36:	eef0 8a40 	vmov.f32	s17, s0
 8009a3a:	d63e      	bvs.n	8009aba <powf+0x9e>
 8009a3c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8009a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a44:	d112      	bne.n	8009a6c <powf+0x50>
 8009a46:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a4e:	d039      	beq.n	8009ac4 <powf+0xa8>
 8009a50:	eeb0 0a48 	vmov.f32	s0, s16
 8009a54:	f000 f839 	bl	8009aca <finitef>
 8009a58:	b378      	cbz	r0, 8009aba <powf+0x9e>
 8009a5a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a62:	d52a      	bpl.n	8009aba <powf+0x9e>
 8009a64:	f7ff ffa2 	bl	80099ac <__errno>
 8009a68:	2322      	movs	r3, #34	; 0x22
 8009a6a:	e014      	b.n	8009a96 <powf+0x7a>
 8009a6c:	f000 f82d 	bl	8009aca <finitef>
 8009a70:	b998      	cbnz	r0, 8009a9a <powf+0x7e>
 8009a72:	eeb0 0a49 	vmov.f32	s0, s18
 8009a76:	f000 f828 	bl	8009aca <finitef>
 8009a7a:	b170      	cbz	r0, 8009a9a <powf+0x7e>
 8009a7c:	eeb0 0a48 	vmov.f32	s0, s16
 8009a80:	f000 f823 	bl	8009aca <finitef>
 8009a84:	b148      	cbz	r0, 8009a9a <powf+0x7e>
 8009a86:	eef4 8a68 	vcmp.f32	s17, s17
 8009a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a8e:	d7e9      	bvc.n	8009a64 <powf+0x48>
 8009a90:	f7ff ff8c 	bl	80099ac <__errno>
 8009a94:	2321      	movs	r3, #33	; 0x21
 8009a96:	6003      	str	r3, [r0, #0]
 8009a98:	e00f      	b.n	8009aba <powf+0x9e>
 8009a9a:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aa2:	d10a      	bne.n	8009aba <powf+0x9e>
 8009aa4:	eeb0 0a49 	vmov.f32	s0, s18
 8009aa8:	f000 f80f 	bl	8009aca <finitef>
 8009aac:	b128      	cbz	r0, 8009aba <powf+0x9e>
 8009aae:	eeb0 0a48 	vmov.f32	s0, s16
 8009ab2:	f000 f80a 	bl	8009aca <finitef>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d1d4      	bne.n	8009a64 <powf+0x48>
 8009aba:	eeb0 0a68 	vmov.f32	s0, s17
 8009abe:	ecbd 8b04 	vpop	{d8-d9}
 8009ac2:	bd08      	pop	{r3, pc}
 8009ac4:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009ac8:	e7f7      	b.n	8009aba <powf+0x9e>

08009aca <finitef>:
 8009aca:	b082      	sub	sp, #8
 8009acc:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009ad0:	9801      	ldr	r0, [sp, #4]
 8009ad2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009ad6:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009ada:	bfac      	ite	ge
 8009adc:	2000      	movge	r0, #0
 8009ade:	2001      	movlt	r0, #1
 8009ae0:	b002      	add	sp, #8
 8009ae2:	4770      	bx	lr

08009ae4 <__ieee754_sqrtf>:
 8009ae4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009ae8:	4770      	bx	lr
	...

08009aec <roundf>:
 8009aec:	ee10 0a10 	vmov	r0, s0
 8009af0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009af4:	3a7f      	subs	r2, #127	; 0x7f
 8009af6:	2a16      	cmp	r2, #22
 8009af8:	dc15      	bgt.n	8009b26 <roundf+0x3a>
 8009afa:	2a00      	cmp	r2, #0
 8009afc:	da08      	bge.n	8009b10 <roundf+0x24>
 8009afe:	3201      	adds	r2, #1
 8009b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009b04:	d101      	bne.n	8009b0a <roundf+0x1e>
 8009b06:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8009b0a:	ee00 3a10 	vmov	s0, r3
 8009b0e:	4770      	bx	lr
 8009b10:	4907      	ldr	r1, [pc, #28]	; (8009b30 <roundf+0x44>)
 8009b12:	4111      	asrs	r1, r2
 8009b14:	4208      	tst	r0, r1
 8009b16:	d0fa      	beq.n	8009b0e <roundf+0x22>
 8009b18:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009b1c:	4113      	asrs	r3, r2
 8009b1e:	4403      	add	r3, r0
 8009b20:	ea23 0301 	bic.w	r3, r3, r1
 8009b24:	e7f1      	b.n	8009b0a <roundf+0x1e>
 8009b26:	2a80      	cmp	r2, #128	; 0x80
 8009b28:	d1f1      	bne.n	8009b0e <roundf+0x22>
 8009b2a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009b2e:	4770      	bx	lr
 8009b30:	007fffff 	.word	0x007fffff

08009b34 <__ieee754_powf>:
 8009b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b38:	ee10 4a90 	vmov	r4, s1
 8009b3c:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8009b40:	ed2d 8b02 	vpush	{d8}
 8009b44:	ee10 7a10 	vmov	r7, s0
 8009b48:	eeb0 8a40 	vmov.f32	s16, s0
 8009b4c:	eef0 8a60 	vmov.f32	s17, s1
 8009b50:	d10c      	bne.n	8009b6c <__ieee754_powf+0x38>
 8009b52:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 8009b56:	007f      	lsls	r7, r7, #1
 8009b58:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 8009b5c:	f240 8292 	bls.w	800a084 <__ieee754_powf+0x550>
 8009b60:	ee38 0a28 	vadd.f32	s0, s16, s17
 8009b64:	ecbd 8b02 	vpop	{d8}
 8009b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b6c:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 8009b70:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009b74:	dcf4      	bgt.n	8009b60 <__ieee754_powf+0x2c>
 8009b76:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8009b7a:	dd08      	ble.n	8009b8e <__ieee754_powf+0x5a>
 8009b7c:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8009b80:	d1ee      	bne.n	8009b60 <__ieee754_powf+0x2c>
 8009b82:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8009b86:	0064      	lsls	r4, r4, #1
 8009b88:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8009b8c:	e7e6      	b.n	8009b5c <__ieee754_powf+0x28>
 8009b8e:	2f00      	cmp	r7, #0
 8009b90:	da20      	bge.n	8009bd4 <__ieee754_powf+0xa0>
 8009b92:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8009b96:	da2d      	bge.n	8009bf4 <__ieee754_powf+0xc0>
 8009b98:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8009b9c:	f2c0 827b 	blt.w	800a096 <__ieee754_powf+0x562>
 8009ba0:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8009ba4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009ba8:	fa48 f603 	asr.w	r6, r8, r3
 8009bac:	fa06 f303 	lsl.w	r3, r6, r3
 8009bb0:	4543      	cmp	r3, r8
 8009bb2:	f040 8270 	bne.w	800a096 <__ieee754_powf+0x562>
 8009bb6:	f006 0601 	and.w	r6, r6, #1
 8009bba:	f1c6 0602 	rsb	r6, r6, #2
 8009bbe:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8009bc2:	d11f      	bne.n	8009c04 <__ieee754_powf+0xd0>
 8009bc4:	2c00      	cmp	r4, #0
 8009bc6:	f280 8263 	bge.w	800a090 <__ieee754_powf+0x55c>
 8009bca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009bce:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8009bd2:	e7c7      	b.n	8009b64 <__ieee754_powf+0x30>
 8009bd4:	2600      	movs	r6, #0
 8009bd6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8009bda:	d1f0      	bne.n	8009bbe <__ieee754_powf+0x8a>
 8009bdc:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8009be0:	f000 8250 	beq.w	800a084 <__ieee754_powf+0x550>
 8009be4:	dd08      	ble.n	8009bf8 <__ieee754_powf+0xc4>
 8009be6:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8009eec <__ieee754_powf+0x3b8>
 8009bea:	2c00      	cmp	r4, #0
 8009bec:	bfa8      	it	ge
 8009bee:	eeb0 0a68 	vmovge.f32	s0, s17
 8009bf2:	e7b7      	b.n	8009b64 <__ieee754_powf+0x30>
 8009bf4:	2602      	movs	r6, #2
 8009bf6:	e7ee      	b.n	8009bd6 <__ieee754_powf+0xa2>
 8009bf8:	2c00      	cmp	r4, #0
 8009bfa:	f280 8246 	bge.w	800a08a <__ieee754_powf+0x556>
 8009bfe:	eeb1 0a68 	vneg.f32	s0, s17
 8009c02:	e7af      	b.n	8009b64 <__ieee754_powf+0x30>
 8009c04:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009c08:	d102      	bne.n	8009c10 <__ieee754_powf+0xdc>
 8009c0a:	ee28 0a08 	vmul.f32	s0, s16, s16
 8009c0e:	e7a9      	b.n	8009b64 <__ieee754_powf+0x30>
 8009c10:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8009c14:	eeb0 0a48 	vmov.f32	s0, s16
 8009c18:	d107      	bne.n	8009c2a <__ieee754_powf+0xf6>
 8009c1a:	2f00      	cmp	r7, #0
 8009c1c:	db05      	blt.n	8009c2a <__ieee754_powf+0xf6>
 8009c1e:	ecbd 8b02 	vpop	{d8}
 8009c22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c26:	f7ff bf5d 	b.w	8009ae4 <__ieee754_sqrtf>
 8009c2a:	f000 fa4d 	bl	800a0c8 <fabsf>
 8009c2e:	b125      	cbz	r5, 8009c3a <__ieee754_powf+0x106>
 8009c30:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 8009c34:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8009c38:	d115      	bne.n	8009c66 <__ieee754_powf+0x132>
 8009c3a:	2c00      	cmp	r4, #0
 8009c3c:	bfbc      	itt	lt
 8009c3e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8009c42:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009c46:	2f00      	cmp	r7, #0
 8009c48:	da8c      	bge.n	8009b64 <__ieee754_powf+0x30>
 8009c4a:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8009c4e:	4335      	orrs	r5, r6
 8009c50:	d104      	bne.n	8009c5c <__ieee754_powf+0x128>
 8009c52:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009c56:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009c5a:	e783      	b.n	8009b64 <__ieee754_powf+0x30>
 8009c5c:	2e01      	cmp	r6, #1
 8009c5e:	d181      	bne.n	8009b64 <__ieee754_powf+0x30>
 8009c60:	eeb1 0a40 	vneg.f32	s0, s0
 8009c64:	e77e      	b.n	8009b64 <__ieee754_powf+0x30>
 8009c66:	0ff8      	lsrs	r0, r7, #31
 8009c68:	3801      	subs	r0, #1
 8009c6a:	ea56 0300 	orrs.w	r3, r6, r0
 8009c6e:	d104      	bne.n	8009c7a <__ieee754_powf+0x146>
 8009c70:	ee38 8a48 	vsub.f32	s16, s16, s16
 8009c74:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8009c78:	e774      	b.n	8009b64 <__ieee754_powf+0x30>
 8009c7a:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8009c7e:	dd73      	ble.n	8009d68 <__ieee754_powf+0x234>
 8009c80:	4b9b      	ldr	r3, [pc, #620]	; (8009ef0 <__ieee754_powf+0x3bc>)
 8009c82:	429d      	cmp	r5, r3
 8009c84:	dc08      	bgt.n	8009c98 <__ieee754_powf+0x164>
 8009c86:	2c00      	cmp	r4, #0
 8009c88:	da0b      	bge.n	8009ca2 <__ieee754_powf+0x16e>
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	ecbd 8b02 	vpop	{d8}
 8009c90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c94:	f000 baa2 	b.w	800a1dc <__math_oflowf>
 8009c98:	4b96      	ldr	r3, [pc, #600]	; (8009ef4 <__ieee754_powf+0x3c0>)
 8009c9a:	429d      	cmp	r5, r3
 8009c9c:	dd08      	ble.n	8009cb0 <__ieee754_powf+0x17c>
 8009c9e:	2c00      	cmp	r4, #0
 8009ca0:	dcf3      	bgt.n	8009c8a <__ieee754_powf+0x156>
 8009ca2:	2000      	movs	r0, #0
 8009ca4:	ecbd 8b02 	vpop	{d8}
 8009ca8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cac:	f000 ba90 	b.w	800a1d0 <__math_uflowf>
 8009cb0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009cb4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009cb8:	eddf 6a8f 	vldr	s13, [pc, #572]	; 8009ef8 <__ieee754_powf+0x3c4>
 8009cbc:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8009cc0:	eee0 6a67 	vfms.f32	s13, s0, s15
 8009cc4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009cc8:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8009ccc:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009cd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009cd4:	eddf 7a89 	vldr	s15, [pc, #548]	; 8009efc <__ieee754_powf+0x3c8>
 8009cd8:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8009cdc:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8009f00 <__ieee754_powf+0x3cc>
 8009ce0:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009ce4:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8009f04 <__ieee754_powf+0x3d0>
 8009ce8:	eef0 6a67 	vmov.f32	s13, s15
 8009cec:	eee0 6a07 	vfma.f32	s13, s0, s14
 8009cf0:	ee16 3a90 	vmov	r3, s13
 8009cf4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009cf8:	f023 030f 	bic.w	r3, r3, #15
 8009cfc:	ee06 3a90 	vmov	s13, r3
 8009d00:	eee0 6a47 	vfms.f32	s13, s0, s14
 8009d04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d08:	3e01      	subs	r6, #1
 8009d0a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8009d0e:	4306      	orrs	r6, r0
 8009d10:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8009d14:	f024 040f 	bic.w	r4, r4, #15
 8009d18:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8009d1c:	bf08      	it	eq
 8009d1e:	eeb0 8a47 	vmoveq.f32	s16, s14
 8009d22:	ee07 4a10 	vmov	s14, r4
 8009d26:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8009d2a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8009d2e:	ee07 3a90 	vmov	s15, r3
 8009d32:	eee7 0a27 	vfma.f32	s1, s14, s15
 8009d36:	ee07 4a10 	vmov	s14, r4
 8009d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009d3e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009d42:	ee17 1a10 	vmov	r1, s14
 8009d46:	2900      	cmp	r1, #0
 8009d48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d4c:	f340 817c 	ble.w	800a048 <__ieee754_powf+0x514>
 8009d50:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8009d54:	f340 80f8 	ble.w	8009f48 <__ieee754_powf+0x414>
 8009d58:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d60:	bf4c      	ite	mi
 8009d62:	2001      	movmi	r0, #1
 8009d64:	2000      	movpl	r0, #0
 8009d66:	e791      	b.n	8009c8c <__ieee754_powf+0x158>
 8009d68:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 8009d6c:	bf01      	itttt	eq
 8009d6e:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8009f08 <__ieee754_powf+0x3d4>
 8009d72:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8009d76:	f06f 0317 	mvneq.w	r3, #23
 8009d7a:	ee17 5a90 	vmoveq	r5, s15
 8009d7e:	ea4f 52e5 	mov.w	r2, r5, asr #23
 8009d82:	bf18      	it	ne
 8009d84:	2300      	movne	r3, #0
 8009d86:	3a7f      	subs	r2, #127	; 0x7f
 8009d88:	441a      	add	r2, r3
 8009d8a:	4b60      	ldr	r3, [pc, #384]	; (8009f0c <__ieee754_powf+0x3d8>)
 8009d8c:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8009d90:	429d      	cmp	r5, r3
 8009d92:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8009d96:	dd06      	ble.n	8009da6 <__ieee754_powf+0x272>
 8009d98:	4b5d      	ldr	r3, [pc, #372]	; (8009f10 <__ieee754_powf+0x3dc>)
 8009d9a:	429d      	cmp	r5, r3
 8009d9c:	f340 80a4 	ble.w	8009ee8 <__ieee754_powf+0x3b4>
 8009da0:	3201      	adds	r2, #1
 8009da2:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8009da6:	2500      	movs	r5, #0
 8009da8:	4b5a      	ldr	r3, [pc, #360]	; (8009f14 <__ieee754_powf+0x3e0>)
 8009daa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8009dae:	ee07 1a10 	vmov	s14, r1
 8009db2:	edd3 5a00 	vldr	s11, [r3]
 8009db6:	4b58      	ldr	r3, [pc, #352]	; (8009f18 <__ieee754_powf+0x3e4>)
 8009db8:	ee75 7a87 	vadd.f32	s15, s11, s14
 8009dbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009dc0:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009dc4:	1049      	asrs	r1, r1, #1
 8009dc6:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8009dca:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8009dce:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8009dd2:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009dd6:	ee07 1a90 	vmov	s15, r1
 8009dda:	ee26 5a24 	vmul.f32	s10, s12, s9
 8009dde:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8009de2:	ee15 7a10 	vmov	r7, s10
 8009de6:	401f      	ands	r7, r3
 8009de8:	ee06 7a90 	vmov	s13, r7
 8009dec:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8009df0:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009df4:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009df8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009dfc:	eddf 5a47 	vldr	s11, [pc, #284]	; 8009f1c <__ieee754_powf+0x3e8>
 8009e00:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8009f20 <__ieee754_powf+0x3ec>
 8009e04:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009e08:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8009f24 <__ieee754_powf+0x3f0>
 8009e0c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009e10:	eddf 5a39 	vldr	s11, [pc, #228]	; 8009ef8 <__ieee754_powf+0x3c4>
 8009e14:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009e18:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8009f28 <__ieee754_powf+0x3f4>
 8009e1c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009e20:	eddf 5a42 	vldr	s11, [pc, #264]	; 8009f2c <__ieee754_powf+0x3f8>
 8009e24:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009e28:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009e2c:	ee35 7a26 	vadd.f32	s14, s10, s13
 8009e30:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8009e34:	ee27 7a06 	vmul.f32	s14, s14, s12
 8009e38:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8009e3c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8009e40:	eef0 5a67 	vmov.f32	s11, s15
 8009e44:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8009e48:	ee75 5a87 	vadd.f32	s11, s11, s14
 8009e4c:	ee15 1a90 	vmov	r1, s11
 8009e50:	4019      	ands	r1, r3
 8009e52:	ee05 1a90 	vmov	s11, r1
 8009e56:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8009e5a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8009e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e62:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009e66:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009e6a:	eeb0 6a67 	vmov.f32	s12, s15
 8009e6e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009e72:	ee16 1a10 	vmov	r1, s12
 8009e76:	4019      	ands	r1, r3
 8009e78:	ee07 1a10 	vmov	s14, r1
 8009e7c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8009e80:	ee06 1a10 	vmov	s12, r1
 8009e84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e88:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009f30 <__ieee754_powf+0x3fc>
 8009e8c:	4929      	ldr	r1, [pc, #164]	; (8009f34 <__ieee754_powf+0x400>)
 8009e8e:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8009f38 <__ieee754_powf+0x404>
 8009e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e96:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009f3c <__ieee754_powf+0x408>
 8009e9a:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009e9e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009ea2:	ed91 7a00 	vldr	s14, [r1]
 8009ea6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009eaa:	ee07 2a10 	vmov	s14, r2
 8009eae:	eef0 6a67 	vmov.f32	s13, s15
 8009eb2:	4a23      	ldr	r2, [pc, #140]	; (8009f40 <__ieee754_powf+0x40c>)
 8009eb4:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009eb8:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8009ebc:	ed92 5a00 	vldr	s10, [r2]
 8009ec0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009ec4:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009ec8:	ee76 6a87 	vadd.f32	s13, s13, s14
 8009ecc:	ee16 2a90 	vmov	r2, s13
 8009ed0:	4013      	ands	r3, r2
 8009ed2:	ee06 3a90 	vmov	s13, r3
 8009ed6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009eda:	ee37 7a45 	vsub.f32	s14, s14, s10
 8009ede:	eea6 7a65 	vfms.f32	s14, s12, s11
 8009ee2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ee6:	e70f      	b.n	8009d08 <__ieee754_powf+0x1d4>
 8009ee8:	2501      	movs	r5, #1
 8009eea:	e75d      	b.n	8009da8 <__ieee754_powf+0x274>
 8009eec:	00000000 	.word	0x00000000
 8009ef0:	3f7ffff3 	.word	0x3f7ffff3
 8009ef4:	3f800007 	.word	0x3f800007
 8009ef8:	3eaaaaab 	.word	0x3eaaaaab
 8009efc:	3fb8aa3b 	.word	0x3fb8aa3b
 8009f00:	36eca570 	.word	0x36eca570
 8009f04:	3fb8aa00 	.word	0x3fb8aa00
 8009f08:	4b800000 	.word	0x4b800000
 8009f0c:	001cc471 	.word	0x001cc471
 8009f10:	005db3d6 	.word	0x005db3d6
 8009f14:	0800a2b8 	.word	0x0800a2b8
 8009f18:	fffff000 	.word	0xfffff000
 8009f1c:	3e6c3255 	.word	0x3e6c3255
 8009f20:	3e53f142 	.word	0x3e53f142
 8009f24:	3e8ba305 	.word	0x3e8ba305
 8009f28:	3edb6db7 	.word	0x3edb6db7
 8009f2c:	3f19999a 	.word	0x3f19999a
 8009f30:	3f76384f 	.word	0x3f76384f
 8009f34:	0800a2c8 	.word	0x0800a2c8
 8009f38:	3f763800 	.word	0x3f763800
 8009f3c:	369dc3a0 	.word	0x369dc3a0
 8009f40:	0800a2c0 	.word	0x0800a2c0
 8009f44:	3338aa3c 	.word	0x3338aa3c
 8009f48:	f040 8093 	bne.w	800a072 <__ieee754_powf+0x53e>
 8009f4c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009f44 <__ieee754_powf+0x410>
 8009f50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f54:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009f58:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f60:	f73f aefa 	bgt.w	8009d58 <__ieee754_powf+0x224>
 8009f64:	15db      	asrs	r3, r3, #23
 8009f66:	3b7e      	subs	r3, #126	; 0x7e
 8009f68:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8009f6c:	4118      	asrs	r0, r3
 8009f6e:	4408      	add	r0, r1
 8009f70:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009f74:	4a49      	ldr	r2, [pc, #292]	; (800a09c <__ieee754_powf+0x568>)
 8009f76:	3b7f      	subs	r3, #127	; 0x7f
 8009f78:	411a      	asrs	r2, r3
 8009f7a:	4002      	ands	r2, r0
 8009f7c:	ee07 2a10 	vmov	s14, r2
 8009f80:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8009f84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009f88:	f1c3 0317 	rsb	r3, r3, #23
 8009f8c:	4118      	asrs	r0, r3
 8009f8e:	2900      	cmp	r1, #0
 8009f90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009f94:	bfb8      	it	lt
 8009f96:	4240      	neglt	r0, r0
 8009f98:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009f9c:	eddf 6a40 	vldr	s13, [pc, #256]	; 800a0a0 <__ieee754_powf+0x56c>
 8009fa0:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800a0a4 <__ieee754_powf+0x570>
 8009fa4:	ee17 3a10 	vmov	r3, s14
 8009fa8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009fac:	f023 030f 	bic.w	r3, r3, #15
 8009fb0:	ee07 3a10 	vmov	s14, r3
 8009fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fb8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009fbc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009fc0:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a0a8 <__ieee754_powf+0x574>
 8009fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fc8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8009fcc:	eef0 6a67 	vmov.f32	s13, s15
 8009fd0:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009fd4:	eef0 5a66 	vmov.f32	s11, s13
 8009fd8:	eee7 5a46 	vfms.f32	s11, s14, s12
 8009fdc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009fe0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009fe4:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800a0ac <__ieee754_powf+0x578>
 8009fe8:	eddf 5a31 	vldr	s11, [pc, #196]	; 800a0b0 <__ieee754_powf+0x57c>
 8009fec:	eea7 6a25 	vfma.f32	s12, s14, s11
 8009ff0:	eddf 5a30 	vldr	s11, [pc, #192]	; 800a0b4 <__ieee754_powf+0x580>
 8009ff4:	eee6 5a07 	vfma.f32	s11, s12, s14
 8009ff8:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800a0b8 <__ieee754_powf+0x584>
 8009ffc:	eea5 6a87 	vfma.f32	s12, s11, s14
 800a000:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a0bc <__ieee754_powf+0x588>
 800a004:	eee6 5a07 	vfma.f32	s11, s12, s14
 800a008:	eeb0 6a66 	vmov.f32	s12, s13
 800a00c:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800a010:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a014:	ee66 5a86 	vmul.f32	s11, s13, s12
 800a018:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a01c:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800a020:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800a024:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a028:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a02c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a030:	ee10 3a10 	vmov	r3, s0
 800a034:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800a038:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a03c:	da1f      	bge.n	800a07e <__ieee754_powf+0x54a>
 800a03e:	f000 f84b 	bl	800a0d8 <scalbnf>
 800a042:	ee20 0a08 	vmul.f32	s0, s0, s16
 800a046:	e58d      	b.n	8009b64 <__ieee754_powf+0x30>
 800a048:	4a1d      	ldr	r2, [pc, #116]	; (800a0c0 <__ieee754_powf+0x58c>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	dd07      	ble.n	800a05e <__ieee754_powf+0x52a>
 800a04e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a056:	bf4c      	ite	mi
 800a058:	2001      	movmi	r0, #1
 800a05a:	2000      	movpl	r0, #0
 800a05c:	e622      	b.n	8009ca4 <__ieee754_powf+0x170>
 800a05e:	d108      	bne.n	800a072 <__ieee754_powf+0x53e>
 800a060:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a064:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800a068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a06c:	f6ff af7a 	blt.w	8009f64 <__ieee754_powf+0x430>
 800a070:	e7ed      	b.n	800a04e <__ieee754_powf+0x51a>
 800a072:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800a076:	f73f af75 	bgt.w	8009f64 <__ieee754_powf+0x430>
 800a07a:	2000      	movs	r0, #0
 800a07c:	e78c      	b.n	8009f98 <__ieee754_powf+0x464>
 800a07e:	ee00 3a10 	vmov	s0, r3
 800a082:	e7de      	b.n	800a042 <__ieee754_powf+0x50e>
 800a084:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a088:	e56c      	b.n	8009b64 <__ieee754_powf+0x30>
 800a08a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a0c4 <__ieee754_powf+0x590>
 800a08e:	e569      	b.n	8009b64 <__ieee754_powf+0x30>
 800a090:	eeb0 0a48 	vmov.f32	s0, s16
 800a094:	e566      	b.n	8009b64 <__ieee754_powf+0x30>
 800a096:	2600      	movs	r6, #0
 800a098:	e591      	b.n	8009bbe <__ieee754_powf+0x8a>
 800a09a:	bf00      	nop
 800a09c:	ff800000 	.word	0xff800000
 800a0a0:	3f317218 	.word	0x3f317218
 800a0a4:	3f317200 	.word	0x3f317200
 800a0a8:	35bfbe8c 	.word	0x35bfbe8c
 800a0ac:	b5ddea0e 	.word	0xb5ddea0e
 800a0b0:	3331bb4c 	.word	0x3331bb4c
 800a0b4:	388ab355 	.word	0x388ab355
 800a0b8:	bb360b61 	.word	0xbb360b61
 800a0bc:	3e2aaaab 	.word	0x3e2aaaab
 800a0c0:	43160000 	.word	0x43160000
 800a0c4:	00000000 	.word	0x00000000

0800a0c8 <fabsf>:
 800a0c8:	ee10 3a10 	vmov	r3, s0
 800a0cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0d0:	ee00 3a10 	vmov	s0, r3
 800a0d4:	4770      	bx	lr
	...

0800a0d8 <scalbnf>:
 800a0d8:	ee10 3a10 	vmov	r3, s0
 800a0dc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a0e0:	d02b      	beq.n	800a13a <scalbnf+0x62>
 800a0e2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a0e6:	d302      	bcc.n	800a0ee <scalbnf+0x16>
 800a0e8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a0ec:	4770      	bx	lr
 800a0ee:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800a0f2:	d123      	bne.n	800a13c <scalbnf+0x64>
 800a0f4:	4b24      	ldr	r3, [pc, #144]	; (800a188 <scalbnf+0xb0>)
 800a0f6:	eddf 7a25 	vldr	s15, [pc, #148]	; 800a18c <scalbnf+0xb4>
 800a0fa:	4298      	cmp	r0, r3
 800a0fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a100:	db17      	blt.n	800a132 <scalbnf+0x5a>
 800a102:	ee10 3a10 	vmov	r3, s0
 800a106:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a10a:	3a19      	subs	r2, #25
 800a10c:	f24c 3150 	movw	r1, #50000	; 0xc350
 800a110:	4288      	cmp	r0, r1
 800a112:	dd15      	ble.n	800a140 <scalbnf+0x68>
 800a114:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800a190 <scalbnf+0xb8>
 800a118:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800a194 <scalbnf+0xbc>
 800a11c:	ee10 3a10 	vmov	r3, s0
 800a120:	eeb0 7a67 	vmov.f32	s14, s15
 800a124:	2b00      	cmp	r3, #0
 800a126:	bfb8      	it	lt
 800a128:	eef0 7a66 	vmovlt.f32	s15, s13
 800a12c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a130:	4770      	bx	lr
 800a132:	eddf 7a19 	vldr	s15, [pc, #100]	; 800a198 <scalbnf+0xc0>
 800a136:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a13a:	4770      	bx	lr
 800a13c:	0dd2      	lsrs	r2, r2, #23
 800a13e:	e7e5      	b.n	800a10c <scalbnf+0x34>
 800a140:	4410      	add	r0, r2
 800a142:	28fe      	cmp	r0, #254	; 0xfe
 800a144:	dce6      	bgt.n	800a114 <scalbnf+0x3c>
 800a146:	2800      	cmp	r0, #0
 800a148:	dd06      	ble.n	800a158 <scalbnf+0x80>
 800a14a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a14e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a152:	ee00 3a10 	vmov	s0, r3
 800a156:	4770      	bx	lr
 800a158:	f110 0f16 	cmn.w	r0, #22
 800a15c:	da09      	bge.n	800a172 <scalbnf+0x9a>
 800a15e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800a198 <scalbnf+0xc0>
 800a162:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800a19c <scalbnf+0xc4>
 800a166:	ee10 3a10 	vmov	r3, s0
 800a16a:	eeb0 7a67 	vmov.f32	s14, s15
 800a16e:	2b00      	cmp	r3, #0
 800a170:	e7d9      	b.n	800a126 <scalbnf+0x4e>
 800a172:	3019      	adds	r0, #25
 800a174:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a178:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a17c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800a1a0 <scalbnf+0xc8>
 800a180:	ee07 3a90 	vmov	s15, r3
 800a184:	e7d7      	b.n	800a136 <scalbnf+0x5e>
 800a186:	bf00      	nop
 800a188:	ffff3cb0 	.word	0xffff3cb0
 800a18c:	4c000000 	.word	0x4c000000
 800a190:	7149f2ca 	.word	0x7149f2ca
 800a194:	f149f2ca 	.word	0xf149f2ca
 800a198:	0da24260 	.word	0x0da24260
 800a19c:	8da24260 	.word	0x8da24260
 800a1a0:	33000000 	.word	0x33000000

0800a1a4 <with_errnof>:
 800a1a4:	b513      	push	{r0, r1, r4, lr}
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a1ac:	f7ff fbfe 	bl	80099ac <__errno>
 800a1b0:	ed9d 0a01 	vldr	s0, [sp, #4]
 800a1b4:	6004      	str	r4, [r0, #0]
 800a1b6:	b002      	add	sp, #8
 800a1b8:	bd10      	pop	{r4, pc}

0800a1ba <xflowf>:
 800a1ba:	b130      	cbz	r0, 800a1ca <xflowf+0x10>
 800a1bc:	eef1 7a40 	vneg.f32	s15, s0
 800a1c0:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a1c4:	2022      	movs	r0, #34	; 0x22
 800a1c6:	f7ff bfed 	b.w	800a1a4 <with_errnof>
 800a1ca:	eef0 7a40 	vmov.f32	s15, s0
 800a1ce:	e7f7      	b.n	800a1c0 <xflowf+0x6>

0800a1d0 <__math_uflowf>:
 800a1d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a1d8 <__math_uflowf+0x8>
 800a1d4:	f7ff bff1 	b.w	800a1ba <xflowf>
 800a1d8:	10000000 	.word	0x10000000

0800a1dc <__math_oflowf>:
 800a1dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a1e4 <__math_oflowf+0x8>
 800a1e0:	f7ff bfeb 	b.w	800a1ba <xflowf>
 800a1e4:	70000000 	.word	0x70000000

0800a1e8 <_init>:
 800a1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ea:	bf00      	nop
 800a1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ee:	bc08      	pop	{r3}
 800a1f0:	469e      	mov	lr, r3
 800a1f2:	4770      	bx	lr

0800a1f4 <_fini>:
 800a1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1f6:	bf00      	nop
 800a1f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fa:	bc08      	pop	{r3}
 800a1fc:	469e      	mov	lr, r3
 800a1fe:	4770      	bx	lr
