// Seed: 1057374444
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = !1;
  initial if (id_2) #1 id_1 <= 1'h0;
  assign module_1.id_4 = 0;
  assign id_1 = id_2;
  id_3(
      id_2, -1
  );
  wire id_4;
  wire id_5;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  reg  id_3;
  module_0 modCall_1 (id_3);
  reg  id_4;
  wire id_5;
  always
    if (-1) id_3 <= 1;
    else if (1'd0) do id_4 <= -1; while (1'b0 - 1'b0);
  id_6(
      id_1, 1, 1
  );
  assign id_3 = 1'h0;
  assign this = id_5;
  wire id_7, id_8;
endmodule
