Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.92 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.93 secs
 
--> Reading design: montacarga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "montacarga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "montacarga"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : montacarga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "salidas.v" in library work
Compiling verilog file "display.v" in library work
Module <salidaMotores> compiled
Compiling verilog file "montacargas.v" in library work
Module <display> compiled
Module <montacarga> compiled
No errors in compilation
Analysis of file <"montacarga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <montacarga> in library <work> with parameters.
	bajar1 = "1001"
	bajar2 = "1010"
	bajar3 = "1011"
	bajar4 = "1100"
	p1 = "10000"
	p2 = "01000"
	p3 = "00100"
	p4 = "00010"
	p5 = "00001"
	piso1 = "0000"
	piso2 = "0001"
	piso3 = "0010"
	piso4 = "0011"
	piso5 = "0100"
	subir2 = "0101"
	subir3 = "0110"
	subir4 = "0111"
	subir5 = "1000"

Analyzing hierarchy for module <salidaMotores> in library <work> with parameters.
	bajar1 = "1001"
	bajar2 = "1010"
	bajar3 = "1011"
	bajar4 = "1100"
	piso1 = "0000"
	piso2 = "0001"
	piso3 = "0010"
	piso4 = "0011"
	piso5 = "0100"
	subir2 = "0101"
	subir3 = "0110"
	subir4 = "0111"
	subir5 = "1000"
	y1 = "00"
	y2 = "10"
	y3 = "01"

Analyzing hierarchy for module <display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <montacarga>.
	bajar1 = 4'b1001
	bajar2 = 4'b1010
	bajar3 = 4'b1011
	bajar4 = 4'b1100
	p1 = 5'b10000
	p2 = 5'b01000
	p3 = 5'b00100
	p4 = 5'b00010
	p5 = 5'b00001
	piso1 = 4'b0000
	piso2 = 4'b0001
	piso3 = 4'b0010
	piso4 = 4'b0011
	piso5 = 4'b0100
	subir2 = 4'b0101
	subir3 = 4'b0110
	subir4 = 4'b0111
	subir5 = 4'b1000
Module <montacarga> is correct for synthesis.
 
Analyzing module <salidaMotores> in library <work>.
	bajar1 = 4'b1001
	bajar2 = 4'b1010
	bajar3 = 4'b1011
	bajar4 = 4'b1100
	piso1 = 4'b0000
	piso2 = 4'b0001
	piso3 = 4'b0010
	piso4 = 4'b0011
	piso5 = 4'b0100
	subir2 = 4'b0101
	subir3 = 4'b0110
	subir4 = 4'b0111
	subir5 = 4'b1000
	y1 = 2'b00
	y2 = 2'b10
	y3 = 2'b01
Module <salidaMotores> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <salidaMotores>.
    Related source file is "salidas.v".
    Found 16x2-bit ROM for signal <y_out>.
    Summary:
	inferred   1 ROM(s).
Unit <salidaMotores> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
Unit <display> synthesized.


Synthesizing Unit <montacarga>.
    Related source file is "montacargas.v".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 67                                             |
    | Inputs             | 12                                             |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led_emergencia>.
    Found 1-bit register for signal <led_puerta>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <montacarga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x2-bit ROM                                          : 1
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0101  | 0000000000010
 0110  | 0000000000100
 0111  | 0000000001000
 1000  | 0000000010000
 1001  | 0000000100000
 0001  | 0000001000000
 1010  | 0000010000000
 0010  | 0000100000000
 1011  | 0001000000000
 0011  | 0010000000000
 1100  | 0100000000000
 0100  | 1000000000000
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x2-bit ROM                                          : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <montacarga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block montacarga, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : montacarga.ngr
Top Level Output File Name         : montacarga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 87
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 20
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 39
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MUXF5                       : 5
#      VCC                         : 1
# FlipFlops/Latches                : 15
#      FDC                         : 12
#      FDE                         : 2
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 13
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       44  out of    960     4%  
 Number of Slice Flip Flops:             15  out of   1920     0%  
 Number of 4 input LUTs:                 80  out of   1920     4%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of     83    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
estado_FSM_Acst_FSM_inv(estado_FSM_Acst_FSM_inv1_INV_0:O)| NONE(estado_FSM_FFd1)  | 13    |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.943ns (Maximum Frequency: 253.614MHz)
   Minimum input arrival time before clock: 7.514ns
   Maximum output required time after clock: 7.827ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.943ns (frequency: 253.614MHz)
  Total number of paths / destination ports: 92 / 15
-------------------------------------------------------------------------
Delay:               3.943ns (Levels of Logic = 3)
  Source:            estado_FSM_FFd8 (FF)
  Destination:       led_puerta (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: estado_FSM_FFd8 to led_puerta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.690  estado_FSM_FFd8 (estado_FSM_FFd8)
     LUT4:I0->O            2   0.612   0.532  led_emergencia_mux000019 (led_emergencia_mux000019)
     LUT2_L:I0->LO         1   0.612   0.103  led_emergencia_mux0000110 (N2)
     LUT4:I3->O            1   0.612   0.000  led_puerta_mux0000 (led_puerta_mux0000)
     FDE:D                     0.268          led_puerta
    ----------------------------------------
    Total                      3.943ns (2.618ns logic, 1.325ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 208 / 17
-------------------------------------------------------------------------
Offset:              7.514ns (Levels of Logic = 7)
  Source:            selector<3> (PAD)
  Destination:       estado_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: selector<3> to estado_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  selector_3_IBUF (selector_3_IBUF)
     LUT3:I1->O            2   0.612   0.410  estado_cmp_eq000211 (N32)
     LUT3:I2->O            5   0.612   0.690  estado_cmp_eq00021 (estado_cmp_eq0002)
     LUT4:I0->O            2   0.612   0.532  estado_FSM_FFd1-In111 (estado_FSM_N25)
     LUT3:I0->O            2   0.612   0.532  estado_FSM_FFd1-In6 (estado_FSM_FFd1-In6)
     LUT4:I0->O            1   0.612   0.000  estado_FSM_FFd1-In33_F (N36)
     MUXF5:I0->O           1   0.278   0.000  estado_FSM_FFd1-In33 (estado_FSM_FFd1-In)
     FDC:D                     0.268          estado_FSM_FFd1
    ----------------------------------------
    Total                      7.514ns (4.712ns logic, 2.802ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 200 / 11
-------------------------------------------------------------------------
Offset:              7.827ns (Levels of Logic = 4)
  Source:            estado_FSM_FFd10 (FF)
  Destination:       display<4> (PAD)
  Source Clock:      clk rising

  Data Path: estado_FSM_FFd10 to display<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.514   0.795  estado_FSM_FFd10 (estado_FSM_FFd10)
     LUT3:I0->O            1   0.612   0.360  estado_or0003_SW0 (N4)
     LUT4:I3->O            8   0.612   0.795  estado_or0003 (estado_or0003)
     LUT4:I0->O            1   0.612   0.357  inst_seg/salidas<4>1 (display_4_OBUF)
     OBUF:I->O                 3.169          display_4_OBUF (display<4>)
    ----------------------------------------
    Total                      7.827ns (5.519ns logic, 2.308ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.16 secs
 
--> 

Total memory usage is 4505980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

