-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_read : IN STD_LOGIC_VECTOR (5 downto 0);
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (6 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_3_read : IN STD_LOGIC_VECTOR (6 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_4_read : IN STD_LOGIC_VECTOR (6 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_4_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_2_read : IN STD_LOGIC_VECTOR (6 downto 0);
    p_kernel_val_3_V_4_read : IN STD_LOGIC_VECTOR (6 downto 0);
    p_kernel_val_4_V_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_4_read : IN STD_LOGIC_VECTOR (5 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv8_DE : STD_LOGIC_VECTOR (7 downto 0) := "11011110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_DC : STD_LOGIC_VECTOR (7 downto 0) := "11011100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond449_i_reg_4667 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4690 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond451_i_reg_4752 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond451_i_reg_4752_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal t_V_2_reg_854 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_968 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_22_reg_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1104_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_102_2_0_cast_fu_1116_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_102_2_0_cast_reg_4515 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_2_0_1_cast_fu_1119_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_0_1_cast_reg_4522 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_0_2_fu_1122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_0_2_reg_4529 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_0_3_cast_fu_1125_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_0_3_cast_reg_4536 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_1_fu_1128_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_1_reg_4543 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_1_2_fu_1131_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_1_2_reg_4550 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_1_4_cast_fu_1134_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_1_4_cast_reg_4557 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_2_fu_1137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_reg_4564 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_1_fu_1140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_1_reg_4571 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_3_fu_1143_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_3_reg_4578 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_4_fu_1146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_2_4_reg_4585 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_3_2_cast_fu_1149_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_3_2_cast_reg_4592 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_3_4_cast_fu_1152_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_3_4_cast_reg_4599 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_2_4_2_fu_1155_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_4_2_reg_4606 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_4_3_fu_1158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_4_3_reg_4613 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_2_4_4_cast_fu_1161_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_102_2_4_4_cast_reg_4620 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_1164_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_reg_4627 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_1167_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_reg_4634 : STD_LOGIC_VECTOR (14 downto 0);
    signal exitcond450_i_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_1176_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_reg_4645 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4650 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4658 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_4662 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond449_i_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op457_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond449_i_reg_4667_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_4671 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_4671_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4690_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4694 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4694_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond451_i_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond451_i_reg_4752_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond451_i_reg_4752_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond451_i_reg_4752_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_4756 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_addr_reg_4761 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_addr_reg_4766 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_addr_reg_4771 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_1_fu_1284_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_1_reg_4777 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_addr_reg_4788 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_addr_reg_4793 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_addr_reg_4798 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_addr_reg_4803 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_20_fu_1310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_20_reg_4809 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_addr_reg_4820 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_addr_reg_4825 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_addr_reg_4830 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_addr_reg_4835 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_40_fu_1336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_40_reg_4840 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op218_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_4_reg_4856 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_3_reg_4861 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_2_reg_4867 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_1_reg_4873 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_16_fu_1381_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_16_reg_4879 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_0_1_fu_1391_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_0_0_1_reg_4885 : STD_LOGIC_VECTOR (14 downto 0);
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_4_reg_4905 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_3_reg_4910 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_2_reg_4916 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_1_reg_4922 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_36_fu_1431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_36_reg_4928 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_0_1_fu_1441_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_1_0_1_reg_4934 : STD_LOGIC_VECTOR (14 downto 0);
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_4_reg_4949 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_3_reg_4954 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_2_reg_4960 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_1_reg_4966 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_0_1_fu_1467_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_2_0_1_reg_4972 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_V_fu_1512_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_V_reg_4982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op331_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal col_buf_val_0_0_4_1_fu_1518_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_0_0_3_1_fu_1524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_0_0_2_1_fu_1530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_0_0_1_1_fu_1536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_1554_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_reg_5011 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_10_fu_1587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_10_reg_5017 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_18_fu_1594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_18_reg_5022 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3750_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_0_1_reg_5028 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_0_4_1_cast_c_fu_1615_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_0_4_1_cast_c_reg_5043 : STD_LOGIC_VECTOR (14 downto 0);
    signal col_buf_val_1_0_4_1_fu_1620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_4_1_reg_5053 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_3_1_fu_1626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_3_1_reg_5059 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_2_1_fu_1632_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_2_1_reg_5065 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_1_1_fu_1638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_1_1_reg_5071 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_30_fu_1682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_30_reg_5077 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_38_fu_1689_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_38_reg_5082 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_0_1_reg_5088 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_1_4_1_cast_c_fu_1714_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_1_4_1_cast_c_reg_5108 : STD_LOGIC_VECTOR (14 downto 0);
    signal col_buf_val_2_0_4_1_fu_1722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_4_1_reg_5113 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_3_1_fu_1728_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_3_1_reg_5119 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_2_1_fu_1734_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_2_1_reg_5125 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_1_1_fu_1740_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_1_1_reg_5131 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_56_fu_1781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_56_reg_5137 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3764_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_0_1_reg_5143 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_src_kernel_win_val_8_fu_1816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_8_reg_5158 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_12_fu_1823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_12_reg_5163 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_14_fu_1830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_14_reg_5168 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_17_fu_1837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_17_reg_5174 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3771_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_0_0_2_reg_5179 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3778_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_reg_5184 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3785_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp24_reg_5204 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_0_4_3_fu_1884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_4_3_reg_5209 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_1_val_0_0_1_fu_1893_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_reg_5219 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_32_fu_1916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_32_reg_5225 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_37_fu_1923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_37_reg_5230 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3791_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_1_0_2_reg_5235 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3798_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp42_reg_5240 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_1_4_3_fu_1936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_3_reg_5245 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_src_kernel_win_val_50_fu_1954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_50_reg_5255 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3804_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_2_0_2_reg_5260 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_2_4_1_cast_c_fu_1975_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_2_4_1_cast_c_reg_5275 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_src_kernel_win_val_5_fu_2054_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_5_reg_5280 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_7_fu_2068_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_7_reg_5285 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_9_fu_2075_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_9_reg_5290 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_15_fu_2096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_15_reg_5295 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3811_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp10_reg_5300 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_0_2_fu_2110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_2161_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp21_reg_5320 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3817_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_reg_5325 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_src_kernel_win_val_24_fu_2179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_24_reg_5330 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_27_fu_2186_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_27_reg_5335 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_34_fu_2193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_34_reg_5340 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3831_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp32_reg_5346 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3824_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_reg_5351 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3837_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_5371 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_5371_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_2_val_0_0_1_fu_2241_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_reg_5381 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_44_fu_2271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_44_reg_5386 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_47_fu_2278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_47_reg_5391 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_52_fu_2285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_52_reg_5396 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_57_fu_2292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_57_reg_5401 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3844_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp50_reg_5406 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3850_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp60_reg_5411 : STD_LOGIC_VECTOR (14 downto 0);
    signal sum_V_0_1_fu_2397_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_V_0_1_reg_5416 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_reg_5421 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3862_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_reg_5426 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_reg_5426_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3869_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp26_reg_5431 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_reg_5436 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_reg_5436_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_reg_5436_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_src_kernel_win_val_26_fu_2442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_26_reg_5441 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_28_fu_2449_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_28_reg_5446 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_35_fu_2470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_35_reg_5451 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_V_1_1_fu_2483_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_V_1_1_reg_5456 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_fu_2496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_reg_5466 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_2547_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp39_reg_5476 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_kernel_win_val_54_fu_2562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_54_reg_5481 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_58_fu_2569_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_58_reg_5487 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3882_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_reg_5492 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_fu_2605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_reg_5502 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3889_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_reg_5517 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_reg_5517_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_2734_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp12_reg_5527 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3896_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp15_reg_5532 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_fu_3903_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_reg_5542 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3910_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_reg_5547 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3916_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp40_reg_5552 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp40_reg_5552_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3923_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp44_reg_5557 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3930_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_reg_5562 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_reg_5562_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_src_kernel_win_val_46_fu_2788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_46_reg_5567 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_48_fu_2795_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_48_reg_5572 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_55_fu_2816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_55_reg_5577 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_V_2_1_fu_2829_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_V_2_1_reg_5582 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp57_fu_2885_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp57_reg_5597 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_2_4_3_fu_2894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_3_reg_5602 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_2_fu_2956_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sum_V_0_2_fu_2956_p2 : signal is "no";
    signal sum_V_0_2_reg_5607 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp28_fu_2968_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp28_reg_5612 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp34_fu_3016_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp34_reg_5617 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3936_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp37_reg_5622 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3943_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_reg_5632 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3950_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_reg_5637 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3956_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp58_reg_5642 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp58_reg_5642_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3963_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp62_reg_5647 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3970_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_reg_5652 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_reg_5652_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3976_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp20_reg_5657 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_V_1_2_fu_3060_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of sum_V_1_2_fu_3060_p2 : signal is "no";
    signal sum_V_1_2_reg_5662 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp46_fu_3072_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp46_reg_5667 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp52_fu_3120_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp52_reg_5672 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3982_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp55_reg_5677 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3989_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_reg_5687 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_4_1_fu_3150_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of sum_V_0_4_1_fu_3150_p2 : signal is "no";
    signal sum_V_0_4_1_reg_5692 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3996_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp38_reg_5702 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal sum_V_2_2_fu_3177_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of sum_V_2_2_fu_3177_p2 : signal is "no";
    signal sum_V_2_2_reg_5712 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp64_fu_3189_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp64_reg_5717 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_1_4_1_fu_3210_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of sum_V_1_4_1_fu_3210_p2 : signal is "no";
    signal sum_V_1_4_1_reg_5722 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4002_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp56_reg_5727 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4008_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp29_reg_5737 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4014_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp47_reg_5742 : STD_LOGIC_VECTOR (19 downto 0);
    signal sum_V_2_4_1_fu_3234_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of sum_V_2_4_1_fu_3234_p2 : signal is "no";
    signal sum_V_2_4_1_reg_5747 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_s_reg_5752 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_3286_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_reg_5759 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_1_fu_3306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_reg_5765 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_5771 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_3328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_5777 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_5782 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_3380_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_5789 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_3_fu_3400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_reg_5795 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_5801 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_5807 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4020_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp65_reg_5812 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_12_fu_3496_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_12_reg_5817 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_3572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_reg_5822 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_5827 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_3626_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_reg_5834 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_5_fu_3646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_5840 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_5846 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_3668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_reg_5852 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_3742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_reg_5857 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state6 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_we0 : STD_LOGIC;
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_we0 : STD_LOGIC;
    signal k_buf_0_val_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_we0 : STD_LOGIC;
    signal k_buf_0_val_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_we0 : STD_LOGIC;
    signal k_buf_0_val_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_we0 : STD_LOGIC;
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_we0 : STD_LOGIC;
    signal k_buf_1_val_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_we0 : STD_LOGIC;
    signal k_buf_1_val_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_we0 : STD_LOGIC;
    signal k_buf_1_val_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_we0 : STD_LOGIC;
    signal k_buf_2_val_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_we0 : STD_LOGIC;
    signal k_buf_2_val_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_we0 : STD_LOGIC;
    signal k_buf_2_val_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_we0 : STD_LOGIC;
    signal k_buf_2_val_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_832 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_843 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_phi_mux_t_V_2_phi_fu_858_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_6_i_reg_930 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_1254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal col_buf_2_val_0_0_2_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_13_fu_2089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_59_fu_2082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_6_fu_2061_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_3_fu_1367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_2_fu_1360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_33_fu_2463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_10_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_29_fu_2456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_11_fu_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_12_fu_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_13_fu_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_14_fu_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_25_fu_2435_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_15_fu_412 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_fu_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_17_fu_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_22_fu_1668_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_18_fu_424 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_21_fu_1417_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_19_fu_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_432 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_452 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_6_fu_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_53_fu_2809_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_fu_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_8_fu_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_472 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_49_fu_2802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_fu_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_13_fu_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_14_fu_488 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_45_fu_2781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_15_fu_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_16_fu_496 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_17_fu_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_42_fu_1947_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_18_fu_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_41_fu_1457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_19_fu_508 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_0_0_0_3_fu_1542_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_fu_516 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_1_0_0_3_fu_1644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_20_fu_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_val_2_0_0_3_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1194_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_31_fu_1233_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp1_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_kernel_win_val_s_fu_1276_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_19_fu_1302_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_39_fu_1328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_0_1_fu_1391_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_2_0_0_1_fu_1391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_11_fu_1374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_0_1_fu_1441_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_2_1_0_1_fu_1441_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_31_fu_1424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_0_1_fu_1467_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_2_2_0_1_fu_1467_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_4_fu_1580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_0_4_1_cast_c_fu_1615_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_0_4_1_cast_c_fu_1615_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_23_fu_1675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_1_4_1_cast_c_fu_1714_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_1_4_1_cast_c_fu_1714_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_43_fu_1767_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_kernel_win_val_51_fu_1774_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1847_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl1_cast_fu_1855_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_2_0_0_4_fu_1859_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_2_0_4_3_fu_1884_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_4_3_fu_1884_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_3_fu_1936_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_3_fu_1936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_2_4_1_cast_c_fu_1975_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_2_4_1_cast_c_fu_1975_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_fu_2110_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_fu_2110_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl4_fu_2115_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl4_cast_fu_2122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_3_1_fu_2126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl_fu_2140_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl_cast_fu_2147_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_3_3_fu_2151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_0_3_3_cast_c_fu_2157_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_0_3_1_cast_c_fu_2132_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl5_fu_2200_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl5_cast_fu_2208_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_2_1_0_4_fu_2212_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp53_cast_fu_2391_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp54_cast_fu_2394_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_0_4_fu_2403_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp71_cast_fu_2477_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp72_cast_fu_2480_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_fu_2496_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_2_fu_2496_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl8_fu_2501_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl8_cast_fu_2508_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_3_1_fu_2512_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl9_fu_2526_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl9_cast_fu_2533_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_3_3_fu_2537_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_1_3_3_cast_c_fu_2543_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_1_3_1_cast_c_fu_2518_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl10_fu_2576_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl10_cast_fu_2584_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_2_2_0_4_fu_2588_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_2_2_2_fu_2605_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_fu_2605_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_2692_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl2_cast_fu_2699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_1_fu_2703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl3_fu_2713_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl3_cast_fu_2720_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_3_fu_2724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_0_1_3_cast_c_fu_2730_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_0_1_1_cast_c_fu_2709_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_1_4_fu_2749_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp89_cast_fu_2823_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp90_cast_fu_2826_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl13_fu_2839_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl13_cast_fu_2846_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_1_fu_2850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl14_fu_2864_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl14_cast_fu_2871_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_3_fu_2875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_2_3_3_cast_c_fu_2881_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_2_3_1_cast_c_fu_2856_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_2_4_3_fu_2894_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_3_fu_2894_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_V_0_1_cast_fu_2941_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp56_cast_fu_2944_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp13_fu_2947_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp57_cast_fu_2953_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp64_cast_fu_2962_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp66_cast_fu_2965_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl6_fu_2974_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl6_cast_fu_2981_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_1_fu_2985_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl7_fu_2995_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl7_cast_fu_3002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_3_fu_3006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_1_1_3_cast_c_fu_3012_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_1_1_1_cast_c_fu_2991_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_2_4_fu_3031_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sum_V_1_1_cast_fu_3045_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp74_cast_fu_3048_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp35_fu_3051_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp75_cast_fu_3057_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp82_cast_fu_3066_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp84_cast_fu_3069_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl11_fu_3078_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl11_cast_fu_3085_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_1_fu_3089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl12_fu_3099_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl12_cast_fu_3106_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_3_fu_3110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_2_1_3_cast_c_fu_3116_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_103_2_1_1_cast_c_fu_3095_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp61_cast_fu_3135_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp23_fu_3138_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp23_fu_3138_p2 : signal is "no";
    signal tmp59_cast_fu_3143_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp63_cast_fu_3147_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sum_V_2_1_cast_fu_3162_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp92_cast_fu_3165_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp53_fu_3168_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp93_cast_fu_3174_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp100_cast_fu_3183_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp102_cast_fu_3186_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp79_cast_fu_3195_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp41_fu_3198_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp41_fu_3198_p2 : signal is "no";
    signal tmp77_cast_fu_3203_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp81_cast_fu_3207_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp97_cast_fu_3219_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp59_fu_3222_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp59_fu_3222_p2 : signal is "no";
    signal tmp95_cast_fu_3227_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp99_cast_fu_3231_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp70_cast_fu_3240_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_s_fu_3243_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of p_Val2_s_fu_3243_p2 : signal is "no";
    signal tmp_35_fu_3274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_cast_i_fu_3282_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_3256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_3292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_3266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_3312_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp88_cast_fu_3334_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_fu_3337_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of p_Val2_4_fu_3337_p2 : signal is "no";
    signal tmp_51_fu_3368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_cast_i7_fu_3376_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_3350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_3386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_3360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_3394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_3406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_demorgan_i_i_fu_3433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_fu_3437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_3428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_i_i_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_5_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_fu_3482_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_fu_3489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_demorgan_i_i_1_fu_3509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i1_fu_3513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_3504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i1_fu_3524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i1_fu_3535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i1_fu_3540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_3529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_i_i1_fu_3546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_6_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i1_fu_3558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i1_fu_3565_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp106_cast_fu_3580_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_8_fu_3583_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of p_Val2_8_fu_3583_p2 : signal is "no";
    signal tmp_69_fu_3614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_cast_i1_fu_3622_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_3596_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_3632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_3606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_3640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_3652_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_demorgan_i_i_2_fu_3679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i2_fu_3683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_3674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i2_fu_3694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i2_fu_3705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i2_fu_3710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_3699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_i_i2_fu_3716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_3689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_fu_3722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i2_fu_3728_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i2_fu_3735_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3750_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3757_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3757_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3764_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3771_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3771_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3778_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3778_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3785_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3791_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3791_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3798_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3804_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3804_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3811_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3811_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3817_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3817_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3817_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3824_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3824_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3831_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3831_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3837_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3837_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3837_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3844_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3850_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3850_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3856_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3856_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3862_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3869_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3869_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3869_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3876_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3876_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3882_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3882_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3889_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3889_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3889_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3896_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3896_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3903_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3903_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3910_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3910_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3916_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3916_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3923_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3930_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3936_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3943_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3943_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3950_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3950_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3956_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3956_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3963_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3963_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3963_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3970_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3970_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3976_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3982_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3989_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3989_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3996_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4002_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4008_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4008_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4014_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4014_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4020_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3750_ce : STD_LOGIC;
    signal grp_fu_3757_ce : STD_LOGIC;
    signal grp_fu_3764_ce : STD_LOGIC;
    signal grp_fu_3771_ce : STD_LOGIC;
    signal grp_fu_3778_ce : STD_LOGIC;
    signal grp_fu_3785_ce : STD_LOGIC;
    signal grp_fu_3791_ce : STD_LOGIC;
    signal grp_fu_3798_ce : STD_LOGIC;
    signal grp_fu_3804_ce : STD_LOGIC;
    signal grp_fu_3811_ce : STD_LOGIC;
    signal grp_fu_3817_ce : STD_LOGIC;
    signal grp_fu_3824_ce : STD_LOGIC;
    signal grp_fu_3831_ce : STD_LOGIC;
    signal grp_fu_3837_ce : STD_LOGIC;
    signal grp_fu_3844_ce : STD_LOGIC;
    signal grp_fu_3850_ce : STD_LOGIC;
    signal grp_fu_3856_ce : STD_LOGIC;
    signal grp_fu_3862_ce : STD_LOGIC;
    signal grp_fu_3869_ce : STD_LOGIC;
    signal grp_fu_3876_ce : STD_LOGIC;
    signal grp_fu_3882_ce : STD_LOGIC;
    signal grp_fu_3889_ce : STD_LOGIC;
    signal grp_fu_3896_ce : STD_LOGIC;
    signal grp_fu_3903_ce : STD_LOGIC;
    signal grp_fu_3910_ce : STD_LOGIC;
    signal grp_fu_3916_ce : STD_LOGIC;
    signal grp_fu_3923_ce : STD_LOGIC;
    signal grp_fu_3930_ce : STD_LOGIC;
    signal grp_fu_3936_ce : STD_LOGIC;
    signal grp_fu_3943_ce : STD_LOGIC;
    signal grp_fu_3950_ce : STD_LOGIC;
    signal grp_fu_3956_ce : STD_LOGIC;
    signal grp_fu_3963_ce : STD_LOGIC;
    signal grp_fu_3970_ce : STD_LOGIC;
    signal grp_fu_3976_ce : STD_LOGIC;
    signal grp_fu_3982_ce : STD_LOGIC;
    signal grp_fu_3989_ce : STD_LOGIC;
    signal grp_fu_3996_ce : STD_LOGIC;
    signal grp_fu_4002_ce : STD_LOGIC;
    signal grp_fu_4008_ce : STD_LOGIC;
    signal grp_fu_4014_ce : STD_LOGIC;
    signal grp_fu_4020_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_3750_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3757_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3764_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3771_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3778_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3785_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3791_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3798_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3804_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3811_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3817_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3817_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3824_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3831_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3837_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3837_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3844_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3850_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3856_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3862_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3869_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3869_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3876_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3882_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3889_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3889_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3896_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3903_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3910_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3916_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3923_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3923_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3930_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3936_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3943_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3950_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3956_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3963_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3963_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3970_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3976_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3982_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3989_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3996_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4002_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4008_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4014_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4020_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_0_1_fu_1391_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_0_2_fu_2110_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_4_3_fu_1884_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_0_1_fu_1441_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_1_2_fu_2496_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_3_fu_1936_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_0_1_fu_1467_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_2_2_fu_2605_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_3_fu_2894_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_0_4_1_cast_c_fu_1615_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_1_4_1_cast_c_fu_1714_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_2_4_1_cast_c_fu_1975_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_457 : BOOLEAN;
    signal ap_condition_1272 : BOOLEAN;
    signal ap_condition_3296 : BOOLEAN;
    signal ap_condition_3300 : BOOLEAN;
    signal ap_condition_3303 : BOOLEAN;

    component image_filter_mac_muladd_6s_8ns_15s_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_8s_8ns_16s_17_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_mac_muladd_7s_8ns_13s_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_8ns_8ns_15ns_15_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component image_filter_mac_muladd_8s_8ns_17s_17_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_mac_muladd_8ns_8ns_15ns_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_7s_8ns_16ns_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_8s_8ns_17s_18_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_mac_muladd_7s_8ns_12ns_15_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component image_filter_mac_muladd_6s_8ns_16ns_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_8ns_8ns_16s_17_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_mac_muladd_7s_8ns_15s_16_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_muladd_8s_8ns_19ns_19_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_mac_muladd_8ns_8ns_20ns_20_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component Filter2D_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_val_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        we0 => k_buf_0_val_0_we0,
        d0 => ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_addr_reg_4771,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => col_buf_0_val_0_0_1_reg_5011);

    k_buf_0_val_1_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        we0 => k_buf_0_val_1_we0,
        d0 => k_buf_0_val_1_d0,
        q0 => k_buf_0_val_1_q0);

    k_buf_0_val_2_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        we0 => k_buf_0_val_2_we0,
        d0 => k_buf_0_val_2_d0,
        q0 => k_buf_0_val_2_q0);

    k_buf_0_val_3_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        we0 => k_buf_0_val_3_we0,
        d0 => k_buf_0_val_3_d0,
        q0 => k_buf_0_val_3_q0);

    k_buf_1_val_0_U : component Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        we0 => k_buf_1_val_0_we0,
        d0 => col_buf_1_val_0_0_1_reg_5219,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_addr_reg_4803,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4);

    k_buf_1_val_1_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        we0 => k_buf_1_val_1_we0,
        d0 => k_buf_1_val_1_d0,
        q0 => k_buf_1_val_1_q0);

    k_buf_1_val_2_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        we0 => k_buf_1_val_2_we0,
        d0 => k_buf_1_val_2_d0,
        q0 => k_buf_1_val_2_q0);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        we0 => k_buf_1_val_3_we0,
        d0 => k_buf_1_val_3_d0,
        q0 => k_buf_1_val_3_q0);

    k_buf_2_val_0_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        we0 => k_buf_2_val_0_we0,
        d0 => k_buf_2_val_0_d0,
        q0 => k_buf_2_val_0_q0);

    k_buf_2_val_1_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        we0 => k_buf_2_val_1_we0,
        d0 => k_buf_2_val_1_d0,
        q0 => k_buf_2_val_1_q0);

    k_buf_2_val_2_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        we0 => k_buf_2_val_2_we0,
        d0 => k_buf_2_val_2_d0,
        q0 => k_buf_2_val_2_q0);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_val_1
    generic map (
        DataWidth => 8,
        AddressRange => 220,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        we0 => k_buf_2_val_3_we0,
        d0 => k_buf_2_val_3_d0,
        q0 => k_buf_2_val_3_q0);

    image_filter_mac_muladd_6s_8ns_15s_16_3_1_U20 : component image_filter_mac_muladd_6s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3750_p0,
        din1 => grp_fu_3750_p1,
        din2 => r_V_2_0_0_1_reg_4885,
        ce => grp_fu_3750_ce,
        dout => grp_fu_3750_p3);

    image_filter_mac_muladd_6s_8ns_15s_16_3_1_U21 : component image_filter_mac_muladd_6s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3757_p0,
        din1 => grp_fu_3757_p1,
        din2 => r_V_2_1_0_1_reg_4934,
        ce => grp_fu_3757_ce,
        dout => grp_fu_3757_p3);

    image_filter_mac_muladd_6s_8ns_15s_16_3_1_U22 : component image_filter_mac_muladd_6s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3764_p0,
        din1 => grp_fu_3764_p1,
        din2 => r_V_2_2_0_1_reg_4972,
        ce => grp_fu_3764_ce,
        dout => grp_fu_3764_p3);

    image_filter_mac_muladd_8s_8ns_16s_17_3_1_U23 : component image_filter_mac_muladd_8s_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3771_p0,
        din1 => grp_fu_3771_p1,
        din2 => sum_V_0_0_1_reg_5028,
        ce => grp_fu_3771_ce,
        dout => grp_fu_3771_p3);

    image_filter_mac_muladd_7s_8ns_13s_16_3_1_U24 : component image_filter_mac_muladd_7s_8ns_13s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3778_p0,
        din1 => grp_fu_3778_p1,
        din2 => r_V_2_0_0_4_fu_1859_p2,
        ce => grp_fu_3778_ce,
        dout => grp_fu_3778_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U25 : component image_filter_mac_muladd_8ns_8ns_15ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3785_p0,
        din1 => grp_fu_3785_p1,
        din2 => tmp_103_0_4_1_cast_c_reg_5043,
        ce => grp_fu_3785_ce,
        dout => grp_fu_3785_p3);

    image_filter_mac_muladd_8s_8ns_16s_17_3_1_U26 : component image_filter_mac_muladd_8s_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3791_p0,
        din1 => grp_fu_3791_p1,
        din2 => sum_V_1_0_1_reg_5088,
        ce => grp_fu_3791_ce,
        dout => grp_fu_3791_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U27 : component image_filter_mac_muladd_8ns_8ns_15ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3798_p0,
        din1 => grp_fu_3798_p1,
        din2 => tmp_103_1_4_1_cast_c_reg_5108,
        ce => grp_fu_3798_ce,
        dout => grp_fu_3798_p3);

    image_filter_mac_muladd_8s_8ns_16s_17_3_1_U28 : component image_filter_mac_muladd_8s_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3804_p0,
        din1 => grp_fu_3804_p1,
        din2 => sum_V_2_0_1_reg_5143,
        ce => grp_fu_3804_ce,
        dout => grp_fu_3804_p3);

    image_filter_mac_muladd_8s_8ns_17s_17_3_1_U29 : component image_filter_mac_muladd_8s_8ns_17s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3811_p0,
        din1 => grp_fu_3811_p1,
        din2 => sum_V_0_0_2_reg_5179,
        ce => grp_fu_3811_ce,
        dout => grp_fu_3811_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U30 : component image_filter_mac_muladd_8ns_8ns_15ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3817_p0,
        din1 => grp_fu_3817_p1,
        din2 => grp_fu_3817_p2,
        ce => grp_fu_3817_ce,
        dout => grp_fu_3817_p3);

    image_filter_mac_muladd_7s_8ns_13s_16_3_1_U31 : component image_filter_mac_muladd_7s_8ns_13s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3824_p0,
        din1 => grp_fu_3824_p1,
        din2 => r_V_2_1_0_4_fu_2212_p2,
        ce => grp_fu_3824_ce,
        dout => grp_fu_3824_p3);

    image_filter_mac_muladd_8s_8ns_17s_17_3_1_U32 : component image_filter_mac_muladd_8s_8ns_17s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3831_p0,
        din1 => grp_fu_3831_p1,
        din2 => sum_V_1_0_2_reg_5235,
        ce => grp_fu_3831_ce,
        dout => grp_fu_3831_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U33 : component image_filter_mac_muladd_8ns_8ns_15ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3837_p0,
        din1 => grp_fu_3837_p1,
        din2 => grp_fu_3837_p2,
        ce => grp_fu_3837_ce,
        dout => grp_fu_3837_p3);

    image_filter_mac_muladd_8s_8ns_17s_17_3_1_U34 : component image_filter_mac_muladd_8s_8ns_17s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3844_p0,
        din1 => grp_fu_3844_p1,
        din2 => sum_V_2_0_2_reg_5260,
        ce => grp_fu_3844_ce,
        dout => grp_fu_3844_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U35 : component image_filter_mac_muladd_8ns_8ns_15ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3850_p0,
        din1 => grp_fu_3850_p1,
        din2 => tmp_103_2_4_1_cast_c_reg_5275,
        ce => grp_fu_3850_ce,
        dout => grp_fu_3850_p3);

    image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U36 : component image_filter_mac_muladd_7s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3856_p0,
        din1 => grp_fu_3856_p1,
        din2 => r_V_2_0_2_reg_5310,
        ce => grp_fu_3856_ce,
        dout => grp_fu_3856_p3);

    image_filter_mac_muladd_8s_8ns_17s_18_3_1_U37 : component image_filter_mac_muladd_8s_8ns_17s_18_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3862_p0,
        din1 => grp_fu_3862_p1,
        din2 => tmp21_reg_5320,
        ce => grp_fu_3862_ce,
        dout => grp_fu_3862_p3);

    image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U38 : component image_filter_mac_muladd_7s_8ns_12ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3869_p0,
        din1 => grp_fu_3869_p1,
        din2 => grp_fu_3869_p2,
        ce => grp_fu_3869_ce,
        dout => grp_fu_3869_p3);

    image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U39 : component image_filter_mac_muladd_6s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3876_p0,
        din1 => grp_fu_3876_p1,
        din2 => r_V_2_0_4_3_reg_5209,
        ce => grp_fu_3876_ce,
        dout => grp_fu_3876_p3);

    image_filter_mac_muladd_7s_8ns_13s_16_3_1_U40 : component image_filter_mac_muladd_7s_8ns_13s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3882_p0,
        din1 => grp_fu_3882_p1,
        din2 => r_V_2_2_0_4_fu_2588_p2,
        ce => grp_fu_3882_ce,
        dout => grp_fu_3882_p3);

    image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U41 : component image_filter_mac_muladd_8ns_8ns_15ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3889_p0,
        din1 => grp_fu_3889_p1,
        din2 => grp_fu_3889_p2,
        ce => grp_fu_3889_ce,
        dout => grp_fu_3889_p3);

    image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U42 : component image_filter_mac_muladd_8ns_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3896_p0,
        din1 => grp_fu_3896_p1,
        din2 => tmp14_reg_5421,
        ce => grp_fu_3896_ce,
        dout => grp_fu_3896_p3);

    image_filter_mac_muladd_7s_8ns_15s_16_3_1_U43 : component image_filter_mac_muladd_7s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3903_p0,
        din1 => grp_fu_3903_p1,
        din2 => tmp26_reg_5431,
        ce => grp_fu_3903_ce,
        dout => grp_fu_3903_p3);

    image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U44 : component image_filter_mac_muladd_7s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3910_p0,
        din1 => grp_fu_3910_p1,
        din2 => r_V_2_1_2_reg_5466,
        ce => grp_fu_3910_ce,
        dout => grp_fu_3910_p3);

    image_filter_mac_muladd_8s_8ns_17s_18_3_1_U45 : component image_filter_mac_muladd_8s_8ns_17s_18_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3916_p0,
        din1 => grp_fu_3916_p1,
        din2 => tmp39_reg_5476,
        ce => grp_fu_3916_ce,
        dout => grp_fu_3916_p3);

    image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U46 : component image_filter_mac_muladd_7s_8ns_12ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3923_p0,
        din1 => grp_fu_3923_p1,
        din2 => grp_fu_3923_p2,
        ce => grp_fu_3923_ce,
        dout => grp_fu_3923_p3);

    image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U47 : component image_filter_mac_muladd_6s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3930_p0,
        din1 => grp_fu_3930_p1,
        din2 => r_V_2_1_4_3_reg_5245,
        ce => grp_fu_3930_ce,
        dout => grp_fu_3930_p3);

    image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U48 : component image_filter_mac_muladd_8ns_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3936_p0,
        din1 => grp_fu_3936_p1,
        din2 => tmp36_reg_5547,
        ce => grp_fu_3936_ce,
        dout => grp_fu_3936_p3);

    image_filter_mac_muladd_7s_8ns_15s_16_3_1_U49 : component image_filter_mac_muladd_7s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3943_p0,
        din1 => grp_fu_3943_p1,
        din2 => tmp44_reg_5557,
        ce => grp_fu_3943_ce,
        dout => grp_fu_3943_p3);

    image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U50 : component image_filter_mac_muladd_7s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3950_p0,
        din1 => grp_fu_3950_p1,
        din2 => r_V_2_2_2_reg_5502,
        ce => grp_fu_3950_ce,
        dout => grp_fu_3950_p3);

    image_filter_mac_muladd_8s_8ns_17s_18_3_1_U51 : component image_filter_mac_muladd_8s_8ns_17s_18_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3956_p0,
        din1 => grp_fu_3956_p1,
        din2 => tmp57_reg_5597,
        ce => grp_fu_3956_ce,
        dout => grp_fu_3956_p3);

    image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U52 : component image_filter_mac_muladd_7s_8ns_12ns_15_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3963_p0,
        din1 => grp_fu_3963_p1,
        din2 => grp_fu_3963_p2,
        ce => grp_fu_3963_ce,
        dout => grp_fu_3963_p3);

    image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U53 : component image_filter_mac_muladd_6s_8ns_16ns_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3970_p0,
        din1 => grp_fu_3970_p1,
        din2 => r_V_2_2_4_3_reg_5602,
        ce => grp_fu_3970_ce,
        dout => grp_fu_3970_p3);

    image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U54 : component image_filter_mac_muladd_8s_8ns_19ns_19_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3976_p0,
        din1 => grp_fu_3976_p1,
        din2 => sum_V_0_2_reg_5607,
        ce => grp_fu_3976_ce,
        dout => grp_fu_3976_p3);

    image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U55 : component image_filter_mac_muladd_8ns_8ns_16s_17_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3982_p0,
        din1 => grp_fu_3982_p1,
        din2 => tmp54_reg_5637,
        ce => grp_fu_3982_ce,
        dout => grp_fu_3982_p3);

    image_filter_mac_muladd_7s_8ns_15s_16_3_1_U56 : component image_filter_mac_muladd_7s_8ns_15s_16_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3989_p0,
        din1 => grp_fu_3989_p1,
        din2 => tmp62_reg_5647,
        ce => grp_fu_3989_ce,
        dout => grp_fu_3989_p3);

    image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U57 : component image_filter_mac_muladd_8s_8ns_19ns_19_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3996_p0,
        din1 => grp_fu_3996_p1,
        din2 => sum_V_1_2_reg_5662,
        ce => grp_fu_3996_ce,
        dout => grp_fu_3996_p3);

    image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U58 : component image_filter_mac_muladd_8s_8ns_19ns_19_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4002_p0,
        din1 => grp_fu_4002_p1,
        din2 => sum_V_2_2_reg_5712,
        ce => grp_fu_4002_ce,
        dout => grp_fu_4002_p3);

    image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U59 : component image_filter_mac_muladd_8ns_8ns_20ns_20_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4008_p0,
        din1 => grp_fu_4008_p1,
        din2 => sum_V_0_4_1_reg_5692,
        ce => grp_fu_4008_ce,
        dout => grp_fu_4008_p3);

    image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U60 : component image_filter_mac_muladd_8ns_8ns_20ns_20_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4014_p0,
        din1 => grp_fu_4014_p1,
        din2 => sum_V_1_4_1_reg_5722,
        ce => grp_fu_4014_ce,
        dout => grp_fu_4014_p3);

    image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U61 : component image_filter_mac_muladd_8ns_8ns_20ns_20_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4020_p0,
        din1 => grp_fu_4020_p1,
        din2 => sum_V_2_4_1_reg_5747,
        ce => grp_fu_4020_ce,
        dout => grp_fu_4020_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond450_i_fu_1170_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state6);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond450_i_fu_1170_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_457)) then
                if (((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943 <= p_src_data_stream_1_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943 <= ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021 <= p_src_data_stream_2_V_dout;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021 <= ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= col_buf_1_val_0_0_1_fu_1893_p3;
            elsif ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0_6_i_reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= col_buf_0_val_0_0_1_fu_1554_p3;
            elsif ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= ap_phi_reg_pp0_iter0_p_0_6_i_reg_930;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= col_buf_val_0_0_4_1_fu_1518_p3;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= col_buf_val_0_0_3_1_fu_1524_p3;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= col_buf_val_0_0_2_1_fu_1530_p3;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= col_buf_val_0_0_1_1_fu_1536_p3;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= col_buf_val_1_0_4_1_reg_5053;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= col_buf_val_1_0_3_1_reg_5059;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= col_buf_val_1_0_2_1_reg_5065;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= col_buf_val_1_0_1_1_reg_5071;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= col_buf_val_2_0_4_1_reg_5113;
            elsif (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= col_buf_val_2_0_3_1_reg_5119;
            elsif (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= col_buf_val_2_0_2_1_reg_5125;
            elsif (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= col_buf_val_2_0_1_1_reg_5131;
            elsif (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085;
            end if; 
        end if;
    end process;

    src_kernel_win_0_va_20_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1272)) then
                if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1))) then 
                    src_kernel_win_0_va_20_fu_512 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4;
                elsif (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0))) then 
                    src_kernel_win_0_va_20_fu_512 <= col_buf_0_val_0_0_1_fu_1554_p3;
                elsif ((tmp_8_reg_4671 = ap_const_lv1_0)) then 
                    src_kernel_win_0_va_20_fu_512 <= col_buf_val_0_0_0_3_fu_1542_p3;
                end if;
            end if; 
        end if;
    end process;

    src_kernel_win_1_va_20_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((exitcond449_i_reg_4667 = ap_const_lv1_0)) then
                if ((ap_const_boolean_1 = ap_condition_3303)) then 
                    src_kernel_win_1_va_20_fu_516 <= ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4;
                elsif ((ap_const_boolean_1 = ap_condition_3300)) then 
                    src_kernel_win_1_va_20_fu_516 <= col_buf_1_val_0_0_1_fu_1893_p3;
                elsif ((ap_const_boolean_1 = ap_condition_3296)) then 
                    src_kernel_win_1_va_20_fu_516 <= col_buf_val_1_0_0_3_fu_1644_p3;
                end if;
            end if; 
        end if;
    end process;

    src_kernel_win_2_va_20_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                src_kernel_win_2_va_20_fu_520 <= ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
            elsif (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                src_kernel_win_2_va_20_fu_520 <= col_buf_2_val_0_0_1_fu_2241_p3;
            elsif (((tmp_8_reg_4671 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                src_kernel_win_2_va_20_fu_520 <= col_buf_val_2_0_0_3_fu_1746_p3;
            end if; 
        end if;
    end process;

    t_V_2_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_2_reg_854 <= j_V_reg_4982;
            elsif (((exitcond450_i_fu_1170_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_854 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    t_V_reg_843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                t_V_reg_843 <= i_V_reg_4645;
            elsif (((tmp_4_fu_1110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_843 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    tmp_2_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_2_reg_832 <= ap_const_lv2_0;
            elsif (((tmp_4_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_2_reg_832 <= tmp_3_fu_1104_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                Range1_all_ones_1_reg_5801 <= Range1_all_ones_1_fu_3416_p2;
                Range1_all_ones_reg_5771 <= Range1_all_ones_fu_3322_p2;
                Range1_all_zeros_1_reg_5807 <= Range1_all_zeros_1_fu_3422_p2;
                Range1_all_zeros_reg_5777 <= Range1_all_zeros_fu_3328_p2;
                carry_1_reg_5765 <= carry_1_fu_3306_p2;
                carry_3_reg_5795 <= carry_3_fu_3400_p2;
                p_Result_2_reg_5782 <= p_Val2_4_fu_3337_p2(19 downto 19);
                p_Result_s_reg_5752 <= p_Val2_s_fu_3243_p2(19 downto 19);
                p_Val2_2_reg_5759 <= p_Val2_2_fu_3286_p2;
                p_Val2_6_reg_5789 <= p_Val2_6_fu_3380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                Range1_all_ones_2_reg_5846 <= Range1_all_ones_2_fu_3662_p2;
                Range1_all_zeros_2_reg_5852 <= Range1_all_zeros_2_fu_3668_p2;
                carry_5_reg_5840 <= carry_5_fu_3646_p2;
                p_Result_4_reg_5827 <= p_Val2_8_fu_3583_p2(19 downto 19);
                p_Val2_10_reg_5834 <= p_Val2_10_fu_3626_p2;
                p_Val2_12_reg_5817 <= p_Val2_12_fu_3496_p3;
                p_Val2_13_reg_5822 <= p_Val2_13_fu_3572_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866 <= p_src_data_stream_0_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                col_buf_0_val_0_0_1_reg_5011 <= col_buf_0_val_0_0_1_fu_1554_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                col_buf_0_val_0_1_reg_4873 <= k_buf_0_val_0_q0;
                col_buf_0_val_0_2_reg_4867 <= k_buf_0_val_1_q0;
                col_buf_0_val_0_3_reg_4861 <= k_buf_0_val_2_q0;
                col_buf_0_val_0_4_reg_4856 <= k_buf_0_val_3_q0;
                col_buf_1_val_0_1_reg_4922 <= k_buf_1_val_0_q0;
                col_buf_1_val_0_2_reg_4916 <= k_buf_1_val_1_q0;
                col_buf_1_val_0_3_reg_4910 <= k_buf_1_val_2_q0;
                col_buf_1_val_0_4_reg_4905 <= k_buf_1_val_3_q0;
                col_buf_2_val_0_1_reg_4966 <= k_buf_2_val_0_q0;
                col_buf_2_val_0_2_reg_4960 <= k_buf_2_val_1_q0;
                col_buf_2_val_0_3_reg_4954 <= k_buf_2_val_2_q0;
                col_buf_2_val_0_4_reg_4949 <= k_buf_2_val_3_q0;
                src_kernel_win_0_va_17_fu_340 <= p_src_kernel_win_val_3_fu_1367_p3;
                src_kernel_win_0_va_18_fu_344 <= p_src_kernel_win_val_2_fu_1360_p3;
                src_kernel_win_0_va_19_fu_348 <= p_src_kernel_win_val_1_reg_4777;
                src_kernel_win_1_va_18_fu_424 <= p_src_kernel_win_val_21_fu_1417_p3;
                src_kernel_win_1_va_19_fu_428 <= p_src_kernel_win_val_20_reg_4809;
                src_kernel_win_2_va_18_fu_504 <= p_src_kernel_win_val_41_fu_1457_p3;
                src_kernel_win_2_va_19_fu_508 <= p_src_kernel_win_val_40_reg_4840;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                col_buf_1_val_0_0_1_reg_5219 <= col_buf_1_val_0_0_1_fu_1893_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                col_buf_2_val_0_0_1_reg_5381 <= col_buf_2_val_0_0_1_fu_2241_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                col_buf_2_val_0_0_2_fu_268 <= ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6;
                src_kernel_win_0_va_10_fu_312 <= p_src_kernel_win_val_59_fu_2082_p3;
                src_kernel_win_0_va_11_fu_316 <= p_src_kernel_win_val_9_fu_2075_p3;
                src_kernel_win_0_va_12_fu_320 <= src_kernel_win_0_va_22_reg_890;
                src_kernel_win_0_va_13_fu_324 <= p_src_kernel_win_val_7_fu_2068_p3;
                src_kernel_win_0_va_14_fu_328 <= p_src_kernel_win_val_6_fu_2061_p3;
                src_kernel_win_0_va_15_fu_332 <= p_src_kernel_win_val_5_fu_2054_p3;
                src_kernel_win_0_va_3_fu_284 <= p_src_kernel_win_val_16_reg_4879;
                src_kernel_win_0_va_5_fu_292 <= p_src_kernel_win_val_14_reg_5168;
                src_kernel_win_0_va_6_fu_296 <= p_src_kernel_win_val_13_fu_2089_p3;
                src_kernel_win_0_va_9_fu_308 <= p_src_kernel_win_val_10_reg_5017;
                src_kernel_win_1_va_15_fu_412 <= p_src_kernel_win_val_24_fu_2179_p3;
                src_kernel_win_1_va_16_fu_416 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955;
                src_kernel_win_1_va_4_fu_368 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995;
                src_kernel_win_1_va_8_fu_384 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982;
                src_kernel_win_1_va_fu_352 <= src_kernel_win_1_va_20_fu_516;
                src_kernel_win_2_va_15_fu_492 <= p_src_kernel_win_val_44_fu_2271_p3;
                src_kernel_win_2_va_2_fu_440 <= p_src_kernel_win_val_57_fu_2292_p3;
                src_kernel_win_2_va_7_fu_460 <= p_src_kernel_win_val_52_fu_2285_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                col_buf_val_1_0_1_1_reg_5071 <= col_buf_val_1_0_1_1_fu_1638_p3;
                col_buf_val_1_0_2_1_reg_5065 <= col_buf_val_1_0_2_1_fu_1632_p3;
                col_buf_val_1_0_3_1_reg_5059 <= col_buf_val_1_0_3_1_fu_1626_p3;
                col_buf_val_1_0_4_1_reg_5053 <= col_buf_val_1_0_4_1_fu_1620_p3;
                col_buf_val_2_0_1_1_reg_5131 <= col_buf_val_2_0_1_1_fu_1740_p3;
                col_buf_val_2_0_2_1_reg_5125 <= col_buf_val_2_0_2_1_fu_1734_p3;
                col_buf_val_2_0_3_1_reg_5119 <= col_buf_val_2_0_3_1_fu_1728_p3;
                col_buf_val_2_0_4_1_reg_5113 <= col_buf_val_2_0_4_1_fu_1722_p3;
                p_src_kernel_win_val_10_reg_5017 <= p_src_kernel_win_val_10_fu_1587_p3;
                p_src_kernel_win_val_18_reg_5022 <= p_src_kernel_win_val_18_fu_1594_p3;
                p_src_kernel_win_val_30_reg_5077 <= p_src_kernel_win_val_30_fu_1682_p3;
                p_src_kernel_win_val_38_reg_5082 <= p_src_kernel_win_val_38_fu_1689_p3;
                p_src_kernel_win_val_56_reg_5137 <= p_src_kernel_win_val_56_fu_1781_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond449_i_reg_4667 <= exitcond449_i_fu_1210_p2;
                exitcond449_i_reg_4667_pp0_iter1_reg <= exitcond449_i_reg_4667;
                k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg <= k_buf_1_val_0_addr_reg_4803;
                k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg <= k_buf_2_val_0_addr_reg_4835;
                or_cond451_i_reg_4752_pp0_iter1_reg <= or_cond451_i_reg_4752;
                or_cond451_i_reg_4752_pp0_iter2_reg <= or_cond451_i_reg_4752_pp0_iter1_reg;
                or_cond451_i_reg_4752_pp0_iter3_reg <= or_cond451_i_reg_4752_pp0_iter2_reg;
                or_cond451_i_reg_4752_pp0_iter4_reg <= or_cond451_i_reg_4752_pp0_iter3_reg;
                or_cond_i_reg_4690_pp0_iter1_reg <= or_cond_i_reg_4690;
                p_src_kernel_win_val_12_reg_5163 <= p_src_kernel_win_val_12_fu_1823_p3;
                p_src_kernel_win_val_14_reg_5168 <= p_src_kernel_win_val_14_fu_1830_p3;
                p_src_kernel_win_val_17_reg_5174 <= p_src_kernel_win_val_17_fu_1837_p3;
                p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg <= p_src_kernel_win_val_17_reg_5174;
                p_src_kernel_win_val_32_reg_5225 <= p_src_kernel_win_val_32_fu_1916_p3;
                p_src_kernel_win_val_37_reg_5230 <= p_src_kernel_win_val_37_fu_1923_p3;
                p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg <= p_src_kernel_win_val_37_reg_5230;
                p_src_kernel_win_val_46_reg_5567 <= p_src_kernel_win_val_46_fu_2788_p3;
                p_src_kernel_win_val_48_reg_5572 <= p_src_kernel_win_val_48_fu_2795_p3;
                p_src_kernel_win_val_50_reg_5255 <= p_src_kernel_win_val_50_fu_1954_p3;
                p_src_kernel_win_val_55_reg_5577 <= p_src_kernel_win_val_55_fu_2816_p3;
                p_src_kernel_win_val_8_reg_5158 <= p_src_kernel_win_val_8_fu_1816_p3;
                tmp40_reg_5552_pp0_iter3_reg <= tmp40_reg_5552;
                tmp48_reg_5562_pp0_iter3_reg <= tmp48_reg_5562;
                tmp_8_reg_4671_pp0_iter1_reg <= tmp_8_reg_4671;
                tmp_9_reg_4694_pp0_iter1_reg <= tmp_9_reg_4694;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_4645 <= i_V_fu_1176_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond450_i_fu_1170_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_4662 <= icmp_fu_1204_p2;
                tmp_5_reg_4650 <= tmp_5_fu_1182_p2;
                tmp_6_reg_4658 <= tmp_6_fu_1188_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                j_V_reg_4982 <= j_V_fu_1512_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_fu_1210_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_0_addr_reg_4771 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_0_val_1_addr_reg_4766 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_0_val_2_addr_reg_4761 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_0_val_3_addr_reg_4756 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_1_val_0_addr_reg_4803 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_1_val_1_addr_reg_4798 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_1_val_2_addr_reg_4793 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_1_val_3_addr_reg_4788 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_2_val_0_addr_reg_4835 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_2_val_1_addr_reg_4830 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_2_val_2_addr_reg_4825 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                k_buf_2_val_3_addr_reg_4820 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
                or_cond451_i_reg_4752 <= or_cond451_i_fu_1249_p2;
                or_cond_i_reg_4690 <= or_cond_i_fu_1222_p2;
                p_src_kernel_win_val_1_reg_4777 <= p_src_kernel_win_val_1_fu_1284_p3;
                p_src_kernel_win_val_20_reg_4809 <= p_src_kernel_win_val_20_fu_1310_p3;
                p_src_kernel_win_val_40_reg_4840 <= p_src_kernel_win_val_40_fu_1336_p3;
                tmp_8_reg_4671 <= tmp_8_fu_1216_p2;
                tmp_9_reg_4694 <= tmp_9_fu_1227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_14_reg_5857 <= p_Val2_14_fu_3742_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_src_kernel_win_val_15_reg_5295 <= p_src_kernel_win_val_15_fu_2096_p3;
                p_src_kernel_win_val_24_reg_5330 <= p_src_kernel_win_val_24_fu_2179_p3;
                p_src_kernel_win_val_27_reg_5335 <= p_src_kernel_win_val_27_fu_2186_p3;
                p_src_kernel_win_val_34_reg_5340 <= p_src_kernel_win_val_34_fu_2193_p3;
                p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg <= p_src_kernel_win_val_36_reg_4928;
                p_src_kernel_win_val_44_reg_5386 <= p_src_kernel_win_val_44_fu_2271_p3;
                p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg <= p_src_kernel_win_val_44_reg_5386;
                p_src_kernel_win_val_47_reg_5391 <= p_src_kernel_win_val_47_fu_2278_p3;
                p_src_kernel_win_val_52_reg_5396 <= p_src_kernel_win_val_52_fu_2285_p3;
                p_src_kernel_win_val_57_reg_5401 <= p_src_kernel_win_val_57_fu_2292_p3;
                p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg <= p_src_kernel_win_val_57_reg_5401;
                p_src_kernel_win_val_5_reg_5280 <= p_src_kernel_win_val_5_fu_2054_p3;
                p_src_kernel_win_val_7_reg_5285 <= p_src_kernel_win_val_7_fu_2068_p3;
                p_src_kernel_win_val_9_reg_5290 <= p_src_kernel_win_val_9_fu_2075_p3;
                tmp43_reg_5371_pp0_iter2_reg <= tmp43_reg_5371;
                tmp58_reg_5642_pp0_iter3_reg <= tmp58_reg_5642;
                tmp66_reg_5652_pp0_iter3_reg <= tmp66_reg_5652;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_src_kernel_win_val_16_reg_4879 <= p_src_kernel_win_val_16_fu_1381_p3;
                p_src_kernel_win_val_36_reg_4928 <= p_src_kernel_win_val_36_fu_1431_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_src_kernel_win_val_26_reg_5441 <= p_src_kernel_win_val_26_fu_2442_p3;
                p_src_kernel_win_val_28_reg_5446 <= p_src_kernel_win_val_28_fu_2449_p3;
                p_src_kernel_win_val_35_reg_5451 <= p_src_kernel_win_val_35_fu_2470_p3;
                p_src_kernel_win_val_54_reg_5481 <= p_src_kernel_win_val_54_fu_2562_p3;
                p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg <= p_src_kernel_win_val_56_reg_5137;
                p_src_kernel_win_val_58_reg_5487 <= p_src_kernel_win_val_58_fu_2569_p3;
                tmp22_reg_5426_pp0_iter2_reg <= tmp22_reg_5426;
                tmp30_reg_5436_pp0_iter2_reg <= tmp30_reg_5436;
                tmp30_reg_5436_pp0_iter3_reg <= tmp30_reg_5436_pp0_iter2_reg;
                tmp61_reg_5517_pp0_iter2_reg <= tmp61_reg_5517;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                r_V_2_0_0_1_reg_4885 <= r_V_2_0_0_1_fu_1391_p2;
                r_V_2_1_0_1_reg_4934 <= r_V_2_1_0_1_fu_1441_p2;
                r_V_2_2_0_1_reg_4972 <= r_V_2_2_0_1_fu_1467_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                r_V_2_0_2_reg_5310 <= r_V_2_0_2_fu_2110_p2;
                    tmp21_reg_5320(16 downto 7) <= tmp21_fu_2161_p2(16 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_2_0_4_3_reg_5209 <= r_V_2_0_4_3_fu_1884_p2;
                r_V_2_1_4_3_reg_5245 <= r_V_2_1_4_3_fu_1936_p2;
                tmp_103_2_4_1_cast_c_reg_5275 <= tmp_103_2_4_1_cast_c_fu_1975_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                r_V_2_1_2_reg_5466 <= r_V_2_1_2_fu_2496_p2;
                r_V_2_2_2_reg_5502 <= r_V_2_2_2_fu_2605_p2;
                sum_V_0_1_reg_5416 <= sum_V_0_1_fu_2397_p2;
                sum_V_1_1_reg_5456 <= sum_V_1_1_fu_2483_p2;
                    tmp39_reg_5476(16 downto 7) <= tmp39_fu_2547_p2(16 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_2_2_4_3_reg_5602 <= r_V_2_2_4_3_fu_2894_p2;
                sum_V_2_1_reg_5582 <= sum_V_2_1_fu_2829_p2;
                    tmp12_reg_5527(16 downto 7) <= tmp12_fu_2734_p2(16 downto 7);
                    tmp57_reg_5597(16 downto 7) <= tmp57_fu_2885_p2(16 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                src_kernel_win_0_va_16_fu_336 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877;
                src_kernel_win_0_va_1_fu_276 <= p_src_kernel_win_val_18_reg_5022;
                src_kernel_win_0_va_2_fu_280 <= p_src_kernel_win_val_17_fu_1837_p3;
                src_kernel_win_0_va_4_fu_288 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917;
                src_kernel_win_0_va_7_fu_300 <= p_src_kernel_win_val_12_fu_1823_p3;
                src_kernel_win_0_va_8_fu_304 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904;
                src_kernel_win_0_va_fu_272 <= src_kernel_win_0_va_20_fu_512;
                src_kernel_win_1_va_1_fu_356 <= p_src_kernel_win_val_38_reg_5082;
                src_kernel_win_1_va_2_fu_360 <= p_src_kernel_win_val_37_fu_1923_p3;
                src_kernel_win_1_va_7_fu_380 <= p_src_kernel_win_val_32_fu_1916_p3;
                src_kernel_win_2_va_17_fu_500 <= p_src_kernel_win_val_42_fu_1947_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                src_kernel_win_0_va_22_reg_890 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                src_kernel_win_1_va_10_fu_392 <= p_src_kernel_win_val_29_fu_2456_p3;
                src_kernel_win_1_va_11_fu_396 <= p_src_kernel_win_val_28_fu_2449_p3;
                src_kernel_win_1_va_12_fu_400 <= src_kernel_win_1_va_22_reg_968;
                src_kernel_win_1_va_13_fu_404 <= p_src_kernel_win_val_26_fu_2442_p3;
                src_kernel_win_1_va_14_fu_408 <= p_src_kernel_win_val_25_fu_2435_p3;
                src_kernel_win_1_va_3_fu_364 <= p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg;
                src_kernel_win_1_va_5_fu_372 <= p_src_kernel_win_val_34_reg_5340;
                src_kernel_win_1_va_6_fu_376 <= p_src_kernel_win_val_33_fu_2463_p3;
                src_kernel_win_1_va_9_fu_388 <= p_src_kernel_win_val_30_reg_5077;
                src_kernel_win_2_va_16_fu_496 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045;
                src_kernel_win_2_va_1_fu_436 <= p_src_kernel_win_val_58_fu_2569_p3;
                src_kernel_win_2_va_4_fu_448 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085;
                src_kernel_win_2_va_8_fu_464 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072;
                src_kernel_win_2_va_fu_432 <= src_kernel_win_2_va_20_fu_520;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                src_kernel_win_1_va_17_fu_420 <= p_src_kernel_win_val_22_fu_1668_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                src_kernel_win_1_va_22_reg_968 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                src_kernel_win_2_va_10_fu_472 <= p_src_kernel_win_val_49_fu_2802_p3;
                src_kernel_win_2_va_11_fu_476 <= p_src_kernel_win_val_48_fu_2795_p3;
                src_kernel_win_2_va_12_fu_480 <= src_kernel_win_2_va_22_reg_1058;
                src_kernel_win_2_va_13_fu_484 <= p_src_kernel_win_val_46_fu_2788_p3;
                src_kernel_win_2_va_14_fu_488 <= p_src_kernel_win_val_45_fu_2781_p3;
                src_kernel_win_2_va_3_fu_444 <= p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg;
                src_kernel_win_2_va_5_fu_452 <= p_src_kernel_win_val_54_reg_5481;
                src_kernel_win_2_va_6_fu_456 <= p_src_kernel_win_val_53_fu_2809_p3;
                src_kernel_win_2_va_9_fu_468 <= p_src_kernel_win_val_50_reg_5255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                src_kernel_win_2_va_22_reg_1058 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                sum_V_0_0_1_reg_5028 <= grp_fu_3750_p3;
                sum_V_1_0_1_reg_5088 <= grp_fu_3757_p3;
                sum_V_2_0_1_reg_5143 <= grp_fu_3764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sum_V_0_0_2_reg_5179 <= grp_fu_3771_p3;
                sum_V_1_0_2_reg_5235 <= grp_fu_3791_p3;
                sum_V_2_0_2_reg_5260 <= grp_fu_3804_p3;
                tmp11_reg_5184 <= grp_fu_3778_p3;
                tmp24_reg_5204 <= grp_fu_3785_p3;
                tmp42_reg_5240 <= grp_fu_3798_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                sum_V_0_2_reg_5607 <= sum_V_0_2_fu_2956_p2;
                tmp28_reg_5612 <= tmp28_fu_2968_p2;
                    tmp34_reg_5617(16 downto 7) <= tmp34_fu_3016_p2(16 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sum_V_0_4_1_reg_5692 <= sum_V_0_4_1_fu_3150_p2;
                sum_V_2_2_reg_5712 <= sum_V_2_2_fu_3177_p2;
                tmp64_reg_5717 <= tmp64_fu_3189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sum_V_1_2_reg_5662 <= sum_V_1_2_fu_3060_p2;
                tmp46_reg_5667 <= tmp46_fu_3072_p2;
                    tmp52_reg_5672(16 downto 7) <= tmp52_fu_3120_p2(16 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                sum_V_1_4_1_reg_5722 <= sum_V_1_4_1_fu_3210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sum_V_2_4_1_reg_5747 <= sum_V_2_4_1_fu_3234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tmp10_reg_5300 <= grp_fu_3811_p3;
                tmp25_reg_5325 <= grp_fu_3817_p3;
                tmp32_reg_5346 <= grp_fu_3831_p3;
                tmp33_reg_5351 <= grp_fu_3824_p3;
                tmp43_reg_5371 <= grp_fu_3837_p3;
                tmp50_reg_5406 <= grp_fu_3844_p3;
                tmp60_reg_5411 <= grp_fu_3850_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tmp14_reg_5421 <= grp_fu_3856_p3;
                tmp22_reg_5426 <= grp_fu_3862_p3;
                tmp26_reg_5431 <= grp_fu_3869_p3;
                tmp30_reg_5436 <= grp_fu_3876_p3;
                tmp51_reg_5492 <= grp_fu_3882_p3;
                tmp61_reg_5517 <= grp_fu_3889_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp15_reg_5532 <= grp_fu_3896_p3;
                tmp27_reg_5542 <= grp_fu_3903_p3;
                tmp36_reg_5547 <= grp_fu_3910_p3;
                tmp40_reg_5552 <= grp_fu_3916_p3;
                tmp44_reg_5557 <= grp_fu_3923_p3;
                tmp48_reg_5562 <= grp_fu_3930_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                tmp20_reg_5657 <= grp_fu_3976_p3;
                tmp55_reg_5677 <= grp_fu_3982_p3;
                tmp63_reg_5687 <= grp_fu_3989_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp29_reg_5737 <= grp_fu_4008_p3;
                tmp47_reg_5742 <= grp_fu_4014_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                tmp37_reg_5622 <= grp_fu_3936_p3;
                tmp45_reg_5632 <= grp_fu_3943_p3;
                tmp54_reg_5637 <= grp_fu_3950_p3;
                tmp58_reg_5642 <= grp_fu_3956_p3;
                tmp62_reg_5647 <= grp_fu_3963_p3;
                tmp66_reg_5652 <= grp_fu_3970_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp38_reg_5702 <= grp_fu_3996_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp56_reg_5727 <= grp_fu_4002_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp65_reg_5812 <= grp_fu_4020_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_1110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_102_2_0_1_cast_reg_4522 <= tmp_102_2_0_1_cast_fu_1119_p1;
                tmp_102_2_0_2_reg_4529 <= tmp_102_2_0_2_fu_1122_p1;
                tmp_102_2_0_3_cast_reg_4536 <= tmp_102_2_0_3_cast_fu_1125_p1;
                tmp_102_2_0_cast_reg_4515 <= tmp_102_2_0_cast_fu_1116_p1;
                    tmp_102_2_1_2_reg_4550(7 downto 0) <= tmp_102_2_1_2_fu_1131_p1(7 downto 0);
                tmp_102_2_1_4_cast_reg_4557 <= tmp_102_2_1_4_cast_fu_1134_p1;
                tmp_102_2_1_reg_4543 <= tmp_102_2_1_fu_1128_p1;
                tmp_102_2_2_1_reg_4571 <= tmp_102_2_2_1_fu_1140_p1;
                    tmp_102_2_2_3_reg_4578(7 downto 0) <= tmp_102_2_2_3_fu_1143_p1(7 downto 0);
                tmp_102_2_2_4_reg_4585 <= tmp_102_2_2_4_fu_1146_p1;
                    tmp_102_2_2_reg_4564(7 downto 0) <= tmp_102_2_2_fu_1137_p1(7 downto 0);
                tmp_102_2_3_2_cast_reg_4592 <= tmp_102_2_3_2_cast_fu_1149_p1;
                tmp_102_2_3_4_cast_reg_4599 <= tmp_102_2_3_4_cast_fu_1152_p1;
                    tmp_102_2_4_2_reg_4606(7 downto 0) <= tmp_102_2_4_2_fu_1155_p1(7 downto 0);
                tmp_102_2_4_3_reg_4613 <= tmp_102_2_4_3_fu_1158_p1;
                tmp_102_2_4_4_cast_reg_4620 <= tmp_102_2_4_4_cast_fu_1161_p1;
                    tmp_19_reg_4627(7 downto 0) <= tmp_19_fu_1164_p1(7 downto 0);
                    tmp_20_reg_4634(7 downto 0) <= tmp_20_fu_1167_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond451_i_reg_4752 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_103_0_4_1_cast_c_reg_5043 <= tmp_103_0_4_1_cast_c_fu_1615_p2;
                tmp_103_1_4_1_cast_c_reg_5108 <= tmp_103_1_4_1_cast_c_fu_1714_p2;
            end if;
        end if;
    end process;
    tmp_102_2_1_2_reg_4550(15 downto 8) <= "00000000";
    tmp_102_2_2_reg_4564(15 downto 8) <= "00000000";
    tmp_102_2_2_3_reg_4578(15 downto 8) <= "00000000";
    tmp_102_2_4_2_reg_4606(15 downto 8) <= "00000000";
    tmp_19_reg_4627(14 downto 8) <= "0000000";
    tmp_20_reg_4634(14 downto 8) <= "0000000";
    tmp21_reg_5320(6 downto 0) <= "0000000";
    tmp39_reg_5476(6 downto 0) <= "0000000";
    tmp12_reg_5527(6 downto 0) <= "0000000";
    tmp57_reg_5597(6 downto 0) <= "0000000";
    tmp34_reg_5617(6 downto 0) <= "0000000";
    tmp52_reg_5672(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, tmp_4_fu_1110_p2, exitcond450_i_fu_1170_p2, ap_CS_fsm_state3, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_4_fu_1110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond450_i_fu_1170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (exitcond449_i_reg_4667 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (exitcond449_i_reg_4667 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_3416_p2 <= "1" when (tmp_24_fu_3406_p4 = ap_const_lv8_FF) else "0";
    Range1_all_ones_2_fu_3662_p2 <= "1" when (tmp_27_fu_3652_p4 = ap_const_lv8_FF) else "0";
    Range1_all_ones_fu_3322_p2 <= "1" when (tmp_21_fu_3312_p4 = ap_const_lv8_FF) else "0";
    Range1_all_zeros_1_fu_3422_p2 <= "1" when (tmp_24_fu_3406_p4 = ap_const_lv8_0) else "0";
    Range1_all_zeros_2_fu_3668_p2 <= "1" when (tmp_27_fu_3652_p4 = ap_const_lv8_0) else "0";
    Range1_all_zeros_fu_3328_p2 <= "1" when (tmp_21_fu_3312_p4 = ap_const_lv8_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(6);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_2_V_empty_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, or_cond451_i_reg_4752_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_predicate_op457_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op457_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_2_V_empty_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, or_cond451_i_reg_4752_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_predicate_op457_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op457_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_2_V_empty_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, or_cond451_i_reg_4752_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_predicate_op457_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op457_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op218_read_state5)
    begin
                ap_block_pp0_stage1_11001 <= ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op218_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op218_read_state5)
    begin
                ap_block_pp0_stage1_subdone <= ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op218_read_state5 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(p_src_data_stream_1_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg, ap_predicate_op331_read_state6)
    begin
                ap_block_pp0_stage2_01001 <= (((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op331_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(p_src_data_stream_1_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg, ap_predicate_op331_read_state6)
    begin
                ap_block_pp0_stage2_11001 <= (((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op331_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(p_src_data_stream_1_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg, ap_predicate_op331_read_state6)
    begin
                ap_block_pp0_stage2_subdone <= (((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op331_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;

        ap_block_state10_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp0_stage2_iter4_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, or_cond451_i_reg_4752_pp0_iter4_reg)
    begin
                ap_block_state18_pp0_stage2_iter4 <= (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state19_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_2_V_full_n, or_cond451_i_reg_4752_pp0_iter4_reg)
    begin
                ap_block_state19_pp0_stage0_iter5 <= ((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter0_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_predicate_op218_read_state5)
    begin
                ap_block_state5_pp0_stage1_iter0 <= ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op218_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage2_iter0_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_predicate_op331_read_state6)
    begin
                ap_block_state6_pp0_stage2_iter0 <= ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op331_read_state6 = ap_const_boolean_1));
    end process;


    ap_block_state7_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_predicate_op457_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter1 <= ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op457_read_state7 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1272_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1272 <= ((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_3296_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, tmp_8_reg_4671, ap_block_pp0_stage2_11001)
    begin
                ap_condition_3296 <= ((tmp_8_reg_4671 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_3300_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, ap_block_pp0_stage0_11001, tmp_8_reg_4671)
    begin
                ap_condition_3300 <= ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3303_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, ap_block_pp0_stage0_11001, tmp_8_reg_4671)
    begin
                ap_condition_3303 <= ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_457_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_457 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state6_assign_proc : process(exitcond449_i_reg_4667)
    begin
        if ((exitcond449_i_reg_4667 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond450_i_fu_1170_p2, ap_CS_fsm_state3)
    begin
        if ((((exitcond450_i_fu_1170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, or_cond_i_reg_4690, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866, col_buf_2_val_0_0_2_fu_268)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (or_cond_i_reg_4690 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 <= col_buf_2_val_0_0_2_fu_268;
        else 
            ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 <= ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866;
        end if; 
    end process;


    ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4_assign_proc : process(exitcond449_i_reg_4667, or_cond_i_reg_4690, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_p_0_6_i_reg_930, ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943)
    begin
        if (((or_cond_i_reg_4690 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 <= ap_phi_reg_pp0_iter1_p_0_6_i_reg_930;
        else 
            ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 <= ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943;
        end if; 
    end process;


    ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, exitcond449_i_reg_4667_pp0_iter1_reg, or_cond_i_reg_4690_pp0_iter1_reg, ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008, ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021)
    begin
        if (((or_cond_i_reg_4690_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 <= ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008;
        else 
            ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 <= ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021;
        end if; 
    end process;


    ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, exitcond449_i_reg_4667_pp0_iter1_reg, tmp_8_reg_4671_pp0_iter1_reg, col_buf_2_val_0_0_1_fu_2241_p3, ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4, ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032)
    begin
        if (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 <= col_buf_2_val_0_0_1_fu_2241_p3;
        elsif ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_0) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 <= ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
        else 
            ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 <= ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032;
        end if; 
    end process;


    ap_phi_mux_t_V_2_phi_fu_858_p4_assign_proc : process(exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, t_V_2_reg_854, j_V_reg_4982)
    begin
        if (((exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_t_V_2_phi_fu_858_p4 <= j_V_reg_4982;
        else 
            ap_phi_mux_t_V_2_phi_fu_858_p4 <= t_V_2_reg_854;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_6_i_reg_930 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032 <= "XXXXXXXX";

    ap_predicate_op218_read_state5_assign_proc : process(exitcond449_i_reg_4667, or_cond_i_reg_4690)
    begin
                ap_predicate_op218_read_state5 <= ((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0));
    end process;


    ap_predicate_op331_read_state6_assign_proc : process(exitcond449_i_reg_4667, or_cond_i_reg_4690)
    begin
                ap_predicate_op331_read_state6 <= ((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0));
    end process;


    ap_predicate_op457_read_state7_assign_proc : process(exitcond449_i_reg_4667, or_cond_i_reg_4690)
    begin
                ap_predicate_op457_read_state7 <= ((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond450_i_fu_1170_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond450_i_fu_1170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i1_fu_3552_p2 <= (p_not_i_i1_fu_3540_p2 or overflow_1_fu_3529_p2);
    brmerge_i_i2_fu_3722_p2 <= (p_not_i_i2_fu_3710_p2 or overflow_2_fu_3699_p2);
    brmerge_i_i_fu_3476_p2 <= (p_not_i_i_fu_3464_p2 or overflow_fu_3453_p2);
    brmerge_not_i_i1_fu_3546_p2 <= (p_not_i_i1_fu_3540_p2 and p_110_demorgan_i_i1_fu_3524_p2);
    brmerge_not_i_i2_fu_3716_p2 <= (p_not_i_i2_fu_3710_p2 and p_110_demorgan_i_i2_fu_3694_p2);
    brmerge_not_i_i_fu_3470_p2 <= (p_not_i_i_fu_3464_p2 and p_110_demorgan_i_i_fu_3448_p2);
    carry_1_fu_3306_p2 <= (rev_fu_3300_p2 and p_Result_1_fu_3266_p3);
    carry_3_fu_3400_p2 <= (rev1_fu_3394_p2 and p_Result_3_fu_3360_p3);
    carry_5_fu_3646_p2 <= (rev2_fu_3640_p2 and p_Result_5_fu_3606_p3);
    col_buf_0_val_0_0_1_fu_1554_p3 <= 
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 when (tmp_5_reg_4650(0) = '1') else 
        ap_const_lv8_0;
    col_buf_1_val_0_0_1_fu_1893_p3 <= 
        ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 when (tmp_5_reg_4650(0) = '1') else 
        ap_const_lv8_0;
    col_buf_2_val_0_0_1_fu_2241_p3 <= 
        ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 when (tmp_5_reg_4650(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_0_0_0_3_fu_1542_p3 <= 
        src_kernel_win_0_va_20_fu_512 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_0_0_1_1_fu_1536_p3 <= 
        col_buf_0_val_0_1_reg_4873 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_0_0_2_1_fu_1530_p3 <= 
        col_buf_0_val_0_2_reg_4867 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_0_0_3_1_fu_1524_p3 <= 
        col_buf_0_val_0_3_reg_4861 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_0_0_4_1_fu_1518_p3 <= 
        col_buf_0_val_0_4_reg_4856 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_1_0_0_3_fu_1644_p3 <= 
        src_kernel_win_1_va_20_fu_516 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_1_0_1_1_fu_1638_p3 <= 
        col_buf_1_val_0_1_reg_4922 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_1_0_2_1_fu_1632_p3 <= 
        col_buf_1_val_0_2_reg_4916 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_1_0_3_1_fu_1626_p3 <= 
        col_buf_1_val_0_3_reg_4910 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_1_0_4_1_fu_1620_p3 <= 
        col_buf_1_val_0_4_reg_4905 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_2_0_0_3_fu_1746_p3 <= 
        src_kernel_win_2_va_20_fu_520 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_2_0_1_1_fu_1740_p3 <= 
        col_buf_2_val_0_1_reg_4966 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_2_0_2_1_fu_1734_p3 <= 
        col_buf_2_val_0_2_reg_4960 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_2_0_3_1_fu_1728_p3 <= 
        col_buf_2_val_0_3_reg_4954 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    col_buf_val_2_0_4_1_fu_1722_p3 <= 
        col_buf_2_val_0_4_reg_4949 when (tmp_8_reg_4671(0) = '1') else 
        ap_const_lv8_0;
    deleted_zeros_1_fu_3504_p3 <= 
        Range1_all_ones_1_reg_5801 when (carry_3_reg_5795(0) = '1') else 
        Range1_all_zeros_1_reg_5807;
    deleted_zeros_2_fu_3674_p3 <= 
        Range1_all_ones_2_reg_5846 when (carry_5_reg_5840(0) = '1') else 
        Range1_all_zeros_2_reg_5852;
    deleted_zeros_fu_3428_p3 <= 
        Range1_all_ones_reg_5771 when (carry_1_reg_5765(0) = '1') else 
        Range1_all_zeros_reg_5777;
    exitcond449_i_fu_1210_p2 <= "1" when (ap_phi_mux_t_V_2_phi_fu_858_p4 = ap_const_lv8_DE) else "0";
    exitcond450_i_fu_1170_p2 <= "1" when (t_V_reg_843 = ap_const_lv8_DE) else "0";

    grp_fu_3750_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3750_ce <= ap_const_logic_1;
        else 
            grp_fu_3750_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3750_p0 <= tmp_102_2_0_cast_reg_4515(6 - 1 downto 0);
    grp_fu_3750_p1 <= grp_fu_3750_p10(8 - 1 downto 0);
    grp_fu_3750_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_s_fu_1276_p3),14));

    grp_fu_3757_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3757_ce <= ap_const_logic_1;
        else 
            grp_fu_3757_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3757_p0 <= tmp_102_2_0_cast_reg_4515(6 - 1 downto 0);
    grp_fu_3757_p1 <= grp_fu_3757_p10(8 - 1 downto 0);
    grp_fu_3757_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_19_fu_1302_p3),14));

    grp_fu_3764_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3764_ce <= ap_const_logic_1;
        else 
            grp_fu_3764_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3764_p0 <= tmp_102_2_0_cast_reg_4515(6 - 1 downto 0);
    grp_fu_3764_p1 <= grp_fu_3764_p10(8 - 1 downto 0);
    grp_fu_3764_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_39_fu_1328_p3),14));

    grp_fu_3771_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3771_ce <= ap_const_logic_1;
        else 
            grp_fu_3771_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3771_p0 <= tmp_102_2_0_2_reg_4529(8 - 1 downto 0);
    grp_fu_3771_p1 <= grp_fu_3771_p10(8 - 1 downto 0);
    grp_fu_3771_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_2_fu_1360_p3),16));

    grp_fu_3778_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3778_ce <= ap_const_logic_1;
        else 
            grp_fu_3778_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3778_p0 <= tmp_102_2_0_3_cast_reg_4536(7 - 1 downto 0);
    grp_fu_3778_p1 <= grp_fu_3778_p10(8 - 1 downto 0);
    grp_fu_3778_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_3_fu_1367_p3),15));

    grp_fu_3785_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3785_ce <= ap_const_logic_1;
        else 
            grp_fu_3785_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3785_p0 <= tmp_19_reg_4627(8 - 1 downto 0);
    grp_fu_3785_p1 <= grp_fu_3785_p10(8 - 1 downto 0);
    grp_fu_3785_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_11_fu_1374_p3),15));

    grp_fu_3791_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3791_ce <= ap_const_logic_1;
        else 
            grp_fu_3791_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3791_p0 <= tmp_102_2_0_2_reg_4529(8 - 1 downto 0);
    grp_fu_3791_p1 <= grp_fu_3791_p10(8 - 1 downto 0);
    grp_fu_3791_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_21_fu_1417_p3),16));

    grp_fu_3798_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3798_ce <= ap_const_logic_1;
        else 
            grp_fu_3798_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3798_p0 <= tmp_19_reg_4627(8 - 1 downto 0);
    grp_fu_3798_p1 <= grp_fu_3798_p10(8 - 1 downto 0);
    grp_fu_3798_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_31_fu_1424_p3),15));

    grp_fu_3804_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3804_ce <= ap_const_logic_1;
        else 
            grp_fu_3804_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3804_p0 <= tmp_102_2_0_2_reg_4529(8 - 1 downto 0);
    grp_fu_3804_p1 <= grp_fu_3804_p10(8 - 1 downto 0);
    grp_fu_3804_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_41_fu_1457_p3),16));

    grp_fu_3811_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3811_ce <= ap_const_logic_1;
        else 
            grp_fu_3811_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3811_p0 <= tmp_102_2_1_reg_4543(8 - 1 downto 0);
    grp_fu_3811_p1 <= grp_fu_3811_p10(8 - 1 downto 0);
    grp_fu_3811_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_4_fu_1580_p3),16));

    grp_fu_3817_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3817_ce <= ap_const_logic_1;
        else 
            grp_fu_3817_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3817_p0 <= tmp_102_2_2_3_reg_4578(8 - 1 downto 0);
    grp_fu_3817_p1 <= grp_fu_3817_p10(8 - 1 downto 0);
    grp_fu_3817_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_10_fu_1587_p3),16));
    grp_fu_3817_p2 <= grp_fu_3817_p20(15 - 1 downto 0);
    grp_fu_3817_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp24_reg_5204),16));

    grp_fu_3824_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3824_ce <= ap_const_logic_1;
        else 
            grp_fu_3824_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3824_p0 <= tmp_102_2_0_3_cast_reg_4536(7 - 1 downto 0);
    grp_fu_3824_p1 <= grp_fu_3824_p10(8 - 1 downto 0);
    grp_fu_3824_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_22_fu_1668_p3),15));

    grp_fu_3831_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3831_ce <= ap_const_logic_1;
        else 
            grp_fu_3831_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3831_p0 <= tmp_102_2_1_reg_4543(8 - 1 downto 0);
    grp_fu_3831_p1 <= grp_fu_3831_p10(8 - 1 downto 0);
    grp_fu_3831_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_23_fu_1675_p3),16));

    grp_fu_3837_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3837_ce <= ap_const_logic_1;
        else 
            grp_fu_3837_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3837_p0 <= tmp_102_2_2_3_reg_4578(8 - 1 downto 0);
    grp_fu_3837_p1 <= grp_fu_3837_p10(8 - 1 downto 0);
    grp_fu_3837_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_30_fu_1682_p3),16));
    grp_fu_3837_p2 <= grp_fu_3837_p20(15 - 1 downto 0);
    grp_fu_3837_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp42_reg_5240),16));

    grp_fu_3844_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3844_ce <= ap_const_logic_1;
        else 
            grp_fu_3844_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3844_p0 <= tmp_102_2_1_reg_4543(8 - 1 downto 0);
    grp_fu_3844_p1 <= grp_fu_3844_p10(8 - 1 downto 0);
    grp_fu_3844_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_43_fu_1767_p3),16));

    grp_fu_3850_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3850_ce <= ap_const_logic_1;
        else 
            grp_fu_3850_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3850_p0 <= tmp_19_reg_4627(8 - 1 downto 0);
    grp_fu_3850_p1 <= grp_fu_3850_p10(8 - 1 downto 0);
    grp_fu_3850_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_51_fu_1774_p3),15));

    grp_fu_3856_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3856_ce <= ap_const_logic_1;
        else 
            grp_fu_3856_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3856_p0 <= tmp_102_2_1_4_cast_reg_4557(7 - 1 downto 0);
    grp_fu_3856_p1 <= grp_fu_3856_p10(8 - 1 downto 0);
    grp_fu_3856_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890),15));

    grp_fu_3862_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3862_ce <= ap_const_logic_1;
        else 
            grp_fu_3862_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3862_p0 <= tmp_102_2_2_4_reg_4585(8 - 1 downto 0);
    grp_fu_3862_p1 <= grp_fu_3862_p10(8 - 1 downto 0);
    grp_fu_3862_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904),16));

    grp_fu_3869_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3869_ce <= ap_const_logic_1;
        else 
            grp_fu_3869_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3869_p0 <= tmp_102_2_3_4_cast_reg_4599(7 - 1 downto 0);
    grp_fu_3869_p1 <= grp_fu_3869_p10(8 - 1 downto 0);
    grp_fu_3869_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917),15));
    grp_fu_3869_p2 <= grp_fu_3869_p20(12 - 1 downto 0);
    grp_fu_3869_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_0_4_fu_2403_p3),15));

    grp_fu_3876_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3876_ce <= ap_const_logic_1;
        else 
            grp_fu_3876_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3876_p0 <= tmp_102_2_4_4_cast_reg_4620(6 - 1 downto 0);
    grp_fu_3876_p1 <= grp_fu_3876_p10(8 - 1 downto 0);
    grp_fu_3876_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_fu_512),14));

    grp_fu_3882_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3882_ce <= ap_const_logic_1;
        else 
            grp_fu_3882_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3882_p0 <= tmp_102_2_0_3_cast_reg_4536(7 - 1 downto 0);
    grp_fu_3882_p1 <= grp_fu_3882_p10(8 - 1 downto 0);
    grp_fu_3882_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_42_fu_1947_p3),15));

    grp_fu_3889_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3889_ce <= ap_const_logic_1;
        else 
            grp_fu_3889_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3889_p0 <= tmp_102_2_2_3_reg_4578(8 - 1 downto 0);
    grp_fu_3889_p1 <= grp_fu_3889_p10(8 - 1 downto 0);
    grp_fu_3889_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_50_fu_1954_p3),16));
    grp_fu_3889_p2 <= grp_fu_3889_p20(15 - 1 downto 0);
    grp_fu_3889_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_5411),16));

    grp_fu_3896_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3896_ce <= ap_const_logic_1;
        else 
            grp_fu_3896_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3896_p0 <= tmp_102_2_1_2_reg_4550(8 - 1 downto 0);
    grp_fu_3896_p1 <= grp_fu_3896_p10(8 - 1 downto 0);
    grp_fu_3896_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_6_fu_2061_p3),16));

    grp_fu_3903_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3903_ce <= ap_const_logic_1;
        else 
            grp_fu_3903_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3903_p0 <= tmp_102_2_3_2_cast_reg_4592(7 - 1 downto 0);
    grp_fu_3903_p1 <= grp_fu_3903_p10(8 - 1 downto 0);
    grp_fu_3903_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_13_fu_2089_p3),15));

    grp_fu_3910_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3910_ce <= ap_const_logic_1;
        else 
            grp_fu_3910_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3910_p0 <= tmp_102_2_1_4_cast_reg_4557(7 - 1 downto 0);
    grp_fu_3910_p1 <= grp_fu_3910_p10(8 - 1 downto 0);
    grp_fu_3910_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968),15));

    grp_fu_3916_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3916_ce <= ap_const_logic_1;
        else 
            grp_fu_3916_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3916_p0 <= tmp_102_2_2_4_reg_4585(8 - 1 downto 0);
    grp_fu_3916_p1 <= grp_fu_3916_p10(8 - 1 downto 0);
    grp_fu_3916_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982),16));

    grp_fu_3923_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3923_ce <= ap_const_logic_1;
        else 
            grp_fu_3923_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3923_p0 <= tmp_102_2_3_4_cast_reg_4599(7 - 1 downto 0);
    grp_fu_3923_p1 <= grp_fu_3923_p10(8 - 1 downto 0);
    grp_fu_3923_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995),15));
    grp_fu_3923_p2 <= grp_fu_3923_p20(12 - 1 downto 0);
    grp_fu_3923_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_4_fu_2749_p3),15));

    grp_fu_3930_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3930_ce <= ap_const_logic_1;
        else 
            grp_fu_3930_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3930_p0 <= tmp_102_2_4_4_cast_reg_4620(6 - 1 downto 0);
    grp_fu_3930_p1 <= grp_fu_3930_p10(8 - 1 downto 0);
    grp_fu_3930_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_20_fu_516),14));

    grp_fu_3936_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3936_ce <= ap_const_logic_1;
        else 
            grp_fu_3936_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3936_p0 <= tmp_102_2_1_2_reg_4550(8 - 1 downto 0);
    grp_fu_3936_p1 <= grp_fu_3936_p10(8 - 1 downto 0);
    grp_fu_3936_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_25_fu_2435_p3),16));

    grp_fu_3943_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3943_ce <= ap_const_logic_1;
        else 
            grp_fu_3943_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3943_p0 <= tmp_102_2_3_2_cast_reg_4592(7 - 1 downto 0);
    grp_fu_3943_p1 <= grp_fu_3943_p10(8 - 1 downto 0);
    grp_fu_3943_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_33_fu_2463_p3),15));

    grp_fu_3950_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3950_ce <= ap_const_logic_1;
        else 
            grp_fu_3950_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3950_p0 <= tmp_102_2_1_4_cast_reg_4557(7 - 1 downto 0);
    grp_fu_3950_p1 <= grp_fu_3950_p10(8 - 1 downto 0);
    grp_fu_3950_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058),15));

    grp_fu_3956_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3956_ce <= ap_const_logic_1;
        else 
            grp_fu_3956_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3956_p0 <= tmp_102_2_2_4_reg_4585(8 - 1 downto 0);
    grp_fu_3956_p1 <= grp_fu_3956_p10(8 - 1 downto 0);
    grp_fu_3956_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072),16));

    grp_fu_3963_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3963_ce <= ap_const_logic_1;
        else 
            grp_fu_3963_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3963_p0 <= tmp_102_2_3_4_cast_reg_4599(7 - 1 downto 0);
    grp_fu_3963_p1 <= grp_fu_3963_p10(8 - 1 downto 0);
    grp_fu_3963_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085),15));
    grp_fu_3963_p2 <= grp_fu_3963_p20(12 - 1 downto 0);
    grp_fu_3963_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_4_fu_3031_p3),15));

    grp_fu_3970_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3970_ce <= ap_const_logic_1;
        else 
            grp_fu_3970_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3970_p0 <= tmp_102_2_4_4_cast_reg_4620(6 - 1 downto 0);
    grp_fu_3970_p1 <= grp_fu_3970_p10(8 - 1 downto 0);
    grp_fu_3970_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_20_fu_520),14));

    grp_fu_3976_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3976_ce <= ap_const_logic_1;
        else 
            grp_fu_3976_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3976_p0 <= tmp_102_2_2_1_reg_4571(8 - 1 downto 0);
    grp_fu_3976_p1 <= grp_fu_3976_p10(8 - 1 downto 0);
    grp_fu_3976_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_9_reg_5290),16));

    grp_fu_3982_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3982_ce <= ap_const_logic_1;
        else 
            grp_fu_3982_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3982_p0 <= tmp_102_2_1_2_reg_4550(8 - 1 downto 0);
    grp_fu_3982_p1 <= grp_fu_3982_p10(8 - 1 downto 0);
    grp_fu_3982_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_45_fu_2781_p3),16));

    grp_fu_3989_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3989_ce <= ap_const_logic_1;
        else 
            grp_fu_3989_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3989_p0 <= tmp_102_2_3_2_cast_reg_4592(7 - 1 downto 0);
    grp_fu_3989_p1 <= grp_fu_3989_p10(8 - 1 downto 0);
    grp_fu_3989_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_53_fu_2809_p3),15));

    grp_fu_3996_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_3996_ce <= ap_const_logic_1;
        else 
            grp_fu_3996_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3996_p0 <= tmp_102_2_2_1_reg_4571(8 - 1 downto 0);
    grp_fu_3996_p1 <= grp_fu_3996_p10(8 - 1 downto 0);
    grp_fu_3996_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_28_reg_5446),16));

    grp_fu_4002_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_4002_ce <= ap_const_logic_1;
        else 
            grp_fu_4002_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4002_p0 <= tmp_102_2_2_1_reg_4571(8 - 1 downto 0);
    grp_fu_4002_p1 <= grp_fu_4002_p10(8 - 1 downto 0);
    grp_fu_4002_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_48_reg_5572),16));

    grp_fu_4008_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_4008_ce <= ap_const_logic_1;
        else 
            grp_fu_4008_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4008_p0 <= tmp_102_2_4_2_reg_4606(8 - 1 downto 0);
    grp_fu_4008_p1 <= grp_fu_4008_p10(8 - 1 downto 0);
    grp_fu_4008_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg),16));

    grp_fu_4014_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_4014_ce <= ap_const_logic_1;
        else 
            grp_fu_4014_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4014_p0 <= tmp_102_2_4_2_reg_4606(8 - 1 downto 0);
    grp_fu_4014_p1 <= grp_fu_4014_p10(8 - 1 downto 0);
    grp_fu_4014_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg),16));

    grp_fu_4020_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_4020_ce <= ap_const_logic_1;
        else 
            grp_fu_4020_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4020_p0 <= tmp_102_2_4_2_reg_4606(8 - 1 downto 0);
    grp_fu_4020_p1 <= grp_fu_4020_p10(8 - 1 downto 0);
    grp_fu_4020_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg),16));
    i_V_fu_1176_p2 <= std_logic_vector(unsigned(t_V_reg_843) + unsigned(ap_const_lv8_1));
    icmp1_fu_1243_p2 <= "1" when (tmp_31_fu_1233_p4 = ap_const_lv7_0) else "0";
    icmp_fu_1204_p2 <= "1" when (tmp_fu_1194_p4 = ap_const_lv7_0) else "0";
    j_V_fu_1512_p2 <= std_logic_vector(unsigned(t_V_2_reg_854) + unsigned(ap_const_lv8_1));

    k_buf_0_val_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_0_val_0_addr_reg_4771, tmp_12_fu_1254_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_0_val_0_address0 <= k_buf_0_val_0_addr_reg_4771;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                k_buf_0_val_0_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
            else 
                k_buf_0_val_0_address0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_0_we0_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage2_11001)
    begin
        if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_0_val_0_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_0_we1_assign_proc : process(exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, ap_block_pp0_stage0_11001, tmp_8_reg_4671)
    begin
        if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_0_val_1_addr_reg_4766, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_1_address0 <= k_buf_0_val_1_addr_reg_4766;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_0_val_1_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_0_val_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_0_val_0_1_reg_4873)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_0_val_1_d0 <= col_buf_0_val_0_1_reg_4873;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_0_val_1_d0 <= ap_const_lv8_0;
            else 
                k_buf_0_val_1_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_1_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_0_val_2_addr_reg_4761, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_2_address0 <= k_buf_0_val_2_addr_reg_4761;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_0_val_2_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_0_val_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_0_val_0_2_reg_4867)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_0_val_2_d0 <= col_buf_0_val_0_2_reg_4867;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_0_val_2_d0 <= ap_const_lv8_0;
            else 
                k_buf_0_val_2_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_2_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_0_val_3_addr_reg_4756, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_3_address0 <= k_buf_0_val_3_addr_reg_4756;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_0_val_3_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_0_val_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_0_val_0_3_reg_4861)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_0_val_3_d0 <= col_buf_0_val_0_3_reg_4861;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_0_val_3_d0 <= ap_const_lv8_0;
            else 
                k_buf_0_val_3_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_0_val_3_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg, tmp_12_fu_1254_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            k_buf_1_val_0_address0 <= k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_1_val_0_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_1_val_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, exitcond449_i_reg_4667_pp0_iter1_reg, tmp_8_reg_4671_pp0_iter1_reg, ap_block_pp0_stage1_11001)
    begin
        if (((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            k_buf_1_val_0_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_0_we1_assign_proc : process(exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, ap_block_pp0_stage0_11001, tmp_8_reg_4671)
    begin
        if (((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_1_val_1_addr_reg_4798, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_1_address0 <= k_buf_1_val_1_addr_reg_4798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_1_val_1_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_1_val_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_1_val_0_1_reg_4922)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_1_val_1_d0 <= col_buf_1_val_0_1_reg_4922;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_1_val_1_d0 <= ap_const_lv8_0;
            else 
                k_buf_1_val_1_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_1_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_1_val_2_addr_reg_4793, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_2_address0 <= k_buf_1_val_2_addr_reg_4793;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_1_val_2_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_1_val_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_1_val_0_2_reg_4916)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_1_val_2_d0 <= col_buf_1_val_0_2_reg_4916;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_1_val_2_d0 <= ap_const_lv8_0;
            else 
                k_buf_1_val_2_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_2_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_1_val_3_addr_reg_4788, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_3_address0 <= k_buf_1_val_3_addr_reg_4788;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_1_val_3_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_1_val_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_1_val_0_3_reg_4910)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_1_val_3_d0 <= col_buf_1_val_0_3_reg_4910;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_1_val_3_d0 <= ap_const_lv8_0;
            else 
                k_buf_1_val_3_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_1_val_3_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            k_buf_2_val_0_address0 <= k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_2_val_0_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_2_val_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter1, col_buf_2_val_0_0_1_reg_5381, ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_2_val_0_d0 <= col_buf_2_val_0_0_1_reg_5381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_2_val_0_d0 <= ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
            else 
                k_buf_2_val_0_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, tmp_6_reg_4658, exitcond449_i_reg_4667_pp0_iter1_reg, tmp_8_reg_4671_pp0_iter1_reg, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_4658 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_8_reg_4671_pp0_iter1_reg = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            k_buf_2_val_0_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_2_val_1_addr_reg_4830, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_1_address0 <= k_buf_2_val_1_addr_reg_4830;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_2_val_1_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_2_val_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_2_val_0_1_reg_4966)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_2_val_1_d0 <= col_buf_2_val_0_1_reg_4966;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_2_val_1_d0 <= ap_const_lv8_0;
            else 
                k_buf_2_val_1_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_1_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_2_val_2_addr_reg_4825, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_2_address0 <= k_buf_2_val_2_addr_reg_4825;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_2_val_2_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_2_val_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_2_val_0_2_reg_4960)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_2_val_2_d0 <= col_buf_2_val_0_2_reg_4960;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_2_val_2_d0 <= ap_const_lv8_0;
            else 
                k_buf_2_val_2_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_2_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_buf_2_val_3_addr_reg_4820, tmp_12_fu_1254_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_3_address0 <= k_buf_2_val_3_addr_reg_4820;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_buf_2_val_3_address0 <= tmp_12_fu_1254_p1(8 - 1 downto 0);
        else 
            k_buf_2_val_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, col_buf_2_val_0_3_reg_4954)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                k_buf_2_val_3_d0 <= col_buf_2_val_0_3_reg_4954;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_buf_2_val_3_d0 <= ap_const_lv8_0;
            else 
                k_buf_2_val_3_d0 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, ap_CS_fsm_pp0_stage2, tmp_6_reg_4658, tmp_8_reg_4671, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_0) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_8_reg_4671 = ap_const_lv1_1) and (tmp_6_reg_4658 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            k_buf_2_val_3_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    neg_src_5_fu_3443_p2 <= (phitmp_i_i_fu_3437_p2 and p_Result_s_reg_5752);
    neg_src_6_fu_3519_p2 <= (phitmp_i_i1_fu_3513_p2 and p_Result_2_reg_5782);
    neg_src_fu_3689_p2 <= (phitmp_i_i2_fu_3683_p2 and p_Result_4_reg_5827);
    or_cond451_i_fu_1249_p2 <= (icmp_reg_4662 or icmp1_fu_1243_p2);
    or_cond_i_fu_1222_p2 <= (tmp_8_fu_1216_p2 and tmp_5_reg_4650);
    overflow_1_fu_3529_p2 <= (p_110_demorgan_i_i1_fu_3524_p2 xor ap_const_lv1_1);
    overflow_2_fu_3699_p2 <= (p_110_demorgan_i_i2_fu_3694_p2 xor ap_const_lv1_1);
    overflow_fu_3453_p2 <= (p_110_demorgan_i_i_fu_3448_p2 xor ap_const_lv1_1);
    p_110_demorgan_i_i1_fu_3524_p2 <= (p_Result_2_reg_5782 or deleted_zeros_1_fu_3504_p3);
    p_110_demorgan_i_i2_fu_3694_p2 <= (p_Result_4_reg_5827 or deleted_zeros_2_fu_3674_p3);
    p_110_demorgan_i_i_fu_3448_p2 <= (p_Result_s_reg_5752 or deleted_zeros_fu_3428_p3);
    p_Result_1_fu_3266_p3 <= p_Val2_s_fu_3243_p2(11 downto 11);
    p_Result_3_fu_3360_p3 <= p_Val2_4_fu_3337_p2(11 downto 11);
    p_Result_5_fu_3606_p3 <= p_Val2_8_fu_3583_p2(11 downto 11);
    p_Result_not_i1_fu_3535_p2 <= (p_Result_2_reg_5782 xor ap_const_lv1_1);
    p_Result_not_i2_fu_3705_p2 <= (p_Result_4_reg_5827 xor ap_const_lv1_1);
    p_Result_not_i_fu_3459_p2 <= (p_Result_s_reg_5752 xor ap_const_lv1_1);
    p_Val2_10_fu_3626_p2 <= std_logic_vector(unsigned(tmp_2_i_cast_i1_fu_3622_p1) + unsigned(p_Val2_9_fu_3596_p4));
    p_Val2_12_fu_3496_p3 <= 
        p_mux_i_i_fu_3482_p3 when (brmerge_i_i_fu_3476_p2(0) = '1') else 
        p_i_i_fu_3489_p3;
    p_Val2_13_fu_3572_p3 <= 
        p_mux_i_i1_fu_3558_p3 when (brmerge_i_i1_fu_3552_p2(0) = '1') else 
        p_i_i1_fu_3565_p3;
    p_Val2_14_fu_3742_p3 <= 
        p_mux_i_i2_fu_3728_p3 when (brmerge_i_i2_fu_3722_p2(0) = '1') else 
        p_i_i2_fu_3735_p3;
    p_Val2_1_fu_3256_p4 <= p_Val2_s_fu_3243_p2(11 downto 4);
    p_Val2_2_fu_3286_p2 <= std_logic_vector(unsigned(tmp_2_i_cast_i_fu_3282_p1) + unsigned(p_Val2_1_fu_3256_p4));
    p_Val2_4_fu_3337_p2 <= std_logic_vector(unsigned(tmp47_reg_5742) + unsigned(tmp88_cast_fu_3334_p1));
    p_Val2_5_fu_3350_p4 <= p_Val2_4_fu_3337_p2(11 downto 4);
    p_Val2_6_fu_3380_p2 <= std_logic_vector(unsigned(tmp_2_i_cast_i7_fu_3376_p1) + unsigned(p_Val2_5_fu_3350_p4));
    p_Val2_8_fu_3583_p2 <= std_logic_vector(unsigned(tmp65_reg_5812) + unsigned(tmp106_cast_fu_3580_p1));
    p_Val2_9_fu_3596_p4 <= p_Val2_8_fu_3583_p2(11 downto 4);
    p_Val2_s_fu_3243_p2 <= std_logic_vector(unsigned(tmp29_reg_5737) + unsigned(tmp70_cast_fu_3240_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_12_reg_5817;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg, ap_block_pp0_stage2_11001)
    begin
        if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_13_reg_5822;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter4, or_cond451_i_reg_4752_pp0_iter4_reg, ap_block_pp0_stage2_11001)
    begin
        if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, or_cond451_i_reg_4752_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_14_reg_5857;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, or_cond451_i_reg_4752_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond451_i_reg_4752_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i1_fu_3565_p3 <= 
        ap_const_lv8_0 when (neg_src_6_fu_3519_p2(0) = '1') else 
        p_Val2_6_reg_5789;
    p_i_i2_fu_3735_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_3689_p2(0) = '1') else 
        p_Val2_10_reg_5834;
    p_i_i_fu_3489_p3 <= 
        ap_const_lv8_0 when (neg_src_5_fu_3443_p2(0) = '1') else 
        p_Val2_2_reg_5759;
    p_mux_i_i1_fu_3558_p3 <= 
        p_Val2_6_reg_5789 when (brmerge_not_i_i1_fu_3546_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i2_fu_3728_p3 <= 
        p_Val2_10_reg_5834 when (brmerge_not_i_i2_fu_3716_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i_fu_3482_p3 <= 
        p_Val2_2_reg_5759 when (brmerge_not_i_i_fu_3470_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_not_i_i1_fu_3540_p2 <= (phitmp_demorgan_i_i_1_fu_3509_p2 or p_Result_not_i1_fu_3535_p2);
    p_not_i_i2_fu_3710_p2 <= (phitmp_demorgan_i_i_2_fu_3679_p2 or p_Result_not_i2_fu_3705_p2);
    p_not_i_i_fu_3464_p2 <= (phitmp_demorgan_i_i_fu_3433_p2 or p_Result_not_i_fu_3459_p2);
    p_shl10_cast_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_2576_p3),13));
    p_shl10_fu_2576_p3 <= (ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 & ap_const_lv4_0);
    p_shl11_cast_fu_3085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_3078_p3),16));
    p_shl11_fu_3078_p3 <= (p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg & ap_const_lv7_0);
    p_shl12_cast_fu_3106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_3099_p3),16));
    p_shl12_fu_3099_p3 <= (p_src_kernel_win_val_46_reg_5567 & ap_const_lv7_0);
    p_shl13_cast_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_2839_p3),16));
    p_shl13_fu_2839_p3 <= (p_src_kernel_win_val_52_reg_5396 & ap_const_lv7_0);
    p_shl14_cast_fu_2871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_2864_p3),16));
    p_shl14_fu_2864_p3 <= (p_src_kernel_win_val_54_reg_5481 & ap_const_lv7_0);
    p_shl1_cast_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1847_p3),13));
    p_shl1_fu_1847_p3 <= (ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 & ap_const_lv4_0);
    p_shl2_cast_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_2692_p3),16));
    p_shl2_fu_2692_p3 <= (p_src_kernel_win_val_5_reg_5280 & ap_const_lv7_0);
    p_shl3_cast_fu_2720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_2713_p3),16));
    p_shl3_fu_2713_p3 <= (p_src_kernel_win_val_7_reg_5285 & ap_const_lv7_0);
    p_shl4_cast_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_2115_p3),16));
    p_shl4_fu_2115_p3 <= (p_src_kernel_win_val_12_reg_5163 & ap_const_lv7_0);
    p_shl5_cast_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_2200_p3),13));
    p_shl5_fu_2200_p3 <= (ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 & ap_const_lv4_0);
    p_shl6_cast_fu_2981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_2974_p3),16));
    p_shl6_fu_2974_p3 <= (p_src_kernel_win_val_24_reg_5330 & ap_const_lv7_0);
    p_shl7_cast_fu_3002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_2995_p3),16));
    p_shl7_fu_2995_p3 <= (p_src_kernel_win_val_26_reg_5441 & ap_const_lv7_0);
    p_shl8_cast_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_2501_p3),16));
    p_shl8_fu_2501_p3 <= (p_src_kernel_win_val_32_reg_5225 & ap_const_lv7_0);
    p_shl9_cast_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_2526_p3),16));
    p_shl9_fu_2526_p3 <= (p_src_kernel_win_val_34_reg_5340 & ap_const_lv7_0);
    p_shl_cast_fu_2147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_2140_p3),16));
    p_shl_fu_2140_p3 <= (p_src_kernel_win_val_14_reg_5168 & ap_const_lv7_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond449_i_reg_4667, or_cond_i_reg_4690)
    begin
        if (((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op218_read_state5, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op218_read_state5 = ap_const_boolean_1))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter0, exitcond449_i_reg_4667, or_cond_i_reg_4690, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_predicate_op331_read_state6, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op331_read_state6 = ap_const_boolean_1))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, exitcond449_i_reg_4667, or_cond_i_reg_4690, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((or_cond_i_reg_4690 = ap_const_lv1_1) and (exitcond449_i_reg_4667 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op457_read_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op457_read_state7 = ap_const_boolean_1))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_kernel_win_val_10_fu_1587_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_8_fu_304;
    p_src_kernel_win_val_11_fu_1374_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_7_fu_300;
    p_src_kernel_win_val_12_fu_1823_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_6_fu_296;
    p_src_kernel_win_val_13_fu_2089_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_5_fu_292;
    p_src_kernel_win_val_14_fu_1830_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_4_fu_288;
    p_src_kernel_win_val_15_fu_2096_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_3_fu_284;
    p_src_kernel_win_val_16_fu_1381_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_2_fu_280;
    p_src_kernel_win_val_17_fu_1837_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_1_fu_276;
    p_src_kernel_win_val_18_fu_1594_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_fu_272;
    p_src_kernel_win_val_19_fu_1302_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_1_va_19_fu_428;
    p_src_kernel_win_val_1_fu_1284_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_0_va_18_fu_344;
    p_src_kernel_win_val_20_fu_1310_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_1_va_18_fu_424;
    p_src_kernel_win_val_21_fu_1417_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_17_fu_420;
    p_src_kernel_win_val_22_fu_1668_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_16_fu_416;
    p_src_kernel_win_val_23_fu_1675_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_15_fu_412;
    p_src_kernel_win_val_24_fu_2179_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_14_fu_408;
    p_src_kernel_win_val_25_fu_2435_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_13_fu_404;
    p_src_kernel_win_val_26_fu_2442_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_12_fu_400;
    p_src_kernel_win_val_27_fu_2186_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_11_fu_396;
    p_src_kernel_win_val_28_fu_2449_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_10_fu_392;
    p_src_kernel_win_val_29_fu_2456_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_9_fu_388;
    p_src_kernel_win_val_2_fu_1360_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_17_fu_340;
    p_src_kernel_win_val_30_fu_1682_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_8_fu_384;
    p_src_kernel_win_val_31_fu_1424_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_7_fu_380;
    p_src_kernel_win_val_32_fu_1916_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_6_fu_376;
    p_src_kernel_win_val_33_fu_2463_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_5_fu_372;
    p_src_kernel_win_val_34_fu_2193_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_4_fu_368;
    p_src_kernel_win_val_35_fu_2470_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_1_va_3_fu_364;
    p_src_kernel_win_val_36_fu_1431_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_2_fu_360;
    p_src_kernel_win_val_37_fu_1923_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_1_fu_356;
    p_src_kernel_win_val_38_fu_1689_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_1_va_fu_352;
    p_src_kernel_win_val_39_fu_1328_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_2_va_19_fu_508;
    p_src_kernel_win_val_3_fu_1367_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_16_fu_336;
    p_src_kernel_win_val_40_fu_1336_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_2_va_18_fu_504;
    p_src_kernel_win_val_41_fu_1457_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_17_fu_500;
    p_src_kernel_win_val_42_fu_1947_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_16_fu_496;
    p_src_kernel_win_val_43_fu_1767_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_15_fu_492;
    p_src_kernel_win_val_44_fu_2271_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_14_fu_488;
    p_src_kernel_win_val_45_fu_2781_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_13_fu_484;
    p_src_kernel_win_val_46_fu_2788_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_12_fu_480;
    p_src_kernel_win_val_47_fu_2278_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_11_fu_476;
    p_src_kernel_win_val_48_fu_2795_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_10_fu_472;
    p_src_kernel_win_val_49_fu_2802_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_9_fu_468;
    p_src_kernel_win_val_4_fu_1580_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_15_fu_332;
    p_src_kernel_win_val_50_fu_1954_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_8_fu_464;
    p_src_kernel_win_val_51_fu_1774_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_7_fu_460;
    p_src_kernel_win_val_52_fu_2285_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_6_fu_456;
    p_src_kernel_win_val_53_fu_2809_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_5_fu_452;
    p_src_kernel_win_val_54_fu_2562_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_4_fu_448;
    p_src_kernel_win_val_55_fu_2816_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_3_fu_444;
    p_src_kernel_win_val_56_fu_1781_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_2_va_2_fu_440;
    p_src_kernel_win_val_57_fu_2292_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_1_fu_436;
    p_src_kernel_win_val_58_fu_2569_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_2_va_fu_432;
    p_src_kernel_win_val_59_fu_2082_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_9_fu_308;
    p_src_kernel_win_val_5_fu_2054_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_14_fu_328;
    p_src_kernel_win_val_6_fu_2061_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_13_fu_324;
    p_src_kernel_win_val_7_fu_2068_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_12_fu_320;
    p_src_kernel_win_val_8_fu_1816_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694(0) = '1') else 
        src_kernel_win_0_va_11_fu_316;
    p_src_kernel_win_val_9_fu_2075_p3 <= 
        ap_const_lv8_0 when (tmp_9_reg_4694_pp0_iter1_reg(0) = '1') else 
        src_kernel_win_0_va_10_fu_312;
    p_src_kernel_win_val_s_fu_1276_p3 <= 
        ap_const_lv8_0 when (tmp_9_fu_1227_p2(0) = '1') else 
        src_kernel_win_0_va_19_fu_348;
    phitmp_demorgan_i_i_1_fu_3509_p2 <= (carry_3_reg_5795 and Range1_all_ones_1_reg_5801);
    phitmp_demorgan_i_i_2_fu_3679_p2 <= (carry_5_reg_5840 and Range1_all_ones_2_reg_5846);
    phitmp_demorgan_i_i_fu_3433_p2 <= (carry_1_reg_5765 and Range1_all_ones_reg_5771);
    phitmp_i_i1_fu_3513_p2 <= (phitmp_demorgan_i_i_1_fu_3509_p2 xor ap_const_lv1_1);
    phitmp_i_i2_fu_3683_p2 <= (phitmp_demorgan_i_i_2_fu_3679_p2 xor ap_const_lv1_1);
    phitmp_i_i_fu_3437_p2 <= (phitmp_demorgan_i_i_fu_3433_p2 xor ap_const_lv1_1);
    r_V_2_0_0_1_fu_1391_p0 <= tmp_102_2_0_1_cast_reg_4522(7 - 1 downto 0);
    r_V_2_0_0_1_fu_1391_p1 <= r_V_2_0_0_1_fu_1391_p10(8 - 1 downto 0);
    r_V_2_0_0_1_fu_1391_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_1_reg_4777),15));
    r_V_2_0_0_1_fu_1391_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_0_1_fu_1391_p0) * signed('0' &r_V_2_0_0_1_fu_1391_p1))), 15));
    r_V_2_0_0_4_fu_1859_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl1_cast_fu_1855_p1));
    r_V_2_0_1_1_fu_2703_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl2_cast_fu_2699_p1));
    r_V_2_0_1_3_fu_2724_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl3_cast_fu_2720_p1));
    r_V_2_0_2_fu_2110_p0 <= tmp_102_2_2_reg_4564(8 - 1 downto 0);
    r_V_2_0_2_fu_2110_p1 <= r_V_2_0_2_fu_2110_p10(8 - 1 downto 0);
    r_V_2_0_2_fu_2110_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_8_reg_5158),16));
    r_V_2_0_2_fu_2110_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_0_2_fu_2110_p0) * unsigned(r_V_2_0_2_fu_2110_p1), 16));
    r_V_2_0_3_1_fu_2126_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl4_cast_fu_2122_p1));
    r_V_2_0_3_3_fu_2151_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl_cast_fu_2147_p1));
    r_V_2_0_4_3_fu_1884_p0 <= tmp_102_2_4_3_reg_4613(8 - 1 downto 0);
    r_V_2_0_4_3_fu_1884_p1 <= r_V_2_0_4_3_fu_1884_p10(8 - 1 downto 0);
    r_V_2_0_4_3_fu_1884_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_18_reg_5022),16));
    r_V_2_0_4_3_fu_1884_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_4_3_fu_1884_p0) * signed('0' &r_V_2_0_4_3_fu_1884_p1))), 16));
    r_V_2_0_4_fu_2403_p3 <= (p_src_kernel_win_val_15_reg_5295 & ap_const_lv4_0);
    r_V_2_1_0_1_fu_1441_p0 <= tmp_102_2_0_1_cast_reg_4522(7 - 1 downto 0);
    r_V_2_1_0_1_fu_1441_p1 <= r_V_2_1_0_1_fu_1441_p10(8 - 1 downto 0);
    r_V_2_1_0_1_fu_1441_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_20_reg_4809),15));
    r_V_2_1_0_1_fu_1441_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_0_1_fu_1441_p0) * signed('0' &r_V_2_1_0_1_fu_1441_p1))), 15));
    r_V_2_1_0_4_fu_2212_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl5_cast_fu_2208_p1));
    r_V_2_1_1_1_fu_2985_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl6_cast_fu_2981_p1));
    r_V_2_1_1_3_fu_3006_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl7_cast_fu_3002_p1));
    r_V_2_1_2_fu_2496_p0 <= tmp_102_2_2_reg_4564(8 - 1 downto 0);
    r_V_2_1_2_fu_2496_p1 <= r_V_2_1_2_fu_2496_p10(8 - 1 downto 0);
    r_V_2_1_2_fu_2496_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_27_reg_5335),16));
    r_V_2_1_2_fu_2496_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_2_fu_2496_p0) * unsigned(r_V_2_1_2_fu_2496_p1), 16));
    r_V_2_1_3_1_fu_2512_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl8_cast_fu_2508_p1));
    r_V_2_1_3_3_fu_2537_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl9_cast_fu_2533_p1));
    r_V_2_1_4_3_fu_1936_p0 <= tmp_102_2_4_3_reg_4613(8 - 1 downto 0);
    r_V_2_1_4_3_fu_1936_p1 <= r_V_2_1_4_3_fu_1936_p10(8 - 1 downto 0);
    r_V_2_1_4_3_fu_1936_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_38_reg_5082),16));
    r_V_2_1_4_3_fu_1936_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_4_3_fu_1936_p0) * signed('0' &r_V_2_1_4_3_fu_1936_p1))), 16));
    r_V_2_1_4_fu_2749_p3 <= (p_src_kernel_win_val_35_reg_5451 & ap_const_lv4_0);
    r_V_2_2_0_1_fu_1467_p0 <= tmp_102_2_0_1_cast_reg_4522(7 - 1 downto 0);
    r_V_2_2_0_1_fu_1467_p1 <= r_V_2_2_0_1_fu_1467_p10(8 - 1 downto 0);
    r_V_2_2_0_1_fu_1467_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_40_reg_4840),15));
    r_V_2_2_0_1_fu_1467_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_0_1_fu_1467_p0) * signed('0' &r_V_2_2_0_1_fu_1467_p1))), 15));
    r_V_2_2_0_4_fu_2588_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl10_cast_fu_2584_p1));
    r_V_2_2_1_1_fu_3089_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl11_cast_fu_3085_p1));
    r_V_2_2_1_3_fu_3110_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl12_cast_fu_3106_p1));
    r_V_2_2_2_fu_2605_p0 <= tmp_102_2_2_reg_4564(8 - 1 downto 0);
    r_V_2_2_2_fu_2605_p1 <= r_V_2_2_2_fu_2605_p10(8 - 1 downto 0);
    r_V_2_2_2_fu_2605_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_47_reg_5391),16));
    r_V_2_2_2_fu_2605_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_2_fu_2605_p0) * unsigned(r_V_2_2_2_fu_2605_p1), 16));
    r_V_2_2_3_1_fu_2850_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl13_cast_fu_2846_p1));
    r_V_2_2_3_3_fu_2875_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_shl14_cast_fu_2871_p1));
    r_V_2_2_4_3_fu_2894_p0 <= tmp_102_2_4_3_reg_4613(8 - 1 downto 0);
    r_V_2_2_4_3_fu_2894_p1 <= r_V_2_2_4_3_fu_2894_p10(8 - 1 downto 0);
    r_V_2_2_4_3_fu_2894_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_58_reg_5487),16));
    r_V_2_2_4_3_fu_2894_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_4_3_fu_2894_p0) * signed('0' &r_V_2_2_4_3_fu_2894_p1))), 16));
    r_V_2_2_4_fu_3031_p3 <= (p_src_kernel_win_val_55_reg_5577 & ap_const_lv4_0);
    rev1_fu_3394_p2 <= (tmp_52_fu_3386_p3 xor ap_const_lv1_1);
    rev2_fu_3640_p2 <= (tmp_70_fu_3632_p3 xor ap_const_lv1_1);
    rev_fu_3300_p2 <= (tmp_36_fu_3292_p3 xor ap_const_lv1_1);
        sum_V_0_1_cast_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_1_reg_5416),19));

    sum_V_0_1_fu_2397_p2 <= std_logic_vector(signed(tmp53_cast_fu_2391_p1) + signed(tmp54_cast_fu_2394_p1));
    sum_V_0_2_fu_2956_p2 <= std_logic_vector(unsigned(tmp13_fu_2947_p2) + unsigned(tmp57_cast_fu_2953_p1));
    sum_V_0_4_1_fu_3150_p2 <= std_logic_vector(signed(tmp59_cast_fu_3143_p1) + signed(tmp63_cast_fu_3147_p1));
        sum_V_1_1_cast_fu_3045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_1_1_reg_5456),19));

    sum_V_1_1_fu_2483_p2 <= std_logic_vector(signed(tmp71_cast_fu_2477_p1) + signed(tmp72_cast_fu_2480_p1));
    sum_V_1_2_fu_3060_p2 <= std_logic_vector(unsigned(tmp35_fu_3051_p2) + unsigned(tmp75_cast_fu_3057_p1));
    sum_V_1_4_1_fu_3210_p2 <= std_logic_vector(signed(tmp77_cast_fu_3203_p1) + signed(tmp81_cast_fu_3207_p1));
        sum_V_2_1_cast_fu_3162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_2_1_reg_5582),19));

    sum_V_2_1_fu_2829_p2 <= std_logic_vector(signed(tmp89_cast_fu_2823_p1) + signed(tmp90_cast_fu_2826_p1));
    sum_V_2_2_fu_3177_p2 <= std_logic_vector(unsigned(tmp53_fu_3168_p2) + unsigned(tmp93_cast_fu_3174_p1));
    sum_V_2_4_1_fu_3234_p2 <= std_logic_vector(signed(tmp95_cast_fu_3227_p1) + signed(tmp99_cast_fu_3231_p1));
    tmp100_cast_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp61_reg_5517_pp0_iter2_reg),17));
        tmp102_cast_fu_3186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp63_reg_5687),17));

        tmp106_cast_fu_3580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp66_reg_5652_pp0_iter3_reg),20));

    tmp12_fu_2734_p2 <= std_logic_vector(signed(tmp_103_0_1_3_cast_c_fu_2730_p1) + signed(tmp_103_0_1_1_cast_c_fu_2709_p1));
    tmp13_fu_2947_p2 <= std_logic_vector(signed(sum_V_0_1_cast_fu_2941_p1) + signed(tmp56_cast_fu_2944_p1));
    tmp21_fu_2161_p2 <= std_logic_vector(signed(tmp_103_0_3_3_cast_c_fu_2157_p1) + signed(tmp_103_0_3_1_cast_c_fu_2132_p1));
    tmp23_fu_3138_p2 <= std_logic_vector(signed(tmp20_reg_5657) + signed(tmp61_cast_fu_3135_p1));
    tmp28_fu_2968_p2 <= std_logic_vector(unsigned(tmp64_cast_fu_2962_p1) + unsigned(tmp66_cast_fu_2965_p1));
    tmp34_fu_3016_p2 <= std_logic_vector(signed(tmp_103_1_1_3_cast_c_fu_3012_p1) + signed(tmp_103_1_1_1_cast_c_fu_2991_p1));
    tmp35_fu_3051_p2 <= std_logic_vector(signed(sum_V_1_1_cast_fu_3045_p1) + signed(tmp74_cast_fu_3048_p1));
    tmp39_fu_2547_p2 <= std_logic_vector(signed(tmp_103_1_3_3_cast_c_fu_2543_p1) + signed(tmp_103_1_3_1_cast_c_fu_2518_p1));
    tmp41_fu_3198_p2 <= std_logic_vector(signed(tmp38_reg_5702) + signed(tmp79_cast_fu_3195_p1));
    tmp46_fu_3072_p2 <= std_logic_vector(unsigned(tmp82_cast_fu_3066_p1) + unsigned(tmp84_cast_fu_3069_p1));
    tmp52_fu_3120_p2 <= std_logic_vector(signed(tmp_103_2_1_3_cast_c_fu_3116_p1) + signed(tmp_103_2_1_1_cast_c_fu_3095_p1));
        tmp53_cast_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp10_reg_5300),18));

    tmp53_fu_3168_p2 <= std_logic_vector(signed(sum_V_2_1_cast_fu_3162_p1) + signed(tmp92_cast_fu_3165_p1));
        tmp54_cast_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_reg_5184),18));

        tmp56_cast_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_reg_5527),19));

        tmp57_cast_fu_2953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp15_reg_5532),19));

    tmp57_fu_2885_p2 <= std_logic_vector(signed(tmp_103_2_3_3_cast_c_fu_2881_p1) + signed(tmp_103_2_3_1_cast_c_fu_2856_p1));
        tmp59_cast_fu_3143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_3138_p2),20));

    tmp59_fu_3222_p2 <= std_logic_vector(signed(tmp56_reg_5727) + signed(tmp97_cast_fu_3219_p1));
        tmp61_cast_fu_3135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp22_reg_5426_pp0_iter2_reg),19));

        tmp63_cast_fu_3147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp28_reg_5612),20));

    tmp64_cast_fu_2962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp25_reg_5325),17));
    tmp64_fu_3189_p2 <= std_logic_vector(unsigned(tmp100_cast_fu_3183_p1) + unsigned(tmp102_cast_fu_3186_p1));
        tmp66_cast_fu_2965_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_reg_5542),17));

        tmp70_cast_fu_3240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp30_reg_5436_pp0_iter3_reg),20));

        tmp71_cast_fu_2477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp32_reg_5346),18));

        tmp72_cast_fu_2480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp33_reg_5351),18));

        tmp74_cast_fu_3048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp34_reg_5617),19));

        tmp75_cast_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp37_reg_5622),19));

        tmp77_cast_fu_3203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp41_fu_3198_p2),20));

        tmp79_cast_fu_3195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp40_reg_5552_pp0_iter3_reg),19));

        tmp81_cast_fu_3207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp46_reg_5667),20));

    tmp82_cast_fu_3066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp43_reg_5371_pp0_iter2_reg),17));
        tmp84_cast_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp45_reg_5632),17));

        tmp88_cast_fu_3334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp48_reg_5562_pp0_iter3_reg),20));

        tmp89_cast_fu_2823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp50_reg_5406),18));

        tmp90_cast_fu_2826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp51_reg_5492),18));

        tmp92_cast_fu_3165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp52_reg_5672),19));

        tmp93_cast_fu_3174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp55_reg_5677),19));

        tmp95_cast_fu_3227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp59_fu_3222_p2),20));

        tmp97_cast_fu_3219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp58_reg_5642_pp0_iter3_reg),19));

        tmp99_cast_fu_3231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp64_reg_5717),20));

        tmp_102_2_0_1_cast_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_read),15));

        tmp_102_2_0_2_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_read),16));

        tmp_102_2_0_3_cast_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_3_read),15));

        tmp_102_2_0_cast_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_0_read),14));

    tmp_102_2_1_2_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_1_V_2_read),16));
        tmp_102_2_1_4_cast_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_4_read),15));

        tmp_102_2_1_fu_1128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_read),16));

        tmp_102_2_2_1_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_read),16));

    tmp_102_2_2_3_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_3_read),16));
        tmp_102_2_2_4_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_4_read),16));

    tmp_102_2_2_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_0_read),16));
        tmp_102_2_3_2_cast_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_2_read),15));

        tmp_102_2_3_4_cast_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_4_read),15));

    tmp_102_2_4_2_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_4_V_2_read),16));
        tmp_102_2_4_3_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_3_read),16));

        tmp_102_2_4_4_cast_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_4_read),14));

        tmp_103_0_1_1_cast_c_fu_2709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_1_fu_2703_p2),17));

        tmp_103_0_1_3_cast_c_fu_2730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_3_fu_2724_p2),17));

        tmp_103_0_3_1_cast_c_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_3_1_fu_2126_p2),17));

        tmp_103_0_3_3_cast_c_fu_2157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_3_3_fu_2151_p2),17));

    tmp_103_0_4_1_cast_c_fu_1615_p0 <= tmp_20_reg_4634(8 - 1 downto 0);
    tmp_103_0_4_1_cast_c_fu_1615_p1 <= tmp_103_0_4_1_cast_c_fu_1615_p10(8 - 1 downto 0);
    tmp_103_0_4_1_cast_c_fu_1615_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_16_reg_4879),15));
    tmp_103_0_4_1_cast_c_fu_1615_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_0_4_1_cast_c_fu_1615_p0) * unsigned(tmp_103_0_4_1_cast_c_fu_1615_p1), 15));
        tmp_103_1_1_1_cast_c_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_1_fu_2985_p2),17));

        tmp_103_1_1_3_cast_c_fu_3012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_3_fu_3006_p2),17));

        tmp_103_1_3_1_cast_c_fu_2518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_3_1_fu_2512_p2),17));

        tmp_103_1_3_3_cast_c_fu_2543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_3_3_fu_2537_p2),17));

    tmp_103_1_4_1_cast_c_fu_1714_p0 <= tmp_20_reg_4634(8 - 1 downto 0);
    tmp_103_1_4_1_cast_c_fu_1714_p1 <= tmp_103_1_4_1_cast_c_fu_1714_p10(8 - 1 downto 0);
    tmp_103_1_4_1_cast_c_fu_1714_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_36_reg_4928),15));
    tmp_103_1_4_1_cast_c_fu_1714_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_1_4_1_cast_c_fu_1714_p0) * unsigned(tmp_103_1_4_1_cast_c_fu_1714_p1), 15));
        tmp_103_2_1_1_cast_c_fu_3095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_1_fu_3089_p2),17));

        tmp_103_2_1_3_cast_c_fu_3116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_3_fu_3110_p2),17));

        tmp_103_2_3_1_cast_c_fu_2856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_3_1_fu_2850_p2),17));

        tmp_103_2_3_3_cast_c_fu_2881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_3_3_fu_2875_p2),17));

    tmp_103_2_4_1_cast_c_fu_1975_p0 <= tmp_20_reg_4634(8 - 1 downto 0);
    tmp_103_2_4_1_cast_c_fu_1975_p1 <= tmp_103_2_4_1_cast_c_fu_1975_p10(8 - 1 downto 0);
    tmp_103_2_4_1_cast_c_fu_1975_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_kernel_win_val_56_reg_5137),15));
    tmp_103_2_4_1_cast_c_fu_1975_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_2_4_1_cast_c_fu_1975_p0) * unsigned(tmp_103_2_4_1_cast_c_fu_1975_p1), 15));
    tmp_12_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_t_V_2_phi_fu_858_p4),64));
    tmp_19_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_3_V_0_read),15));
    tmp_20_fu_1167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_4_V_1_read),15));
    tmp_21_fu_3312_p4 <= p_Val2_s_fu_3243_p2(19 downto 12);
    tmp_24_fu_3406_p4 <= p_Val2_4_fu_3337_p2(19 downto 12);
    tmp_27_fu_3652_p4 <= p_Val2_8_fu_3583_p2(19 downto 12);
    tmp_2_i_cast_i1_fu_3622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_3614_p3),8));
    tmp_2_i_cast_i7_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_3368_p3),8));
    tmp_2_i_cast_i_fu_3282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_3274_p3),8));
    tmp_31_fu_1233_p4 <= ap_phi_mux_t_V_2_phi_fu_858_p4(7 downto 1);
    tmp_35_fu_3274_p3 <= p_Val2_s_fu_3243_p2(3 downto 3);
    tmp_36_fu_3292_p3 <= p_Val2_2_fu_3286_p2(7 downto 7);
    tmp_3_fu_1104_p2 <= std_logic_vector(unsigned(tmp_2_reg_832) + unsigned(ap_const_lv2_1));
    tmp_4_fu_1110_p2 <= "1" when (tmp_2_reg_832 = ap_const_lv2_2) else "0";
    tmp_51_fu_3368_p3 <= p_Val2_4_fu_3337_p2(3 downto 3);
    tmp_52_fu_3386_p3 <= p_Val2_6_fu_3380_p2(7 downto 7);
    tmp_5_fu_1182_p2 <= "1" when (unsigned(t_V_reg_843) < unsigned(ap_const_lv8_DC)) else "0";
    tmp_69_fu_3614_p3 <= p_Val2_8_fu_3583_p2(3 downto 3);
    tmp_6_fu_1188_p2 <= "1" when (t_V_reg_843 = ap_const_lv8_0) else "0";
    tmp_70_fu_3632_p3 <= p_Val2_10_fu_3626_p2(7 downto 7);
    tmp_8_fu_1216_p2 <= "1" when (unsigned(ap_phi_mux_t_V_2_phi_fu_858_p4) < unsigned(ap_const_lv8_DC)) else "0";
    tmp_9_fu_1227_p2 <= "1" when (ap_phi_mux_t_V_2_phi_fu_858_p4 = ap_const_lv8_0) else "0";
    tmp_fu_1194_p4 <= t_V_reg_843(7 downto 1);
end behav;
