{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475013512335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475013512339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 16:58:31 2016 " "Processing started: Tue Sep 27 16:58:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475013512339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013512339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013512342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1475013513584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/bit_def_pack.vh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/bit_def_pack.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsnc_bit " "Found entity 1: rsnc_bit" {  } { { "../rtl/rsnc_bit.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v 2 1 " "Found 2 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avr_spi_pkg (SystemVerilog) " "Found design unit 1: avr_spi_pkg (SystemVerilog)" {  } { { "../rtl/avr_spi_pkg.svh" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574891 ""} { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_sckd_rst_gen " "Found entity 1: avr_spi_sckd_rst_gen" {  } { { "../rtl/avr_spi_sckd_rst_gen.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_sckd " "Found entity 1: avr_spi_sckd" {  } { { "../rtl/avr_spi_sckd.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi " "Found entity 1: avr_spi" {  } { { "../rtl/avr_spi.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_core " "Found entity 1: avr_spi_core" {  } { { "../rtl/avr_spi_core.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xb_adr_pack.vh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xb_adr_pack.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_spi " "Found entity 1: xlr8_spi" {  } { { "../rtl/xlr8_spi.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_top.v(294) " "Verilog HDL warning at xlr8_top.v(294): extended using \"x\" or \"z\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 294 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475013574918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_top " "Found entity 1: xlr8_top" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475013574921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013574921 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "spi_clken xlr8_top.v(595) " "Verilog HDL error at xlr8_top.v(595): object \"spi_clken\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 595 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1475013574975 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "spi_clken xlr8_top.v(604) " "Verilog HDL error at xlr8_top.v(604): object \"spi_clken\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 604 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1475013574975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475013575257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 16:59:35 2016 " "Processing ended: Tue Sep 27 16:59:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475013575257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475013575257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475013575257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013575257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475013575723 ""}
