// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module WayLookup(
  input         clock,
  input         reset,
  input         io_flush,
  input         io_read_ready,
  output        io_read_valid,
  output [3:0]  io_read_bits_entry_waymask_0,
  output [3:0]  io_read_bits_entry_waymask_1,
  output [35:0] io_read_bits_entry_ptag_0,
  output [35:0] io_read_bits_entry_ptag_1,
  output [1:0]  io_read_bits_entry_itlb_exception_0,
  output [1:0]  io_read_bits_entry_itlb_exception_1,
  output [1:0]  io_read_bits_entry_itlb_pbmt_0,
  output [1:0]  io_read_bits_entry_itlb_pbmt_1,
  output        io_read_bits_entry_meta_codes_0,
  output        io_read_bits_entry_meta_codes_1,
  output [55:0] io_read_bits_gpf_gpaddr,
  output        io_read_bits_gpf_isForVSnonLeafPTE,
  output        io_write_ready,
  input         io_write_valid,
  input  [7:0]  io_write_bits_entry_vSetIdx_0,
  input  [7:0]  io_write_bits_entry_vSetIdx_1,
  input  [3:0]  io_write_bits_entry_waymask_0,
  input  [3:0]  io_write_bits_entry_waymask_1,
  input  [35:0] io_write_bits_entry_ptag_0,
  input  [35:0] io_write_bits_entry_ptag_1,
  input  [1:0]  io_write_bits_entry_itlb_exception_0,
  input  [1:0]  io_write_bits_entry_itlb_exception_1,
  input  [1:0]  io_write_bits_entry_itlb_pbmt_0,
  input  [1:0]  io_write_bits_entry_itlb_pbmt_1,
  input         io_write_bits_entry_meta_codes_0,
  input         io_write_bits_entry_meta_codes_1,
  input  [55:0] io_write_bits_gpf_gpaddr,
  input         io_write_bits_gpf_isForVSnonLeafPTE,
  input         io_update_valid,
  input  [41:0] io_update_bits_blkPaddr,
  input  [7:0]  io_update_bits_vSetIdx,
  input  [3:0]  io_update_bits_waymask,
  input         io_update_bits_corrupt
);

  reg  [7:0]        entries_0_vSetIdx_0;
  reg  [7:0]        entries_0_vSetIdx_1;
  reg  [3:0]        entries_0_waymask_0;
  reg  [3:0]        entries_0_waymask_1;
  reg  [35:0]       entries_0_ptag_0;
  reg  [35:0]       entries_0_ptag_1;
  reg  [1:0]        entries_0_itlb_exception_0;
  reg  [1:0]        entries_0_itlb_exception_1;
  reg  [1:0]        entries_0_itlb_pbmt_0;
  reg  [1:0]        entries_0_itlb_pbmt_1;
  reg               entries_0_meta_codes_0;
  reg               entries_0_meta_codes_1;
  reg  [7:0]        entries_1_vSetIdx_0;
  reg  [7:0]        entries_1_vSetIdx_1;
  reg  [3:0]        entries_1_waymask_0;
  reg  [3:0]        entries_1_waymask_1;
  reg  [35:0]       entries_1_ptag_0;
  reg  [35:0]       entries_1_ptag_1;
  reg  [1:0]        entries_1_itlb_exception_0;
  reg  [1:0]        entries_1_itlb_exception_1;
  reg  [1:0]        entries_1_itlb_pbmt_0;
  reg  [1:0]        entries_1_itlb_pbmt_1;
  reg               entries_1_meta_codes_0;
  reg               entries_1_meta_codes_1;
  reg  [7:0]        entries_2_vSetIdx_0;
  reg  [7:0]        entries_2_vSetIdx_1;
  reg  [3:0]        entries_2_waymask_0;
  reg  [3:0]        entries_2_waymask_1;
  reg  [35:0]       entries_2_ptag_0;
  reg  [35:0]       entries_2_ptag_1;
  reg  [1:0]        entries_2_itlb_exception_0;
  reg  [1:0]        entries_2_itlb_exception_1;
  reg  [1:0]        entries_2_itlb_pbmt_0;
  reg  [1:0]        entries_2_itlb_pbmt_1;
  reg               entries_2_meta_codes_0;
  reg               entries_2_meta_codes_1;
  reg  [7:0]        entries_3_vSetIdx_0;
  reg  [7:0]        entries_3_vSetIdx_1;
  reg  [3:0]        entries_3_waymask_0;
  reg  [3:0]        entries_3_waymask_1;
  reg  [35:0]       entries_3_ptag_0;
  reg  [35:0]       entries_3_ptag_1;
  reg  [1:0]        entries_3_itlb_exception_0;
  reg  [1:0]        entries_3_itlb_exception_1;
  reg  [1:0]        entries_3_itlb_pbmt_0;
  reg  [1:0]        entries_3_itlb_pbmt_1;
  reg               entries_3_meta_codes_0;
  reg               entries_3_meta_codes_1;
  reg  [7:0]        entries_4_vSetIdx_0;
  reg  [7:0]        entries_4_vSetIdx_1;
  reg  [3:0]        entries_4_waymask_0;
  reg  [3:0]        entries_4_waymask_1;
  reg  [35:0]       entries_4_ptag_0;
  reg  [35:0]       entries_4_ptag_1;
  reg  [1:0]        entries_4_itlb_exception_0;
  reg  [1:0]        entries_4_itlb_exception_1;
  reg  [1:0]        entries_4_itlb_pbmt_0;
  reg  [1:0]        entries_4_itlb_pbmt_1;
  reg               entries_4_meta_codes_0;
  reg               entries_4_meta_codes_1;
  reg  [7:0]        entries_5_vSetIdx_0;
  reg  [7:0]        entries_5_vSetIdx_1;
  reg  [3:0]        entries_5_waymask_0;
  reg  [3:0]        entries_5_waymask_1;
  reg  [35:0]       entries_5_ptag_0;
  reg  [35:0]       entries_5_ptag_1;
  reg  [1:0]        entries_5_itlb_exception_0;
  reg  [1:0]        entries_5_itlb_exception_1;
  reg  [1:0]        entries_5_itlb_pbmt_0;
  reg  [1:0]        entries_5_itlb_pbmt_1;
  reg               entries_5_meta_codes_0;
  reg               entries_5_meta_codes_1;
  reg  [7:0]        entries_6_vSetIdx_0;
  reg  [7:0]        entries_6_vSetIdx_1;
  reg  [3:0]        entries_6_waymask_0;
  reg  [3:0]        entries_6_waymask_1;
  reg  [35:0]       entries_6_ptag_0;
  reg  [35:0]       entries_6_ptag_1;
  reg  [1:0]        entries_6_itlb_exception_0;
  reg  [1:0]        entries_6_itlb_exception_1;
  reg  [1:0]        entries_6_itlb_pbmt_0;
  reg  [1:0]        entries_6_itlb_pbmt_1;
  reg               entries_6_meta_codes_0;
  reg               entries_6_meta_codes_1;
  reg  [7:0]        entries_7_vSetIdx_0;
  reg  [7:0]        entries_7_vSetIdx_1;
  reg  [3:0]        entries_7_waymask_0;
  reg  [3:0]        entries_7_waymask_1;
  reg  [35:0]       entries_7_ptag_0;
  reg  [35:0]       entries_7_ptag_1;
  reg  [1:0]        entries_7_itlb_exception_0;
  reg  [1:0]        entries_7_itlb_exception_1;
  reg  [1:0]        entries_7_itlb_pbmt_0;
  reg  [1:0]        entries_7_itlb_pbmt_1;
  reg               entries_7_meta_codes_0;
  reg               entries_7_meta_codes_1;
  reg  [7:0]        entries_8_vSetIdx_0;
  reg  [7:0]        entries_8_vSetIdx_1;
  reg  [3:0]        entries_8_waymask_0;
  reg  [3:0]        entries_8_waymask_1;
  reg  [35:0]       entries_8_ptag_0;
  reg  [35:0]       entries_8_ptag_1;
  reg  [1:0]        entries_8_itlb_exception_0;
  reg  [1:0]        entries_8_itlb_exception_1;
  reg  [1:0]        entries_8_itlb_pbmt_0;
  reg  [1:0]        entries_8_itlb_pbmt_1;
  reg               entries_8_meta_codes_0;
  reg               entries_8_meta_codes_1;
  reg  [7:0]        entries_9_vSetIdx_0;
  reg  [7:0]        entries_9_vSetIdx_1;
  reg  [3:0]        entries_9_waymask_0;
  reg  [3:0]        entries_9_waymask_1;
  reg  [35:0]       entries_9_ptag_0;
  reg  [35:0]       entries_9_ptag_1;
  reg  [1:0]        entries_9_itlb_exception_0;
  reg  [1:0]        entries_9_itlb_exception_1;
  reg  [1:0]        entries_9_itlb_pbmt_0;
  reg  [1:0]        entries_9_itlb_pbmt_1;
  reg               entries_9_meta_codes_0;
  reg               entries_9_meta_codes_1;
  reg  [7:0]        entries_10_vSetIdx_0;
  reg  [7:0]        entries_10_vSetIdx_1;
  reg  [3:0]        entries_10_waymask_0;
  reg  [3:0]        entries_10_waymask_1;
  reg  [35:0]       entries_10_ptag_0;
  reg  [35:0]       entries_10_ptag_1;
  reg  [1:0]        entries_10_itlb_exception_0;
  reg  [1:0]        entries_10_itlb_exception_1;
  reg  [1:0]        entries_10_itlb_pbmt_0;
  reg  [1:0]        entries_10_itlb_pbmt_1;
  reg               entries_10_meta_codes_0;
  reg               entries_10_meta_codes_1;
  reg  [7:0]        entries_11_vSetIdx_0;
  reg  [7:0]        entries_11_vSetIdx_1;
  reg  [3:0]        entries_11_waymask_0;
  reg  [3:0]        entries_11_waymask_1;
  reg  [35:0]       entries_11_ptag_0;
  reg  [35:0]       entries_11_ptag_1;
  reg  [1:0]        entries_11_itlb_exception_0;
  reg  [1:0]        entries_11_itlb_exception_1;
  reg  [1:0]        entries_11_itlb_pbmt_0;
  reg  [1:0]        entries_11_itlb_pbmt_1;
  reg               entries_11_meta_codes_0;
  reg               entries_11_meta_codes_1;
  reg  [7:0]        entries_12_vSetIdx_0;
  reg  [7:0]        entries_12_vSetIdx_1;
  reg  [3:0]        entries_12_waymask_0;
  reg  [3:0]        entries_12_waymask_1;
  reg  [35:0]       entries_12_ptag_0;
  reg  [35:0]       entries_12_ptag_1;
  reg  [1:0]        entries_12_itlb_exception_0;
  reg  [1:0]        entries_12_itlb_exception_1;
  reg  [1:0]        entries_12_itlb_pbmt_0;
  reg  [1:0]        entries_12_itlb_pbmt_1;
  reg               entries_12_meta_codes_0;
  reg               entries_12_meta_codes_1;
  reg  [7:0]        entries_13_vSetIdx_0;
  reg  [7:0]        entries_13_vSetIdx_1;
  reg  [3:0]        entries_13_waymask_0;
  reg  [3:0]        entries_13_waymask_1;
  reg  [35:0]       entries_13_ptag_0;
  reg  [35:0]       entries_13_ptag_1;
  reg  [1:0]        entries_13_itlb_exception_0;
  reg  [1:0]        entries_13_itlb_exception_1;
  reg  [1:0]        entries_13_itlb_pbmt_0;
  reg  [1:0]        entries_13_itlb_pbmt_1;
  reg               entries_13_meta_codes_0;
  reg               entries_13_meta_codes_1;
  reg  [7:0]        entries_14_vSetIdx_0;
  reg  [7:0]        entries_14_vSetIdx_1;
  reg  [3:0]        entries_14_waymask_0;
  reg  [3:0]        entries_14_waymask_1;
  reg  [35:0]       entries_14_ptag_0;
  reg  [35:0]       entries_14_ptag_1;
  reg  [1:0]        entries_14_itlb_exception_0;
  reg  [1:0]        entries_14_itlb_exception_1;
  reg  [1:0]        entries_14_itlb_pbmt_0;
  reg  [1:0]        entries_14_itlb_pbmt_1;
  reg               entries_14_meta_codes_0;
  reg               entries_14_meta_codes_1;
  reg  [7:0]        entries_15_vSetIdx_0;
  reg  [7:0]        entries_15_vSetIdx_1;
  reg  [3:0]        entries_15_waymask_0;
  reg  [3:0]        entries_15_waymask_1;
  reg  [35:0]       entries_15_ptag_0;
  reg  [35:0]       entries_15_ptag_1;
  reg  [1:0]        entries_15_itlb_exception_0;
  reg  [1:0]        entries_15_itlb_exception_1;
  reg  [1:0]        entries_15_itlb_pbmt_0;
  reg  [1:0]        entries_15_itlb_pbmt_1;
  reg               entries_15_meta_codes_0;
  reg               entries_15_meta_codes_1;
  reg  [7:0]        entries_16_vSetIdx_0;
  reg  [7:0]        entries_16_vSetIdx_1;
  reg  [3:0]        entries_16_waymask_0;
  reg  [3:0]        entries_16_waymask_1;
  reg  [35:0]       entries_16_ptag_0;
  reg  [35:0]       entries_16_ptag_1;
  reg  [1:0]        entries_16_itlb_exception_0;
  reg  [1:0]        entries_16_itlb_exception_1;
  reg  [1:0]        entries_16_itlb_pbmt_0;
  reg  [1:0]        entries_16_itlb_pbmt_1;
  reg               entries_16_meta_codes_0;
  reg               entries_16_meta_codes_1;
  reg  [7:0]        entries_17_vSetIdx_0;
  reg  [7:0]        entries_17_vSetIdx_1;
  reg  [3:0]        entries_17_waymask_0;
  reg  [3:0]        entries_17_waymask_1;
  reg  [35:0]       entries_17_ptag_0;
  reg  [35:0]       entries_17_ptag_1;
  reg  [1:0]        entries_17_itlb_exception_0;
  reg  [1:0]        entries_17_itlb_exception_1;
  reg  [1:0]        entries_17_itlb_pbmt_0;
  reg  [1:0]        entries_17_itlb_pbmt_1;
  reg               entries_17_meta_codes_0;
  reg               entries_17_meta_codes_1;
  reg  [7:0]        entries_18_vSetIdx_0;
  reg  [7:0]        entries_18_vSetIdx_1;
  reg  [3:0]        entries_18_waymask_0;
  reg  [3:0]        entries_18_waymask_1;
  reg  [35:0]       entries_18_ptag_0;
  reg  [35:0]       entries_18_ptag_1;
  reg  [1:0]        entries_18_itlb_exception_0;
  reg  [1:0]        entries_18_itlb_exception_1;
  reg  [1:0]        entries_18_itlb_pbmt_0;
  reg  [1:0]        entries_18_itlb_pbmt_1;
  reg               entries_18_meta_codes_0;
  reg               entries_18_meta_codes_1;
  reg  [7:0]        entries_19_vSetIdx_0;
  reg  [7:0]        entries_19_vSetIdx_1;
  reg  [3:0]        entries_19_waymask_0;
  reg  [3:0]        entries_19_waymask_1;
  reg  [35:0]       entries_19_ptag_0;
  reg  [35:0]       entries_19_ptag_1;
  reg  [1:0]        entries_19_itlb_exception_0;
  reg  [1:0]        entries_19_itlb_exception_1;
  reg  [1:0]        entries_19_itlb_pbmt_0;
  reg  [1:0]        entries_19_itlb_pbmt_1;
  reg               entries_19_meta_codes_0;
  reg               entries_19_meta_codes_1;
  reg  [7:0]        entries_20_vSetIdx_0;
  reg  [7:0]        entries_20_vSetIdx_1;
  reg  [3:0]        entries_20_waymask_0;
  reg  [3:0]        entries_20_waymask_1;
  reg  [35:0]       entries_20_ptag_0;
  reg  [35:0]       entries_20_ptag_1;
  reg  [1:0]        entries_20_itlb_exception_0;
  reg  [1:0]        entries_20_itlb_exception_1;
  reg  [1:0]        entries_20_itlb_pbmt_0;
  reg  [1:0]        entries_20_itlb_pbmt_1;
  reg               entries_20_meta_codes_0;
  reg               entries_20_meta_codes_1;
  reg  [7:0]        entries_21_vSetIdx_0;
  reg  [7:0]        entries_21_vSetIdx_1;
  reg  [3:0]        entries_21_waymask_0;
  reg  [3:0]        entries_21_waymask_1;
  reg  [35:0]       entries_21_ptag_0;
  reg  [35:0]       entries_21_ptag_1;
  reg  [1:0]        entries_21_itlb_exception_0;
  reg  [1:0]        entries_21_itlb_exception_1;
  reg  [1:0]        entries_21_itlb_pbmt_0;
  reg  [1:0]        entries_21_itlb_pbmt_1;
  reg               entries_21_meta_codes_0;
  reg               entries_21_meta_codes_1;
  reg  [7:0]        entries_22_vSetIdx_0;
  reg  [7:0]        entries_22_vSetIdx_1;
  reg  [3:0]        entries_22_waymask_0;
  reg  [3:0]        entries_22_waymask_1;
  reg  [35:0]       entries_22_ptag_0;
  reg  [35:0]       entries_22_ptag_1;
  reg  [1:0]        entries_22_itlb_exception_0;
  reg  [1:0]        entries_22_itlb_exception_1;
  reg  [1:0]        entries_22_itlb_pbmt_0;
  reg  [1:0]        entries_22_itlb_pbmt_1;
  reg               entries_22_meta_codes_0;
  reg               entries_22_meta_codes_1;
  reg  [7:0]        entries_23_vSetIdx_0;
  reg  [7:0]        entries_23_vSetIdx_1;
  reg  [3:0]        entries_23_waymask_0;
  reg  [3:0]        entries_23_waymask_1;
  reg  [35:0]       entries_23_ptag_0;
  reg  [35:0]       entries_23_ptag_1;
  reg  [1:0]        entries_23_itlb_exception_0;
  reg  [1:0]        entries_23_itlb_exception_1;
  reg  [1:0]        entries_23_itlb_pbmt_0;
  reg  [1:0]        entries_23_itlb_pbmt_1;
  reg               entries_23_meta_codes_0;
  reg               entries_23_meta_codes_1;
  reg  [7:0]        entries_24_vSetIdx_0;
  reg  [7:0]        entries_24_vSetIdx_1;
  reg  [3:0]        entries_24_waymask_0;
  reg  [3:0]        entries_24_waymask_1;
  reg  [35:0]       entries_24_ptag_0;
  reg  [35:0]       entries_24_ptag_1;
  reg  [1:0]        entries_24_itlb_exception_0;
  reg  [1:0]        entries_24_itlb_exception_1;
  reg  [1:0]        entries_24_itlb_pbmt_0;
  reg  [1:0]        entries_24_itlb_pbmt_1;
  reg               entries_24_meta_codes_0;
  reg               entries_24_meta_codes_1;
  reg  [7:0]        entries_25_vSetIdx_0;
  reg  [7:0]        entries_25_vSetIdx_1;
  reg  [3:0]        entries_25_waymask_0;
  reg  [3:0]        entries_25_waymask_1;
  reg  [35:0]       entries_25_ptag_0;
  reg  [35:0]       entries_25_ptag_1;
  reg  [1:0]        entries_25_itlb_exception_0;
  reg  [1:0]        entries_25_itlb_exception_1;
  reg  [1:0]        entries_25_itlb_pbmt_0;
  reg  [1:0]        entries_25_itlb_pbmt_1;
  reg               entries_25_meta_codes_0;
  reg               entries_25_meta_codes_1;
  reg  [7:0]        entries_26_vSetIdx_0;
  reg  [7:0]        entries_26_vSetIdx_1;
  reg  [3:0]        entries_26_waymask_0;
  reg  [3:0]        entries_26_waymask_1;
  reg  [35:0]       entries_26_ptag_0;
  reg  [35:0]       entries_26_ptag_1;
  reg  [1:0]        entries_26_itlb_exception_0;
  reg  [1:0]        entries_26_itlb_exception_1;
  reg  [1:0]        entries_26_itlb_pbmt_0;
  reg  [1:0]        entries_26_itlb_pbmt_1;
  reg               entries_26_meta_codes_0;
  reg               entries_26_meta_codes_1;
  reg  [7:0]        entries_27_vSetIdx_0;
  reg  [7:0]        entries_27_vSetIdx_1;
  reg  [3:0]        entries_27_waymask_0;
  reg  [3:0]        entries_27_waymask_1;
  reg  [35:0]       entries_27_ptag_0;
  reg  [35:0]       entries_27_ptag_1;
  reg  [1:0]        entries_27_itlb_exception_0;
  reg  [1:0]        entries_27_itlb_exception_1;
  reg  [1:0]        entries_27_itlb_pbmt_0;
  reg  [1:0]        entries_27_itlb_pbmt_1;
  reg               entries_27_meta_codes_0;
  reg               entries_27_meta_codes_1;
  reg  [7:0]        entries_28_vSetIdx_0;
  reg  [7:0]        entries_28_vSetIdx_1;
  reg  [3:0]        entries_28_waymask_0;
  reg  [3:0]        entries_28_waymask_1;
  reg  [35:0]       entries_28_ptag_0;
  reg  [35:0]       entries_28_ptag_1;
  reg  [1:0]        entries_28_itlb_exception_0;
  reg  [1:0]        entries_28_itlb_exception_1;
  reg  [1:0]        entries_28_itlb_pbmt_0;
  reg  [1:0]        entries_28_itlb_pbmt_1;
  reg               entries_28_meta_codes_0;
  reg               entries_28_meta_codes_1;
  reg  [7:0]        entries_29_vSetIdx_0;
  reg  [7:0]        entries_29_vSetIdx_1;
  reg  [3:0]        entries_29_waymask_0;
  reg  [3:0]        entries_29_waymask_1;
  reg  [35:0]       entries_29_ptag_0;
  reg  [35:0]       entries_29_ptag_1;
  reg  [1:0]        entries_29_itlb_exception_0;
  reg  [1:0]        entries_29_itlb_exception_1;
  reg  [1:0]        entries_29_itlb_pbmt_0;
  reg  [1:0]        entries_29_itlb_pbmt_1;
  reg               entries_29_meta_codes_0;
  reg               entries_29_meta_codes_1;
  reg  [7:0]        entries_30_vSetIdx_0;
  reg  [7:0]        entries_30_vSetIdx_1;
  reg  [3:0]        entries_30_waymask_0;
  reg  [3:0]        entries_30_waymask_1;
  reg  [35:0]       entries_30_ptag_0;
  reg  [35:0]       entries_30_ptag_1;
  reg  [1:0]        entries_30_itlb_exception_0;
  reg  [1:0]        entries_30_itlb_exception_1;
  reg  [1:0]        entries_30_itlb_pbmt_0;
  reg  [1:0]        entries_30_itlb_pbmt_1;
  reg               entries_30_meta_codes_0;
  reg               entries_30_meta_codes_1;
  reg  [7:0]        entries_31_vSetIdx_0;
  reg  [7:0]        entries_31_vSetIdx_1;
  reg  [3:0]        entries_31_waymask_0;
  reg  [3:0]        entries_31_waymask_1;
  reg  [35:0]       entries_31_ptag_0;
  reg  [35:0]       entries_31_ptag_1;
  reg  [1:0]        entries_31_itlb_exception_0;
  reg  [1:0]        entries_31_itlb_exception_1;
  reg  [1:0]        entries_31_itlb_pbmt_0;
  reg  [1:0]        entries_31_itlb_pbmt_1;
  reg               entries_31_meta_codes_0;
  reg               entries_31_meta_codes_1;
  reg               readPtr_flag;
  reg  [4:0]        readPtr_value;
  reg               writePtr_flag;
  reg  [4:0]        writePtr_value;
  wire [5:0]        _gpf_hit_T_1 = {readPtr_flag, readPtr_value};
  wire              empty = _gpf_hit_T_1 == {writePtr_flag, writePtr_value};
  reg               gpf_entry_valid;
  reg  [55:0]       gpf_entry_bits_gpaddr;
  reg               gpf_entry_bits_isForVSnonLeafPTE;
  reg               gpfPtr_flag;
  reg  [4:0]        gpfPtr_value;
  wire              gpf_hit =
    {gpfPtr_flag, gpfPtr_value} == _gpf_hit_T_1 & gpf_entry_valid;
  wire              can_bypass = empty & io_write_valid;
  wire              io_read_valid_0 = ~empty | io_write_valid;
  wire [31:0][3:0]  _GEN =
    {{entries_31_waymask_0},
     {entries_30_waymask_0},
     {entries_29_waymask_0},
     {entries_28_waymask_0},
     {entries_27_waymask_0},
     {entries_26_waymask_0},
     {entries_25_waymask_0},
     {entries_24_waymask_0},
     {entries_23_waymask_0},
     {entries_22_waymask_0},
     {entries_21_waymask_0},
     {entries_20_waymask_0},
     {entries_19_waymask_0},
     {entries_18_waymask_0},
     {entries_17_waymask_0},
     {entries_16_waymask_0},
     {entries_15_waymask_0},
     {entries_14_waymask_0},
     {entries_13_waymask_0},
     {entries_12_waymask_0},
     {entries_11_waymask_0},
     {entries_10_waymask_0},
     {entries_9_waymask_0},
     {entries_8_waymask_0},
     {entries_7_waymask_0},
     {entries_6_waymask_0},
     {entries_5_waymask_0},
     {entries_4_waymask_0},
     {entries_3_waymask_0},
     {entries_2_waymask_0},
     {entries_1_waymask_0},
     {entries_0_waymask_0}};
  wire [31:0][3:0]  _GEN_0 =
    {{entries_31_waymask_1},
     {entries_30_waymask_1},
     {entries_29_waymask_1},
     {entries_28_waymask_1},
     {entries_27_waymask_1},
     {entries_26_waymask_1},
     {entries_25_waymask_1},
     {entries_24_waymask_1},
     {entries_23_waymask_1},
     {entries_22_waymask_1},
     {entries_21_waymask_1},
     {entries_20_waymask_1},
     {entries_19_waymask_1},
     {entries_18_waymask_1},
     {entries_17_waymask_1},
     {entries_16_waymask_1},
     {entries_15_waymask_1},
     {entries_14_waymask_1},
     {entries_13_waymask_1},
     {entries_12_waymask_1},
     {entries_11_waymask_1},
     {entries_10_waymask_1},
     {entries_9_waymask_1},
     {entries_8_waymask_1},
     {entries_7_waymask_1},
     {entries_6_waymask_1},
     {entries_5_waymask_1},
     {entries_4_waymask_1},
     {entries_3_waymask_1},
     {entries_2_waymask_1},
     {entries_1_waymask_1},
     {entries_0_waymask_1}};
  wire [31:0][35:0] _GEN_1 =
    {{entries_31_ptag_0},
     {entries_30_ptag_0},
     {entries_29_ptag_0},
     {entries_28_ptag_0},
     {entries_27_ptag_0},
     {entries_26_ptag_0},
     {entries_25_ptag_0},
     {entries_24_ptag_0},
     {entries_23_ptag_0},
     {entries_22_ptag_0},
     {entries_21_ptag_0},
     {entries_20_ptag_0},
     {entries_19_ptag_0},
     {entries_18_ptag_0},
     {entries_17_ptag_0},
     {entries_16_ptag_0},
     {entries_15_ptag_0},
     {entries_14_ptag_0},
     {entries_13_ptag_0},
     {entries_12_ptag_0},
     {entries_11_ptag_0},
     {entries_10_ptag_0},
     {entries_9_ptag_0},
     {entries_8_ptag_0},
     {entries_7_ptag_0},
     {entries_6_ptag_0},
     {entries_5_ptag_0},
     {entries_4_ptag_0},
     {entries_3_ptag_0},
     {entries_2_ptag_0},
     {entries_1_ptag_0},
     {entries_0_ptag_0}};
  wire [31:0][35:0] _GEN_2 =
    {{entries_31_ptag_1},
     {entries_30_ptag_1},
     {entries_29_ptag_1},
     {entries_28_ptag_1},
     {entries_27_ptag_1},
     {entries_26_ptag_1},
     {entries_25_ptag_1},
     {entries_24_ptag_1},
     {entries_23_ptag_1},
     {entries_22_ptag_1},
     {entries_21_ptag_1},
     {entries_20_ptag_1},
     {entries_19_ptag_1},
     {entries_18_ptag_1},
     {entries_17_ptag_1},
     {entries_16_ptag_1},
     {entries_15_ptag_1},
     {entries_14_ptag_1},
     {entries_13_ptag_1},
     {entries_12_ptag_1},
     {entries_11_ptag_1},
     {entries_10_ptag_1},
     {entries_9_ptag_1},
     {entries_8_ptag_1},
     {entries_7_ptag_1},
     {entries_6_ptag_1},
     {entries_5_ptag_1},
     {entries_4_ptag_1},
     {entries_3_ptag_1},
     {entries_2_ptag_1},
     {entries_1_ptag_1},
     {entries_0_ptag_1}};
  wire [31:0][1:0]  _GEN_3 =
    {{entries_31_itlb_exception_0},
     {entries_30_itlb_exception_0},
     {entries_29_itlb_exception_0},
     {entries_28_itlb_exception_0},
     {entries_27_itlb_exception_0},
     {entries_26_itlb_exception_0},
     {entries_25_itlb_exception_0},
     {entries_24_itlb_exception_0},
     {entries_23_itlb_exception_0},
     {entries_22_itlb_exception_0},
     {entries_21_itlb_exception_0},
     {entries_20_itlb_exception_0},
     {entries_19_itlb_exception_0},
     {entries_18_itlb_exception_0},
     {entries_17_itlb_exception_0},
     {entries_16_itlb_exception_0},
     {entries_15_itlb_exception_0},
     {entries_14_itlb_exception_0},
     {entries_13_itlb_exception_0},
     {entries_12_itlb_exception_0},
     {entries_11_itlb_exception_0},
     {entries_10_itlb_exception_0},
     {entries_9_itlb_exception_0},
     {entries_8_itlb_exception_0},
     {entries_7_itlb_exception_0},
     {entries_6_itlb_exception_0},
     {entries_5_itlb_exception_0},
     {entries_4_itlb_exception_0},
     {entries_3_itlb_exception_0},
     {entries_2_itlb_exception_0},
     {entries_1_itlb_exception_0},
     {entries_0_itlb_exception_0}};
  wire [31:0][1:0]  _GEN_4 =
    {{entries_31_itlb_exception_1},
     {entries_30_itlb_exception_1},
     {entries_29_itlb_exception_1},
     {entries_28_itlb_exception_1},
     {entries_27_itlb_exception_1},
     {entries_26_itlb_exception_1},
     {entries_25_itlb_exception_1},
     {entries_24_itlb_exception_1},
     {entries_23_itlb_exception_1},
     {entries_22_itlb_exception_1},
     {entries_21_itlb_exception_1},
     {entries_20_itlb_exception_1},
     {entries_19_itlb_exception_1},
     {entries_18_itlb_exception_1},
     {entries_17_itlb_exception_1},
     {entries_16_itlb_exception_1},
     {entries_15_itlb_exception_1},
     {entries_14_itlb_exception_1},
     {entries_13_itlb_exception_1},
     {entries_12_itlb_exception_1},
     {entries_11_itlb_exception_1},
     {entries_10_itlb_exception_1},
     {entries_9_itlb_exception_1},
     {entries_8_itlb_exception_1},
     {entries_7_itlb_exception_1},
     {entries_6_itlb_exception_1},
     {entries_5_itlb_exception_1},
     {entries_4_itlb_exception_1},
     {entries_3_itlb_exception_1},
     {entries_2_itlb_exception_1},
     {entries_1_itlb_exception_1},
     {entries_0_itlb_exception_1}};
  wire [31:0][1:0]  _GEN_5 =
    {{entries_31_itlb_pbmt_0},
     {entries_30_itlb_pbmt_0},
     {entries_29_itlb_pbmt_0},
     {entries_28_itlb_pbmt_0},
     {entries_27_itlb_pbmt_0},
     {entries_26_itlb_pbmt_0},
     {entries_25_itlb_pbmt_0},
     {entries_24_itlb_pbmt_0},
     {entries_23_itlb_pbmt_0},
     {entries_22_itlb_pbmt_0},
     {entries_21_itlb_pbmt_0},
     {entries_20_itlb_pbmt_0},
     {entries_19_itlb_pbmt_0},
     {entries_18_itlb_pbmt_0},
     {entries_17_itlb_pbmt_0},
     {entries_16_itlb_pbmt_0},
     {entries_15_itlb_pbmt_0},
     {entries_14_itlb_pbmt_0},
     {entries_13_itlb_pbmt_0},
     {entries_12_itlb_pbmt_0},
     {entries_11_itlb_pbmt_0},
     {entries_10_itlb_pbmt_0},
     {entries_9_itlb_pbmt_0},
     {entries_8_itlb_pbmt_0},
     {entries_7_itlb_pbmt_0},
     {entries_6_itlb_pbmt_0},
     {entries_5_itlb_pbmt_0},
     {entries_4_itlb_pbmt_0},
     {entries_3_itlb_pbmt_0},
     {entries_2_itlb_pbmt_0},
     {entries_1_itlb_pbmt_0},
     {entries_0_itlb_pbmt_0}};
  wire [31:0][1:0]  _GEN_6 =
    {{entries_31_itlb_pbmt_1},
     {entries_30_itlb_pbmt_1},
     {entries_29_itlb_pbmt_1},
     {entries_28_itlb_pbmt_1},
     {entries_27_itlb_pbmt_1},
     {entries_26_itlb_pbmt_1},
     {entries_25_itlb_pbmt_1},
     {entries_24_itlb_pbmt_1},
     {entries_23_itlb_pbmt_1},
     {entries_22_itlb_pbmt_1},
     {entries_21_itlb_pbmt_1},
     {entries_20_itlb_pbmt_1},
     {entries_19_itlb_pbmt_1},
     {entries_18_itlb_pbmt_1},
     {entries_17_itlb_pbmt_1},
     {entries_16_itlb_pbmt_1},
     {entries_15_itlb_pbmt_1},
     {entries_14_itlb_pbmt_1},
     {entries_13_itlb_pbmt_1},
     {entries_12_itlb_pbmt_1},
     {entries_11_itlb_pbmt_1},
     {entries_10_itlb_pbmt_1},
     {entries_9_itlb_pbmt_1},
     {entries_8_itlb_pbmt_1},
     {entries_7_itlb_pbmt_1},
     {entries_6_itlb_pbmt_1},
     {entries_5_itlb_pbmt_1},
     {entries_4_itlb_pbmt_1},
     {entries_3_itlb_pbmt_1},
     {entries_2_itlb_pbmt_1},
     {entries_1_itlb_pbmt_1},
     {entries_0_itlb_pbmt_1}};
  wire [31:0]       _GEN_7 =
    {{entries_31_meta_codes_0},
     {entries_30_meta_codes_0},
     {entries_29_meta_codes_0},
     {entries_28_meta_codes_0},
     {entries_27_meta_codes_0},
     {entries_26_meta_codes_0},
     {entries_25_meta_codes_0},
     {entries_24_meta_codes_0},
     {entries_23_meta_codes_0},
     {entries_22_meta_codes_0},
     {entries_21_meta_codes_0},
     {entries_20_meta_codes_0},
     {entries_19_meta_codes_0},
     {entries_18_meta_codes_0},
     {entries_17_meta_codes_0},
     {entries_16_meta_codes_0},
     {entries_15_meta_codes_0},
     {entries_14_meta_codes_0},
     {entries_13_meta_codes_0},
     {entries_12_meta_codes_0},
     {entries_11_meta_codes_0},
     {entries_10_meta_codes_0},
     {entries_9_meta_codes_0},
     {entries_8_meta_codes_0},
     {entries_7_meta_codes_0},
     {entries_6_meta_codes_0},
     {entries_5_meta_codes_0},
     {entries_4_meta_codes_0},
     {entries_3_meta_codes_0},
     {entries_2_meta_codes_0},
     {entries_1_meta_codes_0},
     {entries_0_meta_codes_0}};
  wire [31:0]       _GEN_8 =
    {{entries_31_meta_codes_1},
     {entries_30_meta_codes_1},
     {entries_29_meta_codes_1},
     {entries_28_meta_codes_1},
     {entries_27_meta_codes_1},
     {entries_26_meta_codes_1},
     {entries_25_meta_codes_1},
     {entries_24_meta_codes_1},
     {entries_23_meta_codes_1},
     {entries_22_meta_codes_1},
     {entries_21_meta_codes_1},
     {entries_20_meta_codes_1},
     {entries_19_meta_codes_1},
     {entries_18_meta_codes_1},
     {entries_17_meta_codes_1},
     {entries_16_meta_codes_1},
     {entries_15_meta_codes_1},
     {entries_14_meta_codes_1},
     {entries_13_meta_codes_1},
     {entries_12_meta_codes_1},
     {entries_11_meta_codes_1},
     {entries_10_meta_codes_1},
     {entries_9_meta_codes_1},
     {entries_8_meta_codes_1},
     {entries_7_meta_codes_1},
     {entries_6_meta_codes_1},
     {entries_5_meta_codes_1},
     {entries_4_meta_codes_1},
     {entries_3_meta_codes_1},
     {entries_2_meta_codes_1},
     {entries_1_meta_codes_1},
     {entries_0_meta_codes_1}};
  wire              _gpf_entry_valid_T = io_read_ready & io_read_valid_0;
  wire              io_write_ready_0 =
    ~(readPtr_value == writePtr_value & (readPtr_flag ^ writePtr_flag))
    & ~(gpf_entry_valid & ~(_gpf_entry_valid_T & gpf_hit));
  wire              vset_same =
    io_update_bits_vSetIdx == entries_0_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_1 =
    io_update_bits_vSetIdx == entries_0_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_2 =
    io_update_bits_vSetIdx == entries_1_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_3 =
    io_update_bits_vSetIdx == entries_1_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_4 =
    io_update_bits_vSetIdx == entries_2_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_5 =
    io_update_bits_vSetIdx == entries_2_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_6 =
    io_update_bits_vSetIdx == entries_3_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_7 =
    io_update_bits_vSetIdx == entries_3_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_8 =
    io_update_bits_vSetIdx == entries_4_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_9 =
    io_update_bits_vSetIdx == entries_4_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_10 =
    io_update_bits_vSetIdx == entries_5_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_11 =
    io_update_bits_vSetIdx == entries_5_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_12 =
    io_update_bits_vSetIdx == entries_6_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_13 =
    io_update_bits_vSetIdx == entries_6_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_14 =
    io_update_bits_vSetIdx == entries_7_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_15 =
    io_update_bits_vSetIdx == entries_7_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_16 =
    io_update_bits_vSetIdx == entries_8_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_17 =
    io_update_bits_vSetIdx == entries_8_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_18 =
    io_update_bits_vSetIdx == entries_9_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_19 =
    io_update_bits_vSetIdx == entries_9_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_20 =
    io_update_bits_vSetIdx == entries_10_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_21 =
    io_update_bits_vSetIdx == entries_10_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_22 =
    io_update_bits_vSetIdx == entries_11_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_23 =
    io_update_bits_vSetIdx == entries_11_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_24 =
    io_update_bits_vSetIdx == entries_12_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_25 =
    io_update_bits_vSetIdx == entries_12_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_26 =
    io_update_bits_vSetIdx == entries_13_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_27 =
    io_update_bits_vSetIdx == entries_13_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_28 =
    io_update_bits_vSetIdx == entries_14_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_29 =
    io_update_bits_vSetIdx == entries_14_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_30 =
    io_update_bits_vSetIdx == entries_15_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_31 =
    io_update_bits_vSetIdx == entries_15_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_32 =
    io_update_bits_vSetIdx == entries_16_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_33 =
    io_update_bits_vSetIdx == entries_16_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_34 =
    io_update_bits_vSetIdx == entries_17_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_35 =
    io_update_bits_vSetIdx == entries_17_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_36 =
    io_update_bits_vSetIdx == entries_18_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_37 =
    io_update_bits_vSetIdx == entries_18_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_38 =
    io_update_bits_vSetIdx == entries_19_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_39 =
    io_update_bits_vSetIdx == entries_19_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_40 =
    io_update_bits_vSetIdx == entries_20_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_41 =
    io_update_bits_vSetIdx == entries_20_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_42 =
    io_update_bits_vSetIdx == entries_21_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_43 =
    io_update_bits_vSetIdx == entries_21_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_44 =
    io_update_bits_vSetIdx == entries_22_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_45 =
    io_update_bits_vSetIdx == entries_22_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_46 =
    io_update_bits_vSetIdx == entries_23_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_47 =
    io_update_bits_vSetIdx == entries_23_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_48 =
    io_update_bits_vSetIdx == entries_24_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_49 =
    io_update_bits_vSetIdx == entries_24_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_50 =
    io_update_bits_vSetIdx == entries_25_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_51 =
    io_update_bits_vSetIdx == entries_25_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_52 =
    io_update_bits_vSetIdx == entries_26_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_53 =
    io_update_bits_vSetIdx == entries_26_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_54 =
    io_update_bits_vSetIdx == entries_27_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_55 =
    io_update_bits_vSetIdx == entries_27_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_56 =
    io_update_bits_vSetIdx == entries_28_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_57 =
    io_update_bits_vSetIdx == entries_28_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_58 =
    io_update_bits_vSetIdx == entries_29_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_59 =
    io_update_bits_vSetIdx == entries_29_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_60 =
    io_update_bits_vSetIdx == entries_30_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_61 =
    io_update_bits_vSetIdx == entries_30_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_62 =
    io_update_bits_vSetIdx == entries_31_vSetIdx_0 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              vset_same_63 =
    io_update_bits_vSetIdx == entries_31_vSetIdx_1 & ~io_update_bits_corrupt
    & io_update_valid;
  wire              _GEN_9 = io_write_ready_0 & io_write_valid;
  wire [5:0]        _writePtr_new_ptr_T_1 = 6'({writePtr_flag, writePtr_value} + 6'h1);
  wire              _GEN_10 = io_read_ready & io_read_valid_0;
  wire [5:0]        _readPtr_new_ptr_T_1 = 6'({readPtr_flag, readPtr_value} + 6'h1);
  wire              ptag_same = io_update_bits_blkPaddr[41:6] == entries_0_ptag_0;
  wire              ptag_same_1 = io_update_bits_blkPaddr[41:6] == entries_0_ptag_1;
  wire              ptag_same_2 = io_update_bits_blkPaddr[41:6] == entries_1_ptag_0;
  wire              ptag_same_3 = io_update_bits_blkPaddr[41:6] == entries_1_ptag_1;
  wire              ptag_same_4 = io_update_bits_blkPaddr[41:6] == entries_2_ptag_0;
  wire              ptag_same_5 = io_update_bits_blkPaddr[41:6] == entries_2_ptag_1;
  wire              ptag_same_6 = io_update_bits_blkPaddr[41:6] == entries_3_ptag_0;
  wire              ptag_same_7 = io_update_bits_blkPaddr[41:6] == entries_3_ptag_1;
  wire              ptag_same_8 = io_update_bits_blkPaddr[41:6] == entries_4_ptag_0;
  wire              ptag_same_9 = io_update_bits_blkPaddr[41:6] == entries_4_ptag_1;
  wire              ptag_same_10 = io_update_bits_blkPaddr[41:6] == entries_5_ptag_0;
  wire              ptag_same_11 = io_update_bits_blkPaddr[41:6] == entries_5_ptag_1;
  wire              ptag_same_12 = io_update_bits_blkPaddr[41:6] == entries_6_ptag_0;
  wire              ptag_same_13 = io_update_bits_blkPaddr[41:6] == entries_6_ptag_1;
  wire              ptag_same_14 = io_update_bits_blkPaddr[41:6] == entries_7_ptag_0;
  wire              ptag_same_15 = io_update_bits_blkPaddr[41:6] == entries_7_ptag_1;
  wire              ptag_same_16 = io_update_bits_blkPaddr[41:6] == entries_8_ptag_0;
  wire              ptag_same_17 = io_update_bits_blkPaddr[41:6] == entries_8_ptag_1;
  wire              ptag_same_18 = io_update_bits_blkPaddr[41:6] == entries_9_ptag_0;
  wire              ptag_same_19 = io_update_bits_blkPaddr[41:6] == entries_9_ptag_1;
  wire              ptag_same_20 = io_update_bits_blkPaddr[41:6] == entries_10_ptag_0;
  wire              ptag_same_21 = io_update_bits_blkPaddr[41:6] == entries_10_ptag_1;
  wire              ptag_same_22 = io_update_bits_blkPaddr[41:6] == entries_11_ptag_0;
  wire              ptag_same_23 = io_update_bits_blkPaddr[41:6] == entries_11_ptag_1;
  wire              ptag_same_24 = io_update_bits_blkPaddr[41:6] == entries_12_ptag_0;
  wire              ptag_same_25 = io_update_bits_blkPaddr[41:6] == entries_12_ptag_1;
  wire              ptag_same_26 = io_update_bits_blkPaddr[41:6] == entries_13_ptag_0;
  wire              ptag_same_27 = io_update_bits_blkPaddr[41:6] == entries_13_ptag_1;
  wire              ptag_same_28 = io_update_bits_blkPaddr[41:6] == entries_14_ptag_0;
  wire              ptag_same_29 = io_update_bits_blkPaddr[41:6] == entries_14_ptag_1;
  wire              ptag_same_30 = io_update_bits_blkPaddr[41:6] == entries_15_ptag_0;
  wire              ptag_same_31 = io_update_bits_blkPaddr[41:6] == entries_15_ptag_1;
  wire              ptag_same_32 = io_update_bits_blkPaddr[41:6] == entries_16_ptag_0;
  wire              ptag_same_33 = io_update_bits_blkPaddr[41:6] == entries_16_ptag_1;
  wire              ptag_same_34 = io_update_bits_blkPaddr[41:6] == entries_17_ptag_0;
  wire              ptag_same_35 = io_update_bits_blkPaddr[41:6] == entries_17_ptag_1;
  wire              ptag_same_36 = io_update_bits_blkPaddr[41:6] == entries_18_ptag_0;
  wire              ptag_same_37 = io_update_bits_blkPaddr[41:6] == entries_18_ptag_1;
  wire              ptag_same_38 = io_update_bits_blkPaddr[41:6] == entries_19_ptag_0;
  wire              ptag_same_39 = io_update_bits_blkPaddr[41:6] == entries_19_ptag_1;
  wire              ptag_same_40 = io_update_bits_blkPaddr[41:6] == entries_20_ptag_0;
  wire              ptag_same_41 = io_update_bits_blkPaddr[41:6] == entries_20_ptag_1;
  wire              ptag_same_42 = io_update_bits_blkPaddr[41:6] == entries_21_ptag_0;
  wire              ptag_same_43 = io_update_bits_blkPaddr[41:6] == entries_21_ptag_1;
  wire              ptag_same_44 = io_update_bits_blkPaddr[41:6] == entries_22_ptag_0;
  wire              ptag_same_45 = io_update_bits_blkPaddr[41:6] == entries_22_ptag_1;
  wire              ptag_same_46 = io_update_bits_blkPaddr[41:6] == entries_23_ptag_0;
  wire              ptag_same_47 = io_update_bits_blkPaddr[41:6] == entries_23_ptag_1;
  wire              ptag_same_48 = io_update_bits_blkPaddr[41:6] == entries_24_ptag_0;
  wire              ptag_same_49 = io_update_bits_blkPaddr[41:6] == entries_24_ptag_1;
  wire              ptag_same_50 = io_update_bits_blkPaddr[41:6] == entries_25_ptag_0;
  wire              ptag_same_51 = io_update_bits_blkPaddr[41:6] == entries_25_ptag_1;
  wire              ptag_same_52 = io_update_bits_blkPaddr[41:6] == entries_26_ptag_0;
  wire              ptag_same_53 = io_update_bits_blkPaddr[41:6] == entries_26_ptag_1;
  wire              ptag_same_54 = io_update_bits_blkPaddr[41:6] == entries_27_ptag_0;
  wire              ptag_same_55 = io_update_bits_blkPaddr[41:6] == entries_27_ptag_1;
  wire              ptag_same_56 = io_update_bits_blkPaddr[41:6] == entries_28_ptag_0;
  wire              ptag_same_57 = io_update_bits_blkPaddr[41:6] == entries_28_ptag_1;
  wire              ptag_same_58 = io_update_bits_blkPaddr[41:6] == entries_29_ptag_0;
  wire              ptag_same_59 = io_update_bits_blkPaddr[41:6] == entries_29_ptag_1;
  wire              ptag_same_60 = io_update_bits_blkPaddr[41:6] == entries_30_ptag_0;
  wire              ptag_same_61 = io_update_bits_blkPaddr[41:6] == entries_30_ptag_1;
  wire              ptag_same_62 = io_update_bits_blkPaddr[41:6] == entries_31_ptag_0;
  wire              ptag_same_63 = io_update_bits_blkPaddr[41:6] == entries_31_ptag_1;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      entries_0_vSetIdx_0 <= 8'h0;
      entries_0_vSetIdx_1 <= 8'h0;
      entries_0_waymask_0 <= 4'h0;
      entries_0_waymask_1 <= 4'h0;
      entries_0_ptag_0 <= 36'h0;
      entries_0_ptag_1 <= 36'h0;
      entries_0_itlb_exception_0 <= 2'h0;
      entries_0_itlb_exception_1 <= 2'h0;
      entries_0_itlb_pbmt_0 <= 2'h0;
      entries_0_itlb_pbmt_1 <= 2'h0;
      entries_0_meta_codes_0 <= 1'h0;
      entries_0_meta_codes_1 <= 1'h0;
      entries_1_vSetIdx_0 <= 8'h0;
      entries_1_vSetIdx_1 <= 8'h0;
      entries_1_waymask_0 <= 4'h0;
      entries_1_waymask_1 <= 4'h0;
      entries_1_ptag_0 <= 36'h0;
      entries_1_ptag_1 <= 36'h0;
      entries_1_itlb_exception_0 <= 2'h0;
      entries_1_itlb_exception_1 <= 2'h0;
      entries_1_itlb_pbmt_0 <= 2'h0;
      entries_1_itlb_pbmt_1 <= 2'h0;
      entries_1_meta_codes_0 <= 1'h0;
      entries_1_meta_codes_1 <= 1'h0;
      entries_2_vSetIdx_0 <= 8'h0;
      entries_2_vSetIdx_1 <= 8'h0;
      entries_2_waymask_0 <= 4'h0;
      entries_2_waymask_1 <= 4'h0;
      entries_2_ptag_0 <= 36'h0;
      entries_2_ptag_1 <= 36'h0;
      entries_2_itlb_exception_0 <= 2'h0;
      entries_2_itlb_exception_1 <= 2'h0;
      entries_2_itlb_pbmt_0 <= 2'h0;
      entries_2_itlb_pbmt_1 <= 2'h0;
      entries_2_meta_codes_0 <= 1'h0;
      entries_2_meta_codes_1 <= 1'h0;
      entries_3_vSetIdx_0 <= 8'h0;
      entries_3_vSetIdx_1 <= 8'h0;
      entries_3_waymask_0 <= 4'h0;
      entries_3_waymask_1 <= 4'h0;
      entries_3_ptag_0 <= 36'h0;
      entries_3_ptag_1 <= 36'h0;
      entries_3_itlb_exception_0 <= 2'h0;
      entries_3_itlb_exception_1 <= 2'h0;
      entries_3_itlb_pbmt_0 <= 2'h0;
      entries_3_itlb_pbmt_1 <= 2'h0;
      entries_3_meta_codes_0 <= 1'h0;
      entries_3_meta_codes_1 <= 1'h0;
      entries_4_vSetIdx_0 <= 8'h0;
      entries_4_vSetIdx_1 <= 8'h0;
      entries_4_waymask_0 <= 4'h0;
      entries_4_waymask_1 <= 4'h0;
      entries_4_ptag_0 <= 36'h0;
      entries_4_ptag_1 <= 36'h0;
      entries_4_itlb_exception_0 <= 2'h0;
      entries_4_itlb_exception_1 <= 2'h0;
      entries_4_itlb_pbmt_0 <= 2'h0;
      entries_4_itlb_pbmt_1 <= 2'h0;
      entries_4_meta_codes_0 <= 1'h0;
      entries_4_meta_codes_1 <= 1'h0;
      entries_5_vSetIdx_0 <= 8'h0;
      entries_5_vSetIdx_1 <= 8'h0;
      entries_5_waymask_0 <= 4'h0;
      entries_5_waymask_1 <= 4'h0;
      entries_5_ptag_0 <= 36'h0;
      entries_5_ptag_1 <= 36'h0;
      entries_5_itlb_exception_0 <= 2'h0;
      entries_5_itlb_exception_1 <= 2'h0;
      entries_5_itlb_pbmt_0 <= 2'h0;
      entries_5_itlb_pbmt_1 <= 2'h0;
      entries_5_meta_codes_0 <= 1'h0;
      entries_5_meta_codes_1 <= 1'h0;
      entries_6_vSetIdx_0 <= 8'h0;
      entries_6_vSetIdx_1 <= 8'h0;
      entries_6_waymask_0 <= 4'h0;
      entries_6_waymask_1 <= 4'h0;
      entries_6_ptag_0 <= 36'h0;
      entries_6_ptag_1 <= 36'h0;
      entries_6_itlb_exception_0 <= 2'h0;
      entries_6_itlb_exception_1 <= 2'h0;
      entries_6_itlb_pbmt_0 <= 2'h0;
      entries_6_itlb_pbmt_1 <= 2'h0;
      entries_6_meta_codes_0 <= 1'h0;
      entries_6_meta_codes_1 <= 1'h0;
      entries_7_vSetIdx_0 <= 8'h0;
      entries_7_vSetIdx_1 <= 8'h0;
      entries_7_waymask_0 <= 4'h0;
      entries_7_waymask_1 <= 4'h0;
      entries_7_ptag_0 <= 36'h0;
      entries_7_ptag_1 <= 36'h0;
      entries_7_itlb_exception_0 <= 2'h0;
      entries_7_itlb_exception_1 <= 2'h0;
      entries_7_itlb_pbmt_0 <= 2'h0;
      entries_7_itlb_pbmt_1 <= 2'h0;
      entries_7_meta_codes_0 <= 1'h0;
      entries_7_meta_codes_1 <= 1'h0;
      entries_8_vSetIdx_0 <= 8'h0;
      entries_8_vSetIdx_1 <= 8'h0;
      entries_8_waymask_0 <= 4'h0;
      entries_8_waymask_1 <= 4'h0;
      entries_8_ptag_0 <= 36'h0;
      entries_8_ptag_1 <= 36'h0;
      entries_8_itlb_exception_0 <= 2'h0;
      entries_8_itlb_exception_1 <= 2'h0;
      entries_8_itlb_pbmt_0 <= 2'h0;
      entries_8_itlb_pbmt_1 <= 2'h0;
      entries_8_meta_codes_0 <= 1'h0;
      entries_8_meta_codes_1 <= 1'h0;
      entries_9_vSetIdx_0 <= 8'h0;
      entries_9_vSetIdx_1 <= 8'h0;
      entries_9_waymask_0 <= 4'h0;
      entries_9_waymask_1 <= 4'h0;
      entries_9_ptag_0 <= 36'h0;
      entries_9_ptag_1 <= 36'h0;
      entries_9_itlb_exception_0 <= 2'h0;
      entries_9_itlb_exception_1 <= 2'h0;
      entries_9_itlb_pbmt_0 <= 2'h0;
      entries_9_itlb_pbmt_1 <= 2'h0;
      entries_9_meta_codes_0 <= 1'h0;
      entries_9_meta_codes_1 <= 1'h0;
      entries_10_vSetIdx_0 <= 8'h0;
      entries_10_vSetIdx_1 <= 8'h0;
      entries_10_waymask_0 <= 4'h0;
      entries_10_waymask_1 <= 4'h0;
      entries_10_ptag_0 <= 36'h0;
      entries_10_ptag_1 <= 36'h0;
      entries_10_itlb_exception_0 <= 2'h0;
      entries_10_itlb_exception_1 <= 2'h0;
      entries_10_itlb_pbmt_0 <= 2'h0;
      entries_10_itlb_pbmt_1 <= 2'h0;
      entries_10_meta_codes_0 <= 1'h0;
      entries_10_meta_codes_1 <= 1'h0;
      entries_11_vSetIdx_0 <= 8'h0;
      entries_11_vSetIdx_1 <= 8'h0;
      entries_11_waymask_0 <= 4'h0;
      entries_11_waymask_1 <= 4'h0;
      entries_11_ptag_0 <= 36'h0;
      entries_11_ptag_1 <= 36'h0;
      entries_11_itlb_exception_0 <= 2'h0;
      entries_11_itlb_exception_1 <= 2'h0;
      entries_11_itlb_pbmt_0 <= 2'h0;
      entries_11_itlb_pbmt_1 <= 2'h0;
      entries_11_meta_codes_0 <= 1'h0;
      entries_11_meta_codes_1 <= 1'h0;
      entries_12_vSetIdx_0 <= 8'h0;
      entries_12_vSetIdx_1 <= 8'h0;
      entries_12_waymask_0 <= 4'h0;
      entries_12_waymask_1 <= 4'h0;
      entries_12_ptag_0 <= 36'h0;
      entries_12_ptag_1 <= 36'h0;
      entries_12_itlb_exception_0 <= 2'h0;
      entries_12_itlb_exception_1 <= 2'h0;
      entries_12_itlb_pbmt_0 <= 2'h0;
      entries_12_itlb_pbmt_1 <= 2'h0;
      entries_12_meta_codes_0 <= 1'h0;
      entries_12_meta_codes_1 <= 1'h0;
      entries_13_vSetIdx_0 <= 8'h0;
      entries_13_vSetIdx_1 <= 8'h0;
      entries_13_waymask_0 <= 4'h0;
      entries_13_waymask_1 <= 4'h0;
      entries_13_ptag_0 <= 36'h0;
      entries_13_ptag_1 <= 36'h0;
      entries_13_itlb_exception_0 <= 2'h0;
      entries_13_itlb_exception_1 <= 2'h0;
      entries_13_itlb_pbmt_0 <= 2'h0;
      entries_13_itlb_pbmt_1 <= 2'h0;
      entries_13_meta_codes_0 <= 1'h0;
      entries_13_meta_codes_1 <= 1'h0;
      entries_14_vSetIdx_0 <= 8'h0;
      entries_14_vSetIdx_1 <= 8'h0;
      entries_14_waymask_0 <= 4'h0;
      entries_14_waymask_1 <= 4'h0;
      entries_14_ptag_0 <= 36'h0;
      entries_14_ptag_1 <= 36'h0;
      entries_14_itlb_exception_0 <= 2'h0;
      entries_14_itlb_exception_1 <= 2'h0;
      entries_14_itlb_pbmt_0 <= 2'h0;
      entries_14_itlb_pbmt_1 <= 2'h0;
      entries_14_meta_codes_0 <= 1'h0;
      entries_14_meta_codes_1 <= 1'h0;
      entries_15_vSetIdx_0 <= 8'h0;
      entries_15_vSetIdx_1 <= 8'h0;
      entries_15_waymask_0 <= 4'h0;
      entries_15_waymask_1 <= 4'h0;
      entries_15_ptag_0 <= 36'h0;
      entries_15_ptag_1 <= 36'h0;
      entries_15_itlb_exception_0 <= 2'h0;
      entries_15_itlb_exception_1 <= 2'h0;
      entries_15_itlb_pbmt_0 <= 2'h0;
      entries_15_itlb_pbmt_1 <= 2'h0;
      entries_15_meta_codes_0 <= 1'h0;
      entries_15_meta_codes_1 <= 1'h0;
      entries_16_vSetIdx_0 <= 8'h0;
      entries_16_vSetIdx_1 <= 8'h0;
      entries_16_waymask_0 <= 4'h0;
      entries_16_waymask_1 <= 4'h0;
      entries_16_ptag_0 <= 36'h0;
      entries_16_ptag_1 <= 36'h0;
      entries_16_itlb_exception_0 <= 2'h0;
      entries_16_itlb_exception_1 <= 2'h0;
      entries_16_itlb_pbmt_0 <= 2'h0;
      entries_16_itlb_pbmt_1 <= 2'h0;
      entries_16_meta_codes_0 <= 1'h0;
      entries_16_meta_codes_1 <= 1'h0;
      entries_17_vSetIdx_0 <= 8'h0;
      entries_17_vSetIdx_1 <= 8'h0;
      entries_17_waymask_0 <= 4'h0;
      entries_17_waymask_1 <= 4'h0;
      entries_17_ptag_0 <= 36'h0;
      entries_17_ptag_1 <= 36'h0;
      entries_17_itlb_exception_0 <= 2'h0;
      entries_17_itlb_exception_1 <= 2'h0;
      entries_17_itlb_pbmt_0 <= 2'h0;
      entries_17_itlb_pbmt_1 <= 2'h0;
      entries_17_meta_codes_0 <= 1'h0;
      entries_17_meta_codes_1 <= 1'h0;
      entries_18_vSetIdx_0 <= 8'h0;
      entries_18_vSetIdx_1 <= 8'h0;
      entries_18_waymask_0 <= 4'h0;
      entries_18_waymask_1 <= 4'h0;
      entries_18_ptag_0 <= 36'h0;
      entries_18_ptag_1 <= 36'h0;
      entries_18_itlb_exception_0 <= 2'h0;
      entries_18_itlb_exception_1 <= 2'h0;
      entries_18_itlb_pbmt_0 <= 2'h0;
      entries_18_itlb_pbmt_1 <= 2'h0;
      entries_18_meta_codes_0 <= 1'h0;
      entries_18_meta_codes_1 <= 1'h0;
      entries_19_vSetIdx_0 <= 8'h0;
      entries_19_vSetIdx_1 <= 8'h0;
      entries_19_waymask_0 <= 4'h0;
      entries_19_waymask_1 <= 4'h0;
      entries_19_ptag_0 <= 36'h0;
      entries_19_ptag_1 <= 36'h0;
      entries_19_itlb_exception_0 <= 2'h0;
      entries_19_itlb_exception_1 <= 2'h0;
      entries_19_itlb_pbmt_0 <= 2'h0;
      entries_19_itlb_pbmt_1 <= 2'h0;
      entries_19_meta_codes_0 <= 1'h0;
      entries_19_meta_codes_1 <= 1'h0;
      entries_20_vSetIdx_0 <= 8'h0;
      entries_20_vSetIdx_1 <= 8'h0;
      entries_20_waymask_0 <= 4'h0;
      entries_20_waymask_1 <= 4'h0;
      entries_20_ptag_0 <= 36'h0;
      entries_20_ptag_1 <= 36'h0;
      entries_20_itlb_exception_0 <= 2'h0;
      entries_20_itlb_exception_1 <= 2'h0;
      entries_20_itlb_pbmt_0 <= 2'h0;
      entries_20_itlb_pbmt_1 <= 2'h0;
      entries_20_meta_codes_0 <= 1'h0;
      entries_20_meta_codes_1 <= 1'h0;
      entries_21_vSetIdx_0 <= 8'h0;
      entries_21_vSetIdx_1 <= 8'h0;
      entries_21_waymask_0 <= 4'h0;
      entries_21_waymask_1 <= 4'h0;
      entries_21_ptag_0 <= 36'h0;
      entries_21_ptag_1 <= 36'h0;
      entries_21_itlb_exception_0 <= 2'h0;
      entries_21_itlb_exception_1 <= 2'h0;
      entries_21_itlb_pbmt_0 <= 2'h0;
      entries_21_itlb_pbmt_1 <= 2'h0;
      entries_21_meta_codes_0 <= 1'h0;
      entries_21_meta_codes_1 <= 1'h0;
      entries_22_vSetIdx_0 <= 8'h0;
      entries_22_vSetIdx_1 <= 8'h0;
      entries_22_waymask_0 <= 4'h0;
      entries_22_waymask_1 <= 4'h0;
      entries_22_ptag_0 <= 36'h0;
      entries_22_ptag_1 <= 36'h0;
      entries_22_itlb_exception_0 <= 2'h0;
      entries_22_itlb_exception_1 <= 2'h0;
      entries_22_itlb_pbmt_0 <= 2'h0;
      entries_22_itlb_pbmt_1 <= 2'h0;
      entries_22_meta_codes_0 <= 1'h0;
      entries_22_meta_codes_1 <= 1'h0;
      entries_23_vSetIdx_0 <= 8'h0;
      entries_23_vSetIdx_1 <= 8'h0;
      entries_23_waymask_0 <= 4'h0;
      entries_23_waymask_1 <= 4'h0;
      entries_23_ptag_0 <= 36'h0;
      entries_23_ptag_1 <= 36'h0;
      entries_23_itlb_exception_0 <= 2'h0;
      entries_23_itlb_exception_1 <= 2'h0;
      entries_23_itlb_pbmt_0 <= 2'h0;
      entries_23_itlb_pbmt_1 <= 2'h0;
      entries_23_meta_codes_0 <= 1'h0;
      entries_23_meta_codes_1 <= 1'h0;
      entries_24_vSetIdx_0 <= 8'h0;
      entries_24_vSetIdx_1 <= 8'h0;
      entries_24_waymask_0 <= 4'h0;
      entries_24_waymask_1 <= 4'h0;
      entries_24_ptag_0 <= 36'h0;
      entries_24_ptag_1 <= 36'h0;
      entries_24_itlb_exception_0 <= 2'h0;
      entries_24_itlb_exception_1 <= 2'h0;
      entries_24_itlb_pbmt_0 <= 2'h0;
      entries_24_itlb_pbmt_1 <= 2'h0;
      entries_24_meta_codes_0 <= 1'h0;
      entries_24_meta_codes_1 <= 1'h0;
      entries_25_vSetIdx_0 <= 8'h0;
      entries_25_vSetIdx_1 <= 8'h0;
      entries_25_waymask_0 <= 4'h0;
      entries_25_waymask_1 <= 4'h0;
      entries_25_ptag_0 <= 36'h0;
      entries_25_ptag_1 <= 36'h0;
      entries_25_itlb_exception_0 <= 2'h0;
      entries_25_itlb_exception_1 <= 2'h0;
      entries_25_itlb_pbmt_0 <= 2'h0;
      entries_25_itlb_pbmt_1 <= 2'h0;
      entries_25_meta_codes_0 <= 1'h0;
      entries_25_meta_codes_1 <= 1'h0;
      entries_26_vSetIdx_0 <= 8'h0;
      entries_26_vSetIdx_1 <= 8'h0;
      entries_26_waymask_0 <= 4'h0;
      entries_26_waymask_1 <= 4'h0;
      entries_26_ptag_0 <= 36'h0;
      entries_26_ptag_1 <= 36'h0;
      entries_26_itlb_exception_0 <= 2'h0;
      entries_26_itlb_exception_1 <= 2'h0;
      entries_26_itlb_pbmt_0 <= 2'h0;
      entries_26_itlb_pbmt_1 <= 2'h0;
      entries_26_meta_codes_0 <= 1'h0;
      entries_26_meta_codes_1 <= 1'h0;
      entries_27_vSetIdx_0 <= 8'h0;
      entries_27_vSetIdx_1 <= 8'h0;
      entries_27_waymask_0 <= 4'h0;
      entries_27_waymask_1 <= 4'h0;
      entries_27_ptag_0 <= 36'h0;
      entries_27_ptag_1 <= 36'h0;
      entries_27_itlb_exception_0 <= 2'h0;
      entries_27_itlb_exception_1 <= 2'h0;
      entries_27_itlb_pbmt_0 <= 2'h0;
      entries_27_itlb_pbmt_1 <= 2'h0;
      entries_27_meta_codes_0 <= 1'h0;
      entries_27_meta_codes_1 <= 1'h0;
      entries_28_vSetIdx_0 <= 8'h0;
      entries_28_vSetIdx_1 <= 8'h0;
      entries_28_waymask_0 <= 4'h0;
      entries_28_waymask_1 <= 4'h0;
      entries_28_ptag_0 <= 36'h0;
      entries_28_ptag_1 <= 36'h0;
      entries_28_itlb_exception_0 <= 2'h0;
      entries_28_itlb_exception_1 <= 2'h0;
      entries_28_itlb_pbmt_0 <= 2'h0;
      entries_28_itlb_pbmt_1 <= 2'h0;
      entries_28_meta_codes_0 <= 1'h0;
      entries_28_meta_codes_1 <= 1'h0;
      entries_29_vSetIdx_0 <= 8'h0;
      entries_29_vSetIdx_1 <= 8'h0;
      entries_29_waymask_0 <= 4'h0;
      entries_29_waymask_1 <= 4'h0;
      entries_29_ptag_0 <= 36'h0;
      entries_29_ptag_1 <= 36'h0;
      entries_29_itlb_exception_0 <= 2'h0;
      entries_29_itlb_exception_1 <= 2'h0;
      entries_29_itlb_pbmt_0 <= 2'h0;
      entries_29_itlb_pbmt_1 <= 2'h0;
      entries_29_meta_codes_0 <= 1'h0;
      entries_29_meta_codes_1 <= 1'h0;
      entries_30_vSetIdx_0 <= 8'h0;
      entries_30_vSetIdx_1 <= 8'h0;
      entries_30_waymask_0 <= 4'h0;
      entries_30_waymask_1 <= 4'h0;
      entries_30_ptag_0 <= 36'h0;
      entries_30_ptag_1 <= 36'h0;
      entries_30_itlb_exception_0 <= 2'h0;
      entries_30_itlb_exception_1 <= 2'h0;
      entries_30_itlb_pbmt_0 <= 2'h0;
      entries_30_itlb_pbmt_1 <= 2'h0;
      entries_30_meta_codes_0 <= 1'h0;
      entries_30_meta_codes_1 <= 1'h0;
      entries_31_vSetIdx_0 <= 8'h0;
      entries_31_vSetIdx_1 <= 8'h0;
      entries_31_waymask_0 <= 4'h0;
      entries_31_waymask_1 <= 4'h0;
      entries_31_ptag_0 <= 36'h0;
      entries_31_ptag_1 <= 36'h0;
      entries_31_itlb_exception_0 <= 2'h0;
      entries_31_itlb_exception_1 <= 2'h0;
      entries_31_itlb_pbmt_0 <= 2'h0;
      entries_31_itlb_pbmt_1 <= 2'h0;
      entries_31_meta_codes_0 <= 1'h0;
      entries_31_meta_codes_1 <= 1'h0;
      readPtr_flag <= 1'h0;
      readPtr_value <= 5'h0;
      writePtr_flag <= 1'h0;
      writePtr_value <= 5'h0;
      gpf_entry_valid <= 1'h0;
      gpf_entry_bits_gpaddr <= 56'h0;
      gpf_entry_bits_isForVSnonLeafPTE <= 1'h0;
      gpfPtr_flag <= 1'h0;
      gpfPtr_value <= 5'h0;
    end
    else begin
      if (_GEN_9 & writePtr_value == 5'h0) begin
        entries_0_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_0_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_0_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_0_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_0_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_0_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_0_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_0_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_0_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_0_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_0_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_0_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same) begin
          if (ptag_same)
            entries_0_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_0_waymask_0)
            entries_0_waymask_0 <= 4'h0;
        end
        if (vset_same_1) begin
          if (ptag_same_1)
            entries_0_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_0_waymask_1)
            entries_0_waymask_1 <= 4'h0;
        end
        if (vset_same & ptag_same)
          entries_0_meta_codes_0 <= ^entries_0_ptag_0;
        if (vset_same_1 & ptag_same_1)
          entries_0_meta_codes_1 <= ^entries_0_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1) begin
        entries_1_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_1_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_1_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_1_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_1_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_1_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_1_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_1_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_1_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_1_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_1_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_1_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_2) begin
          if (ptag_same_2)
            entries_1_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_1_waymask_0)
            entries_1_waymask_0 <= 4'h0;
        end
        if (vset_same_3) begin
          if (ptag_same_3)
            entries_1_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_1_waymask_1)
            entries_1_waymask_1 <= 4'h0;
        end
        if (vset_same_2 & ptag_same_2)
          entries_1_meta_codes_0 <= ^entries_1_ptag_0;
        if (vset_same_3 & ptag_same_3)
          entries_1_meta_codes_1 <= ^entries_1_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h2) begin
        entries_2_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_2_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_2_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_2_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_2_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_2_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_2_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_2_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_2_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_2_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_2_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_2_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_4) begin
          if (ptag_same_4)
            entries_2_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_2_waymask_0)
            entries_2_waymask_0 <= 4'h0;
        end
        if (vset_same_5) begin
          if (ptag_same_5)
            entries_2_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_2_waymask_1)
            entries_2_waymask_1 <= 4'h0;
        end
        if (vset_same_4 & ptag_same_4)
          entries_2_meta_codes_0 <= ^entries_2_ptag_0;
        if (vset_same_5 & ptag_same_5)
          entries_2_meta_codes_1 <= ^entries_2_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h3) begin
        entries_3_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_3_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_3_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_3_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_3_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_3_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_3_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_3_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_3_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_3_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_3_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_3_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_6) begin
          if (ptag_same_6)
            entries_3_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_3_waymask_0)
            entries_3_waymask_0 <= 4'h0;
        end
        if (vset_same_7) begin
          if (ptag_same_7)
            entries_3_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_3_waymask_1)
            entries_3_waymask_1 <= 4'h0;
        end
        if (vset_same_6 & ptag_same_6)
          entries_3_meta_codes_0 <= ^entries_3_ptag_0;
        if (vset_same_7 & ptag_same_7)
          entries_3_meta_codes_1 <= ^entries_3_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h4) begin
        entries_4_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_4_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_4_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_4_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_4_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_4_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_4_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_4_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_4_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_4_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_4_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_4_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_8) begin
          if (ptag_same_8)
            entries_4_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_4_waymask_0)
            entries_4_waymask_0 <= 4'h0;
        end
        if (vset_same_9) begin
          if (ptag_same_9)
            entries_4_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_4_waymask_1)
            entries_4_waymask_1 <= 4'h0;
        end
        if (vset_same_8 & ptag_same_8)
          entries_4_meta_codes_0 <= ^entries_4_ptag_0;
        if (vset_same_9 & ptag_same_9)
          entries_4_meta_codes_1 <= ^entries_4_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h5) begin
        entries_5_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_5_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_5_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_5_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_5_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_5_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_5_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_5_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_5_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_5_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_5_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_5_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_10) begin
          if (ptag_same_10)
            entries_5_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_5_waymask_0)
            entries_5_waymask_0 <= 4'h0;
        end
        if (vset_same_11) begin
          if (ptag_same_11)
            entries_5_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_5_waymask_1)
            entries_5_waymask_1 <= 4'h0;
        end
        if (vset_same_10 & ptag_same_10)
          entries_5_meta_codes_0 <= ^entries_5_ptag_0;
        if (vset_same_11 & ptag_same_11)
          entries_5_meta_codes_1 <= ^entries_5_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h6) begin
        entries_6_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_6_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_6_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_6_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_6_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_6_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_6_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_6_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_6_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_6_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_6_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_6_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_12) begin
          if (ptag_same_12)
            entries_6_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_6_waymask_0)
            entries_6_waymask_0 <= 4'h0;
        end
        if (vset_same_13) begin
          if (ptag_same_13)
            entries_6_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_6_waymask_1)
            entries_6_waymask_1 <= 4'h0;
        end
        if (vset_same_12 & ptag_same_12)
          entries_6_meta_codes_0 <= ^entries_6_ptag_0;
        if (vset_same_13 & ptag_same_13)
          entries_6_meta_codes_1 <= ^entries_6_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h7) begin
        entries_7_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_7_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_7_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_7_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_7_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_7_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_7_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_7_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_7_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_7_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_7_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_7_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_14) begin
          if (ptag_same_14)
            entries_7_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_7_waymask_0)
            entries_7_waymask_0 <= 4'h0;
        end
        if (vset_same_15) begin
          if (ptag_same_15)
            entries_7_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_7_waymask_1)
            entries_7_waymask_1 <= 4'h0;
        end
        if (vset_same_14 & ptag_same_14)
          entries_7_meta_codes_0 <= ^entries_7_ptag_0;
        if (vset_same_15 & ptag_same_15)
          entries_7_meta_codes_1 <= ^entries_7_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h8) begin
        entries_8_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_8_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_8_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_8_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_8_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_8_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_8_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_8_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_8_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_8_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_8_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_8_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_16) begin
          if (ptag_same_16)
            entries_8_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_8_waymask_0)
            entries_8_waymask_0 <= 4'h0;
        end
        if (vset_same_17) begin
          if (ptag_same_17)
            entries_8_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_8_waymask_1)
            entries_8_waymask_1 <= 4'h0;
        end
        if (vset_same_16 & ptag_same_16)
          entries_8_meta_codes_0 <= ^entries_8_ptag_0;
        if (vset_same_17 & ptag_same_17)
          entries_8_meta_codes_1 <= ^entries_8_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h9) begin
        entries_9_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_9_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_9_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_9_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_9_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_9_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_9_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_9_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_9_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_9_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_9_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_9_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_18) begin
          if (ptag_same_18)
            entries_9_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_9_waymask_0)
            entries_9_waymask_0 <= 4'h0;
        end
        if (vset_same_19) begin
          if (ptag_same_19)
            entries_9_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_9_waymask_1)
            entries_9_waymask_1 <= 4'h0;
        end
        if (vset_same_18 & ptag_same_18)
          entries_9_meta_codes_0 <= ^entries_9_ptag_0;
        if (vset_same_19 & ptag_same_19)
          entries_9_meta_codes_1 <= ^entries_9_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hA) begin
        entries_10_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_10_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_10_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_10_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_10_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_10_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_10_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_10_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_10_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_10_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_10_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_10_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_20) begin
          if (ptag_same_20)
            entries_10_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_10_waymask_0)
            entries_10_waymask_0 <= 4'h0;
        end
        if (vset_same_21) begin
          if (ptag_same_21)
            entries_10_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_10_waymask_1)
            entries_10_waymask_1 <= 4'h0;
        end
        if (vset_same_20 & ptag_same_20)
          entries_10_meta_codes_0 <= ^entries_10_ptag_0;
        if (vset_same_21 & ptag_same_21)
          entries_10_meta_codes_1 <= ^entries_10_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hB) begin
        entries_11_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_11_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_11_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_11_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_11_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_11_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_11_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_11_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_11_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_11_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_11_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_11_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_22) begin
          if (ptag_same_22)
            entries_11_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_11_waymask_0)
            entries_11_waymask_0 <= 4'h0;
        end
        if (vset_same_23) begin
          if (ptag_same_23)
            entries_11_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_11_waymask_1)
            entries_11_waymask_1 <= 4'h0;
        end
        if (vset_same_22 & ptag_same_22)
          entries_11_meta_codes_0 <= ^entries_11_ptag_0;
        if (vset_same_23 & ptag_same_23)
          entries_11_meta_codes_1 <= ^entries_11_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hC) begin
        entries_12_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_12_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_12_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_12_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_12_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_12_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_12_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_12_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_12_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_12_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_12_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_12_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_24) begin
          if (ptag_same_24)
            entries_12_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_12_waymask_0)
            entries_12_waymask_0 <= 4'h0;
        end
        if (vset_same_25) begin
          if (ptag_same_25)
            entries_12_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_12_waymask_1)
            entries_12_waymask_1 <= 4'h0;
        end
        if (vset_same_24 & ptag_same_24)
          entries_12_meta_codes_0 <= ^entries_12_ptag_0;
        if (vset_same_25 & ptag_same_25)
          entries_12_meta_codes_1 <= ^entries_12_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hD) begin
        entries_13_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_13_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_13_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_13_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_13_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_13_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_13_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_13_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_13_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_13_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_13_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_13_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_26) begin
          if (ptag_same_26)
            entries_13_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_13_waymask_0)
            entries_13_waymask_0 <= 4'h0;
        end
        if (vset_same_27) begin
          if (ptag_same_27)
            entries_13_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_13_waymask_1)
            entries_13_waymask_1 <= 4'h0;
        end
        if (vset_same_26 & ptag_same_26)
          entries_13_meta_codes_0 <= ^entries_13_ptag_0;
        if (vset_same_27 & ptag_same_27)
          entries_13_meta_codes_1 <= ^entries_13_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hE) begin
        entries_14_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_14_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_14_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_14_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_14_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_14_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_14_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_14_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_14_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_14_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_14_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_14_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_28) begin
          if (ptag_same_28)
            entries_14_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_14_waymask_0)
            entries_14_waymask_0 <= 4'h0;
        end
        if (vset_same_29) begin
          if (ptag_same_29)
            entries_14_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_14_waymask_1)
            entries_14_waymask_1 <= 4'h0;
        end
        if (vset_same_28 & ptag_same_28)
          entries_14_meta_codes_0 <= ^entries_14_ptag_0;
        if (vset_same_29 & ptag_same_29)
          entries_14_meta_codes_1 <= ^entries_14_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'hF) begin
        entries_15_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_15_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_15_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_15_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_15_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_15_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_15_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_15_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_15_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_15_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_15_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_15_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_30) begin
          if (ptag_same_30)
            entries_15_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_15_waymask_0)
            entries_15_waymask_0 <= 4'h0;
        end
        if (vset_same_31) begin
          if (ptag_same_31)
            entries_15_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_15_waymask_1)
            entries_15_waymask_1 <= 4'h0;
        end
        if (vset_same_30 & ptag_same_30)
          entries_15_meta_codes_0 <= ^entries_15_ptag_0;
        if (vset_same_31 & ptag_same_31)
          entries_15_meta_codes_1 <= ^entries_15_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h10) begin
        entries_16_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_16_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_16_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_16_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_16_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_16_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_16_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_16_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_16_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_16_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_16_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_16_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_32) begin
          if (ptag_same_32)
            entries_16_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_16_waymask_0)
            entries_16_waymask_0 <= 4'h0;
        end
        if (vset_same_33) begin
          if (ptag_same_33)
            entries_16_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_16_waymask_1)
            entries_16_waymask_1 <= 4'h0;
        end
        if (vset_same_32 & ptag_same_32)
          entries_16_meta_codes_0 <= ^entries_16_ptag_0;
        if (vset_same_33 & ptag_same_33)
          entries_16_meta_codes_1 <= ^entries_16_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h11) begin
        entries_17_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_17_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_17_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_17_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_17_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_17_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_17_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_17_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_17_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_17_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_17_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_17_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_34) begin
          if (ptag_same_34)
            entries_17_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_17_waymask_0)
            entries_17_waymask_0 <= 4'h0;
        end
        if (vset_same_35) begin
          if (ptag_same_35)
            entries_17_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_17_waymask_1)
            entries_17_waymask_1 <= 4'h0;
        end
        if (vset_same_34 & ptag_same_34)
          entries_17_meta_codes_0 <= ^entries_17_ptag_0;
        if (vset_same_35 & ptag_same_35)
          entries_17_meta_codes_1 <= ^entries_17_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h12) begin
        entries_18_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_18_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_18_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_18_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_18_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_18_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_18_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_18_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_18_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_18_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_18_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_18_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_36) begin
          if (ptag_same_36)
            entries_18_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_18_waymask_0)
            entries_18_waymask_0 <= 4'h0;
        end
        if (vset_same_37) begin
          if (ptag_same_37)
            entries_18_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_18_waymask_1)
            entries_18_waymask_1 <= 4'h0;
        end
        if (vset_same_36 & ptag_same_36)
          entries_18_meta_codes_0 <= ^entries_18_ptag_0;
        if (vset_same_37 & ptag_same_37)
          entries_18_meta_codes_1 <= ^entries_18_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h13) begin
        entries_19_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_19_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_19_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_19_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_19_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_19_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_19_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_19_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_19_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_19_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_19_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_19_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_38) begin
          if (ptag_same_38)
            entries_19_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_19_waymask_0)
            entries_19_waymask_0 <= 4'h0;
        end
        if (vset_same_39) begin
          if (ptag_same_39)
            entries_19_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_19_waymask_1)
            entries_19_waymask_1 <= 4'h0;
        end
        if (vset_same_38 & ptag_same_38)
          entries_19_meta_codes_0 <= ^entries_19_ptag_0;
        if (vset_same_39 & ptag_same_39)
          entries_19_meta_codes_1 <= ^entries_19_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h14) begin
        entries_20_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_20_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_20_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_20_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_20_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_20_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_20_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_20_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_20_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_20_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_20_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_20_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_40) begin
          if (ptag_same_40)
            entries_20_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_20_waymask_0)
            entries_20_waymask_0 <= 4'h0;
        end
        if (vset_same_41) begin
          if (ptag_same_41)
            entries_20_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_20_waymask_1)
            entries_20_waymask_1 <= 4'h0;
        end
        if (vset_same_40 & ptag_same_40)
          entries_20_meta_codes_0 <= ^entries_20_ptag_0;
        if (vset_same_41 & ptag_same_41)
          entries_20_meta_codes_1 <= ^entries_20_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h15) begin
        entries_21_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_21_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_21_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_21_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_21_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_21_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_21_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_21_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_21_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_21_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_21_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_21_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_42) begin
          if (ptag_same_42)
            entries_21_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_21_waymask_0)
            entries_21_waymask_0 <= 4'h0;
        end
        if (vset_same_43) begin
          if (ptag_same_43)
            entries_21_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_21_waymask_1)
            entries_21_waymask_1 <= 4'h0;
        end
        if (vset_same_42 & ptag_same_42)
          entries_21_meta_codes_0 <= ^entries_21_ptag_0;
        if (vset_same_43 & ptag_same_43)
          entries_21_meta_codes_1 <= ^entries_21_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h16) begin
        entries_22_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_22_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_22_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_22_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_22_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_22_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_22_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_22_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_22_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_22_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_22_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_22_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_44) begin
          if (ptag_same_44)
            entries_22_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_22_waymask_0)
            entries_22_waymask_0 <= 4'h0;
        end
        if (vset_same_45) begin
          if (ptag_same_45)
            entries_22_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_22_waymask_1)
            entries_22_waymask_1 <= 4'h0;
        end
        if (vset_same_44 & ptag_same_44)
          entries_22_meta_codes_0 <= ^entries_22_ptag_0;
        if (vset_same_45 & ptag_same_45)
          entries_22_meta_codes_1 <= ^entries_22_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h17) begin
        entries_23_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_23_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_23_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_23_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_23_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_23_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_23_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_23_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_23_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_23_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_23_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_23_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_46) begin
          if (ptag_same_46)
            entries_23_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_23_waymask_0)
            entries_23_waymask_0 <= 4'h0;
        end
        if (vset_same_47) begin
          if (ptag_same_47)
            entries_23_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_23_waymask_1)
            entries_23_waymask_1 <= 4'h0;
        end
        if (vset_same_46 & ptag_same_46)
          entries_23_meta_codes_0 <= ^entries_23_ptag_0;
        if (vset_same_47 & ptag_same_47)
          entries_23_meta_codes_1 <= ^entries_23_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h18) begin
        entries_24_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_24_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_24_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_24_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_24_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_24_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_24_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_24_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_24_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_24_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_24_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_24_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_48) begin
          if (ptag_same_48)
            entries_24_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_24_waymask_0)
            entries_24_waymask_0 <= 4'h0;
        end
        if (vset_same_49) begin
          if (ptag_same_49)
            entries_24_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_24_waymask_1)
            entries_24_waymask_1 <= 4'h0;
        end
        if (vset_same_48 & ptag_same_48)
          entries_24_meta_codes_0 <= ^entries_24_ptag_0;
        if (vset_same_49 & ptag_same_49)
          entries_24_meta_codes_1 <= ^entries_24_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h19) begin
        entries_25_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_25_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_25_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_25_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_25_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_25_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_25_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_25_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_25_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_25_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_25_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_25_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_50) begin
          if (ptag_same_50)
            entries_25_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_25_waymask_0)
            entries_25_waymask_0 <= 4'h0;
        end
        if (vset_same_51) begin
          if (ptag_same_51)
            entries_25_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_25_waymask_1)
            entries_25_waymask_1 <= 4'h0;
        end
        if (vset_same_50 & ptag_same_50)
          entries_25_meta_codes_0 <= ^entries_25_ptag_0;
        if (vset_same_51 & ptag_same_51)
          entries_25_meta_codes_1 <= ^entries_25_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1A) begin
        entries_26_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_26_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_26_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_26_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_26_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_26_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_26_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_26_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_26_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_26_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_26_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_26_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_52) begin
          if (ptag_same_52)
            entries_26_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_26_waymask_0)
            entries_26_waymask_0 <= 4'h0;
        end
        if (vset_same_53) begin
          if (ptag_same_53)
            entries_26_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_26_waymask_1)
            entries_26_waymask_1 <= 4'h0;
        end
        if (vset_same_52 & ptag_same_52)
          entries_26_meta_codes_0 <= ^entries_26_ptag_0;
        if (vset_same_53 & ptag_same_53)
          entries_26_meta_codes_1 <= ^entries_26_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1B) begin
        entries_27_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_27_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_27_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_27_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_27_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_27_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_27_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_27_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_27_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_27_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_27_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_27_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_54) begin
          if (ptag_same_54)
            entries_27_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_27_waymask_0)
            entries_27_waymask_0 <= 4'h0;
        end
        if (vset_same_55) begin
          if (ptag_same_55)
            entries_27_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_27_waymask_1)
            entries_27_waymask_1 <= 4'h0;
        end
        if (vset_same_54 & ptag_same_54)
          entries_27_meta_codes_0 <= ^entries_27_ptag_0;
        if (vset_same_55 & ptag_same_55)
          entries_27_meta_codes_1 <= ^entries_27_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1C) begin
        entries_28_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_28_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_28_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_28_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_28_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_28_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_28_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_28_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_28_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_28_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_28_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_28_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_56) begin
          if (ptag_same_56)
            entries_28_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_28_waymask_0)
            entries_28_waymask_0 <= 4'h0;
        end
        if (vset_same_57) begin
          if (ptag_same_57)
            entries_28_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_28_waymask_1)
            entries_28_waymask_1 <= 4'h0;
        end
        if (vset_same_56 & ptag_same_56)
          entries_28_meta_codes_0 <= ^entries_28_ptag_0;
        if (vset_same_57 & ptag_same_57)
          entries_28_meta_codes_1 <= ^entries_28_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1D) begin
        entries_29_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_29_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_29_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_29_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_29_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_29_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_29_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_29_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_29_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_29_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_29_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_29_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_58) begin
          if (ptag_same_58)
            entries_29_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_29_waymask_0)
            entries_29_waymask_0 <= 4'h0;
        end
        if (vset_same_59) begin
          if (ptag_same_59)
            entries_29_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_29_waymask_1)
            entries_29_waymask_1 <= 4'h0;
        end
        if (vset_same_58 & ptag_same_58)
          entries_29_meta_codes_0 <= ^entries_29_ptag_0;
        if (vset_same_59 & ptag_same_59)
          entries_29_meta_codes_1 <= ^entries_29_ptag_1;
      end
      if (_GEN_9 & writePtr_value == 5'h1E) begin
        entries_30_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_30_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_30_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_30_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_30_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_30_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_30_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_30_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_30_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_30_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_30_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_30_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_60) begin
          if (ptag_same_60)
            entries_30_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_30_waymask_0)
            entries_30_waymask_0 <= 4'h0;
        end
        if (vset_same_61) begin
          if (ptag_same_61)
            entries_30_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_30_waymask_1)
            entries_30_waymask_1 <= 4'h0;
        end
        if (vset_same_60 & ptag_same_60)
          entries_30_meta_codes_0 <= ^entries_30_ptag_0;
        if (vset_same_61 & ptag_same_61)
          entries_30_meta_codes_1 <= ^entries_30_ptag_1;
      end
      if (_GEN_9 & (&writePtr_value)) begin
        entries_31_vSetIdx_0 <= io_write_bits_entry_vSetIdx_0;
        entries_31_vSetIdx_1 <= io_write_bits_entry_vSetIdx_1;
        entries_31_waymask_0 <= io_write_bits_entry_waymask_0;
        entries_31_waymask_1 <= io_write_bits_entry_waymask_1;
        entries_31_ptag_0 <= io_write_bits_entry_ptag_0;
        entries_31_ptag_1 <= io_write_bits_entry_ptag_1;
        entries_31_itlb_exception_0 <= io_write_bits_entry_itlb_exception_0;
        entries_31_itlb_exception_1 <= io_write_bits_entry_itlb_exception_1;
        entries_31_itlb_pbmt_0 <= io_write_bits_entry_itlb_pbmt_0;
        entries_31_itlb_pbmt_1 <= io_write_bits_entry_itlb_pbmt_1;
        entries_31_meta_codes_0 <= io_write_bits_entry_meta_codes_0;
        entries_31_meta_codes_1 <= io_write_bits_entry_meta_codes_1;
      end
      else begin
        if (vset_same_62) begin
          if (ptag_same_62)
            entries_31_waymask_0 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_31_waymask_0)
            entries_31_waymask_0 <= 4'h0;
        end
        if (vset_same_63) begin
          if (ptag_same_63)
            entries_31_waymask_1 <= io_update_bits_waymask;
          else if (io_update_bits_waymask == entries_31_waymask_1)
            entries_31_waymask_1 <= 4'h0;
        end
        if (vset_same_62 & ptag_same_62)
          entries_31_meta_codes_0 <= ^entries_31_ptag_0;
        if (vset_same_63 & ptag_same_63)
          entries_31_meta_codes_1 <= ^entries_31_ptag_1;
      end
      readPtr_flag <= ~io_flush & (_GEN_10 ? _readPtr_new_ptr_T_1[5] : readPtr_flag);
      if (io_flush) begin
        readPtr_value <= 5'h0;
        writePtr_value <= 5'h0;
      end
      else begin
        if (_GEN_10)
          readPtr_value <= _readPtr_new_ptr_T_1[4:0];
        if (_GEN_9)
          writePtr_value <= _writePtr_new_ptr_T_1[4:0];
      end
      writePtr_flag <= ~io_flush & (_GEN_9 ? _writePtr_new_ptr_T_1[5] : writePtr_flag);
      if (_GEN_9
          & (io_write_bits_entry_itlb_exception_0 == 2'h2
             | io_write_bits_entry_itlb_exception_1 == 2'h2)) begin
        gpf_entry_valid <= ~(can_bypass & _gpf_entry_valid_T);
        gpf_entry_bits_gpaddr <= io_write_bits_gpf_gpaddr;
        gpf_entry_bits_isForVSnonLeafPTE <= io_write_bits_gpf_isForVSnonLeafPTE;
        gpfPtr_flag <= writePtr_flag;
        gpfPtr_value <= writePtr_value;
      end
      else begin
        if (can_bypass | ~gpf_hit)
          gpf_entry_valid <= ~io_flush & gpf_entry_valid;
        else
          gpf_entry_valid <= ~(_GEN_10 | io_flush) & gpf_entry_valid;
        if (io_flush)
          gpf_entry_bits_gpaddr <= 56'h0;
        gpf_entry_bits_isForVSnonLeafPTE <= ~io_flush & gpf_entry_bits_isForVSnonLeafPTE;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:108];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h6D; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_vSetIdx_0 = _RANDOM[7'h0][7:0];
        entries_0_vSetIdx_1 = _RANDOM[7'h0][15:8];
        entries_0_waymask_0 = _RANDOM[7'h0][19:16];
        entries_0_waymask_1 = _RANDOM[7'h0][23:20];
        entries_0_ptag_0 = {_RANDOM[7'h0][31:24], _RANDOM[7'h1][27:0]};
        entries_0_ptag_1 = {_RANDOM[7'h1][31:28], _RANDOM[7'h2]};
        entries_0_itlb_exception_0 = _RANDOM[7'h3][1:0];
        entries_0_itlb_exception_1 = _RANDOM[7'h3][3:2];
        entries_0_itlb_pbmt_0 = _RANDOM[7'h3][5:4];
        entries_0_itlb_pbmt_1 = _RANDOM[7'h3][7:6];
        entries_0_meta_codes_0 = _RANDOM[7'h3][8];
        entries_0_meta_codes_1 = _RANDOM[7'h3][9];
        entries_1_vSetIdx_0 = _RANDOM[7'h3][17:10];
        entries_1_vSetIdx_1 = _RANDOM[7'h3][25:18];
        entries_1_waymask_0 = _RANDOM[7'h3][29:26];
        entries_1_waymask_1 = {_RANDOM[7'h3][31:30], _RANDOM[7'h4][1:0]};
        entries_1_ptag_0 = {_RANDOM[7'h4][31:2], _RANDOM[7'h5][5:0]};
        entries_1_ptag_1 = {_RANDOM[7'h5][31:6], _RANDOM[7'h6][9:0]};
        entries_1_itlb_exception_0 = _RANDOM[7'h6][11:10];
        entries_1_itlb_exception_1 = _RANDOM[7'h6][13:12];
        entries_1_itlb_pbmt_0 = _RANDOM[7'h6][15:14];
        entries_1_itlb_pbmt_1 = _RANDOM[7'h6][17:16];
        entries_1_meta_codes_0 = _RANDOM[7'h6][18];
        entries_1_meta_codes_1 = _RANDOM[7'h6][19];
        entries_2_vSetIdx_0 = _RANDOM[7'h6][27:20];
        entries_2_vSetIdx_1 = {_RANDOM[7'h6][31:28], _RANDOM[7'h7][3:0]};
        entries_2_waymask_0 = _RANDOM[7'h7][7:4];
        entries_2_waymask_1 = _RANDOM[7'h7][11:8];
        entries_2_ptag_0 = {_RANDOM[7'h7][31:12], _RANDOM[7'h8][15:0]};
        entries_2_ptag_1 = {_RANDOM[7'h8][31:16], _RANDOM[7'h9][19:0]};
        entries_2_itlb_exception_0 = _RANDOM[7'h9][21:20];
        entries_2_itlb_exception_1 = _RANDOM[7'h9][23:22];
        entries_2_itlb_pbmt_0 = _RANDOM[7'h9][25:24];
        entries_2_itlb_pbmt_1 = _RANDOM[7'h9][27:26];
        entries_2_meta_codes_0 = _RANDOM[7'h9][28];
        entries_2_meta_codes_1 = _RANDOM[7'h9][29];
        entries_3_vSetIdx_0 = {_RANDOM[7'h9][31:30], _RANDOM[7'hA][5:0]};
        entries_3_vSetIdx_1 = _RANDOM[7'hA][13:6];
        entries_3_waymask_0 = _RANDOM[7'hA][17:14];
        entries_3_waymask_1 = _RANDOM[7'hA][21:18];
        entries_3_ptag_0 = {_RANDOM[7'hA][31:22], _RANDOM[7'hB][25:0]};
        entries_3_ptag_1 = {_RANDOM[7'hB][31:26], _RANDOM[7'hC][29:0]};
        entries_3_itlb_exception_0 = _RANDOM[7'hC][31:30];
        entries_3_itlb_exception_1 = _RANDOM[7'hD][1:0];
        entries_3_itlb_pbmt_0 = _RANDOM[7'hD][3:2];
        entries_3_itlb_pbmt_1 = _RANDOM[7'hD][5:4];
        entries_3_meta_codes_0 = _RANDOM[7'hD][6];
        entries_3_meta_codes_1 = _RANDOM[7'hD][7];
        entries_4_vSetIdx_0 = _RANDOM[7'hD][15:8];
        entries_4_vSetIdx_1 = _RANDOM[7'hD][23:16];
        entries_4_waymask_0 = _RANDOM[7'hD][27:24];
        entries_4_waymask_1 = _RANDOM[7'hD][31:28];
        entries_4_ptag_0 = {_RANDOM[7'hE], _RANDOM[7'hF][3:0]};
        entries_4_ptag_1 = {_RANDOM[7'hF][31:4], _RANDOM[7'h10][7:0]};
        entries_4_itlb_exception_0 = _RANDOM[7'h10][9:8];
        entries_4_itlb_exception_1 = _RANDOM[7'h10][11:10];
        entries_4_itlb_pbmt_0 = _RANDOM[7'h10][13:12];
        entries_4_itlb_pbmt_1 = _RANDOM[7'h10][15:14];
        entries_4_meta_codes_0 = _RANDOM[7'h10][16];
        entries_4_meta_codes_1 = _RANDOM[7'h10][17];
        entries_5_vSetIdx_0 = _RANDOM[7'h10][25:18];
        entries_5_vSetIdx_1 = {_RANDOM[7'h10][31:26], _RANDOM[7'h11][1:0]};
        entries_5_waymask_0 = _RANDOM[7'h11][5:2];
        entries_5_waymask_1 = _RANDOM[7'h11][9:6];
        entries_5_ptag_0 = {_RANDOM[7'h11][31:10], _RANDOM[7'h12][13:0]};
        entries_5_ptag_1 = {_RANDOM[7'h12][31:14], _RANDOM[7'h13][17:0]};
        entries_5_itlb_exception_0 = _RANDOM[7'h13][19:18];
        entries_5_itlb_exception_1 = _RANDOM[7'h13][21:20];
        entries_5_itlb_pbmt_0 = _RANDOM[7'h13][23:22];
        entries_5_itlb_pbmt_1 = _RANDOM[7'h13][25:24];
        entries_5_meta_codes_0 = _RANDOM[7'h13][26];
        entries_5_meta_codes_1 = _RANDOM[7'h13][27];
        entries_6_vSetIdx_0 = {_RANDOM[7'h13][31:28], _RANDOM[7'h14][3:0]};
        entries_6_vSetIdx_1 = _RANDOM[7'h14][11:4];
        entries_6_waymask_0 = _RANDOM[7'h14][15:12];
        entries_6_waymask_1 = _RANDOM[7'h14][19:16];
        entries_6_ptag_0 = {_RANDOM[7'h14][31:20], _RANDOM[7'h15][23:0]};
        entries_6_ptag_1 = {_RANDOM[7'h15][31:24], _RANDOM[7'h16][27:0]};
        entries_6_itlb_exception_0 = _RANDOM[7'h16][29:28];
        entries_6_itlb_exception_1 = _RANDOM[7'h16][31:30];
        entries_6_itlb_pbmt_0 = _RANDOM[7'h17][1:0];
        entries_6_itlb_pbmt_1 = _RANDOM[7'h17][3:2];
        entries_6_meta_codes_0 = _RANDOM[7'h17][4];
        entries_6_meta_codes_1 = _RANDOM[7'h17][5];
        entries_7_vSetIdx_0 = _RANDOM[7'h17][13:6];
        entries_7_vSetIdx_1 = _RANDOM[7'h17][21:14];
        entries_7_waymask_0 = _RANDOM[7'h17][25:22];
        entries_7_waymask_1 = _RANDOM[7'h17][29:26];
        entries_7_ptag_0 = {_RANDOM[7'h17][31:30], _RANDOM[7'h18], _RANDOM[7'h19][1:0]};
        entries_7_ptag_1 = {_RANDOM[7'h19][31:2], _RANDOM[7'h1A][5:0]};
        entries_7_itlb_exception_0 = _RANDOM[7'h1A][7:6];
        entries_7_itlb_exception_1 = _RANDOM[7'h1A][9:8];
        entries_7_itlb_pbmt_0 = _RANDOM[7'h1A][11:10];
        entries_7_itlb_pbmt_1 = _RANDOM[7'h1A][13:12];
        entries_7_meta_codes_0 = _RANDOM[7'h1A][14];
        entries_7_meta_codes_1 = _RANDOM[7'h1A][15];
        entries_8_vSetIdx_0 = _RANDOM[7'h1A][23:16];
        entries_8_vSetIdx_1 = _RANDOM[7'h1A][31:24];
        entries_8_waymask_0 = _RANDOM[7'h1B][3:0];
        entries_8_waymask_1 = _RANDOM[7'h1B][7:4];
        entries_8_ptag_0 = {_RANDOM[7'h1B][31:8], _RANDOM[7'h1C][11:0]};
        entries_8_ptag_1 = {_RANDOM[7'h1C][31:12], _RANDOM[7'h1D][15:0]};
        entries_8_itlb_exception_0 = _RANDOM[7'h1D][17:16];
        entries_8_itlb_exception_1 = _RANDOM[7'h1D][19:18];
        entries_8_itlb_pbmt_0 = _RANDOM[7'h1D][21:20];
        entries_8_itlb_pbmt_1 = _RANDOM[7'h1D][23:22];
        entries_8_meta_codes_0 = _RANDOM[7'h1D][24];
        entries_8_meta_codes_1 = _RANDOM[7'h1D][25];
        entries_9_vSetIdx_0 = {_RANDOM[7'h1D][31:26], _RANDOM[7'h1E][1:0]};
        entries_9_vSetIdx_1 = _RANDOM[7'h1E][9:2];
        entries_9_waymask_0 = _RANDOM[7'h1E][13:10];
        entries_9_waymask_1 = _RANDOM[7'h1E][17:14];
        entries_9_ptag_0 = {_RANDOM[7'h1E][31:18], _RANDOM[7'h1F][21:0]};
        entries_9_ptag_1 = {_RANDOM[7'h1F][31:22], _RANDOM[7'h20][25:0]};
        entries_9_itlb_exception_0 = _RANDOM[7'h20][27:26];
        entries_9_itlb_exception_1 = _RANDOM[7'h20][29:28];
        entries_9_itlb_pbmt_0 = _RANDOM[7'h20][31:30];
        entries_9_itlb_pbmt_1 = _RANDOM[7'h21][1:0];
        entries_9_meta_codes_0 = _RANDOM[7'h21][2];
        entries_9_meta_codes_1 = _RANDOM[7'h21][3];
        entries_10_vSetIdx_0 = _RANDOM[7'h21][11:4];
        entries_10_vSetIdx_1 = _RANDOM[7'h21][19:12];
        entries_10_waymask_0 = _RANDOM[7'h21][23:20];
        entries_10_waymask_1 = _RANDOM[7'h21][27:24];
        entries_10_ptag_0 = {_RANDOM[7'h21][31:28], _RANDOM[7'h22]};
        entries_10_ptag_1 = {_RANDOM[7'h23], _RANDOM[7'h24][3:0]};
        entries_10_itlb_exception_0 = _RANDOM[7'h24][5:4];
        entries_10_itlb_exception_1 = _RANDOM[7'h24][7:6];
        entries_10_itlb_pbmt_0 = _RANDOM[7'h24][9:8];
        entries_10_itlb_pbmt_1 = _RANDOM[7'h24][11:10];
        entries_10_meta_codes_0 = _RANDOM[7'h24][12];
        entries_10_meta_codes_1 = _RANDOM[7'h24][13];
        entries_11_vSetIdx_0 = _RANDOM[7'h24][21:14];
        entries_11_vSetIdx_1 = _RANDOM[7'h24][29:22];
        entries_11_waymask_0 = {_RANDOM[7'h24][31:30], _RANDOM[7'h25][1:0]};
        entries_11_waymask_1 = _RANDOM[7'h25][5:2];
        entries_11_ptag_0 = {_RANDOM[7'h25][31:6], _RANDOM[7'h26][9:0]};
        entries_11_ptag_1 = {_RANDOM[7'h26][31:10], _RANDOM[7'h27][13:0]};
        entries_11_itlb_exception_0 = _RANDOM[7'h27][15:14];
        entries_11_itlb_exception_1 = _RANDOM[7'h27][17:16];
        entries_11_itlb_pbmt_0 = _RANDOM[7'h27][19:18];
        entries_11_itlb_pbmt_1 = _RANDOM[7'h27][21:20];
        entries_11_meta_codes_0 = _RANDOM[7'h27][22];
        entries_11_meta_codes_1 = _RANDOM[7'h27][23];
        entries_12_vSetIdx_0 = _RANDOM[7'h27][31:24];
        entries_12_vSetIdx_1 = _RANDOM[7'h28][7:0];
        entries_12_waymask_0 = _RANDOM[7'h28][11:8];
        entries_12_waymask_1 = _RANDOM[7'h28][15:12];
        entries_12_ptag_0 = {_RANDOM[7'h28][31:16], _RANDOM[7'h29][19:0]};
        entries_12_ptag_1 = {_RANDOM[7'h29][31:20], _RANDOM[7'h2A][23:0]};
        entries_12_itlb_exception_0 = _RANDOM[7'h2A][25:24];
        entries_12_itlb_exception_1 = _RANDOM[7'h2A][27:26];
        entries_12_itlb_pbmt_0 = _RANDOM[7'h2A][29:28];
        entries_12_itlb_pbmt_1 = _RANDOM[7'h2A][31:30];
        entries_12_meta_codes_0 = _RANDOM[7'h2B][0];
        entries_12_meta_codes_1 = _RANDOM[7'h2B][1];
        entries_13_vSetIdx_0 = _RANDOM[7'h2B][9:2];
        entries_13_vSetIdx_1 = _RANDOM[7'h2B][17:10];
        entries_13_waymask_0 = _RANDOM[7'h2B][21:18];
        entries_13_waymask_1 = _RANDOM[7'h2B][25:22];
        entries_13_ptag_0 = {_RANDOM[7'h2B][31:26], _RANDOM[7'h2C][29:0]};
        entries_13_ptag_1 = {_RANDOM[7'h2C][31:30], _RANDOM[7'h2D], _RANDOM[7'h2E][1:0]};
        entries_13_itlb_exception_0 = _RANDOM[7'h2E][3:2];
        entries_13_itlb_exception_1 = _RANDOM[7'h2E][5:4];
        entries_13_itlb_pbmt_0 = _RANDOM[7'h2E][7:6];
        entries_13_itlb_pbmt_1 = _RANDOM[7'h2E][9:8];
        entries_13_meta_codes_0 = _RANDOM[7'h2E][10];
        entries_13_meta_codes_1 = _RANDOM[7'h2E][11];
        entries_14_vSetIdx_0 = _RANDOM[7'h2E][19:12];
        entries_14_vSetIdx_1 = _RANDOM[7'h2E][27:20];
        entries_14_waymask_0 = _RANDOM[7'h2E][31:28];
        entries_14_waymask_1 = _RANDOM[7'h2F][3:0];
        entries_14_ptag_0 = {_RANDOM[7'h2F][31:4], _RANDOM[7'h30][7:0]};
        entries_14_ptag_1 = {_RANDOM[7'h30][31:8], _RANDOM[7'h31][11:0]};
        entries_14_itlb_exception_0 = _RANDOM[7'h31][13:12];
        entries_14_itlb_exception_1 = _RANDOM[7'h31][15:14];
        entries_14_itlb_pbmt_0 = _RANDOM[7'h31][17:16];
        entries_14_itlb_pbmt_1 = _RANDOM[7'h31][19:18];
        entries_14_meta_codes_0 = _RANDOM[7'h31][20];
        entries_14_meta_codes_1 = _RANDOM[7'h31][21];
        entries_15_vSetIdx_0 = _RANDOM[7'h31][29:22];
        entries_15_vSetIdx_1 = {_RANDOM[7'h31][31:30], _RANDOM[7'h32][5:0]};
        entries_15_waymask_0 = _RANDOM[7'h32][9:6];
        entries_15_waymask_1 = _RANDOM[7'h32][13:10];
        entries_15_ptag_0 = {_RANDOM[7'h32][31:14], _RANDOM[7'h33][17:0]};
        entries_15_ptag_1 = {_RANDOM[7'h33][31:18], _RANDOM[7'h34][21:0]};
        entries_15_itlb_exception_0 = _RANDOM[7'h34][23:22];
        entries_15_itlb_exception_1 = _RANDOM[7'h34][25:24];
        entries_15_itlb_pbmt_0 = _RANDOM[7'h34][27:26];
        entries_15_itlb_pbmt_1 = _RANDOM[7'h34][29:28];
        entries_15_meta_codes_0 = _RANDOM[7'h34][30];
        entries_15_meta_codes_1 = _RANDOM[7'h34][31];
        entries_16_vSetIdx_0 = _RANDOM[7'h35][7:0];
        entries_16_vSetIdx_1 = _RANDOM[7'h35][15:8];
        entries_16_waymask_0 = _RANDOM[7'h35][19:16];
        entries_16_waymask_1 = _RANDOM[7'h35][23:20];
        entries_16_ptag_0 = {_RANDOM[7'h35][31:24], _RANDOM[7'h36][27:0]};
        entries_16_ptag_1 = {_RANDOM[7'h36][31:28], _RANDOM[7'h37]};
        entries_16_itlb_exception_0 = _RANDOM[7'h38][1:0];
        entries_16_itlb_exception_1 = _RANDOM[7'h38][3:2];
        entries_16_itlb_pbmt_0 = _RANDOM[7'h38][5:4];
        entries_16_itlb_pbmt_1 = _RANDOM[7'h38][7:6];
        entries_16_meta_codes_0 = _RANDOM[7'h38][8];
        entries_16_meta_codes_1 = _RANDOM[7'h38][9];
        entries_17_vSetIdx_0 = _RANDOM[7'h38][17:10];
        entries_17_vSetIdx_1 = _RANDOM[7'h38][25:18];
        entries_17_waymask_0 = _RANDOM[7'h38][29:26];
        entries_17_waymask_1 = {_RANDOM[7'h38][31:30], _RANDOM[7'h39][1:0]};
        entries_17_ptag_0 = {_RANDOM[7'h39][31:2], _RANDOM[7'h3A][5:0]};
        entries_17_ptag_1 = {_RANDOM[7'h3A][31:6], _RANDOM[7'h3B][9:0]};
        entries_17_itlb_exception_0 = _RANDOM[7'h3B][11:10];
        entries_17_itlb_exception_1 = _RANDOM[7'h3B][13:12];
        entries_17_itlb_pbmt_0 = _RANDOM[7'h3B][15:14];
        entries_17_itlb_pbmt_1 = _RANDOM[7'h3B][17:16];
        entries_17_meta_codes_0 = _RANDOM[7'h3B][18];
        entries_17_meta_codes_1 = _RANDOM[7'h3B][19];
        entries_18_vSetIdx_0 = _RANDOM[7'h3B][27:20];
        entries_18_vSetIdx_1 = {_RANDOM[7'h3B][31:28], _RANDOM[7'h3C][3:0]};
        entries_18_waymask_0 = _RANDOM[7'h3C][7:4];
        entries_18_waymask_1 = _RANDOM[7'h3C][11:8];
        entries_18_ptag_0 = {_RANDOM[7'h3C][31:12], _RANDOM[7'h3D][15:0]};
        entries_18_ptag_1 = {_RANDOM[7'h3D][31:16], _RANDOM[7'h3E][19:0]};
        entries_18_itlb_exception_0 = _RANDOM[7'h3E][21:20];
        entries_18_itlb_exception_1 = _RANDOM[7'h3E][23:22];
        entries_18_itlb_pbmt_0 = _RANDOM[7'h3E][25:24];
        entries_18_itlb_pbmt_1 = _RANDOM[7'h3E][27:26];
        entries_18_meta_codes_0 = _RANDOM[7'h3E][28];
        entries_18_meta_codes_1 = _RANDOM[7'h3E][29];
        entries_19_vSetIdx_0 = {_RANDOM[7'h3E][31:30], _RANDOM[7'h3F][5:0]};
        entries_19_vSetIdx_1 = _RANDOM[7'h3F][13:6];
        entries_19_waymask_0 = _RANDOM[7'h3F][17:14];
        entries_19_waymask_1 = _RANDOM[7'h3F][21:18];
        entries_19_ptag_0 = {_RANDOM[7'h3F][31:22], _RANDOM[7'h40][25:0]};
        entries_19_ptag_1 = {_RANDOM[7'h40][31:26], _RANDOM[7'h41][29:0]};
        entries_19_itlb_exception_0 = _RANDOM[7'h41][31:30];
        entries_19_itlb_exception_1 = _RANDOM[7'h42][1:0];
        entries_19_itlb_pbmt_0 = _RANDOM[7'h42][3:2];
        entries_19_itlb_pbmt_1 = _RANDOM[7'h42][5:4];
        entries_19_meta_codes_0 = _RANDOM[7'h42][6];
        entries_19_meta_codes_1 = _RANDOM[7'h42][7];
        entries_20_vSetIdx_0 = _RANDOM[7'h42][15:8];
        entries_20_vSetIdx_1 = _RANDOM[7'h42][23:16];
        entries_20_waymask_0 = _RANDOM[7'h42][27:24];
        entries_20_waymask_1 = _RANDOM[7'h42][31:28];
        entries_20_ptag_0 = {_RANDOM[7'h43], _RANDOM[7'h44][3:0]};
        entries_20_ptag_1 = {_RANDOM[7'h44][31:4], _RANDOM[7'h45][7:0]};
        entries_20_itlb_exception_0 = _RANDOM[7'h45][9:8];
        entries_20_itlb_exception_1 = _RANDOM[7'h45][11:10];
        entries_20_itlb_pbmt_0 = _RANDOM[7'h45][13:12];
        entries_20_itlb_pbmt_1 = _RANDOM[7'h45][15:14];
        entries_20_meta_codes_0 = _RANDOM[7'h45][16];
        entries_20_meta_codes_1 = _RANDOM[7'h45][17];
        entries_21_vSetIdx_0 = _RANDOM[7'h45][25:18];
        entries_21_vSetIdx_1 = {_RANDOM[7'h45][31:26], _RANDOM[7'h46][1:0]};
        entries_21_waymask_0 = _RANDOM[7'h46][5:2];
        entries_21_waymask_1 = _RANDOM[7'h46][9:6];
        entries_21_ptag_0 = {_RANDOM[7'h46][31:10], _RANDOM[7'h47][13:0]};
        entries_21_ptag_1 = {_RANDOM[7'h47][31:14], _RANDOM[7'h48][17:0]};
        entries_21_itlb_exception_0 = _RANDOM[7'h48][19:18];
        entries_21_itlb_exception_1 = _RANDOM[7'h48][21:20];
        entries_21_itlb_pbmt_0 = _RANDOM[7'h48][23:22];
        entries_21_itlb_pbmt_1 = _RANDOM[7'h48][25:24];
        entries_21_meta_codes_0 = _RANDOM[7'h48][26];
        entries_21_meta_codes_1 = _RANDOM[7'h48][27];
        entries_22_vSetIdx_0 = {_RANDOM[7'h48][31:28], _RANDOM[7'h49][3:0]};
        entries_22_vSetIdx_1 = _RANDOM[7'h49][11:4];
        entries_22_waymask_0 = _RANDOM[7'h49][15:12];
        entries_22_waymask_1 = _RANDOM[7'h49][19:16];
        entries_22_ptag_0 = {_RANDOM[7'h49][31:20], _RANDOM[7'h4A][23:0]};
        entries_22_ptag_1 = {_RANDOM[7'h4A][31:24], _RANDOM[7'h4B][27:0]};
        entries_22_itlb_exception_0 = _RANDOM[7'h4B][29:28];
        entries_22_itlb_exception_1 = _RANDOM[7'h4B][31:30];
        entries_22_itlb_pbmt_0 = _RANDOM[7'h4C][1:0];
        entries_22_itlb_pbmt_1 = _RANDOM[7'h4C][3:2];
        entries_22_meta_codes_0 = _RANDOM[7'h4C][4];
        entries_22_meta_codes_1 = _RANDOM[7'h4C][5];
        entries_23_vSetIdx_0 = _RANDOM[7'h4C][13:6];
        entries_23_vSetIdx_1 = _RANDOM[7'h4C][21:14];
        entries_23_waymask_0 = _RANDOM[7'h4C][25:22];
        entries_23_waymask_1 = _RANDOM[7'h4C][29:26];
        entries_23_ptag_0 = {_RANDOM[7'h4C][31:30], _RANDOM[7'h4D], _RANDOM[7'h4E][1:0]};
        entries_23_ptag_1 = {_RANDOM[7'h4E][31:2], _RANDOM[7'h4F][5:0]};
        entries_23_itlb_exception_0 = _RANDOM[7'h4F][7:6];
        entries_23_itlb_exception_1 = _RANDOM[7'h4F][9:8];
        entries_23_itlb_pbmt_0 = _RANDOM[7'h4F][11:10];
        entries_23_itlb_pbmt_1 = _RANDOM[7'h4F][13:12];
        entries_23_meta_codes_0 = _RANDOM[7'h4F][14];
        entries_23_meta_codes_1 = _RANDOM[7'h4F][15];
        entries_24_vSetIdx_0 = _RANDOM[7'h4F][23:16];
        entries_24_vSetIdx_1 = _RANDOM[7'h4F][31:24];
        entries_24_waymask_0 = _RANDOM[7'h50][3:0];
        entries_24_waymask_1 = _RANDOM[7'h50][7:4];
        entries_24_ptag_0 = {_RANDOM[7'h50][31:8], _RANDOM[7'h51][11:0]};
        entries_24_ptag_1 = {_RANDOM[7'h51][31:12], _RANDOM[7'h52][15:0]};
        entries_24_itlb_exception_0 = _RANDOM[7'h52][17:16];
        entries_24_itlb_exception_1 = _RANDOM[7'h52][19:18];
        entries_24_itlb_pbmt_0 = _RANDOM[7'h52][21:20];
        entries_24_itlb_pbmt_1 = _RANDOM[7'h52][23:22];
        entries_24_meta_codes_0 = _RANDOM[7'h52][24];
        entries_24_meta_codes_1 = _RANDOM[7'h52][25];
        entries_25_vSetIdx_0 = {_RANDOM[7'h52][31:26], _RANDOM[7'h53][1:0]};
        entries_25_vSetIdx_1 = _RANDOM[7'h53][9:2];
        entries_25_waymask_0 = _RANDOM[7'h53][13:10];
        entries_25_waymask_1 = _RANDOM[7'h53][17:14];
        entries_25_ptag_0 = {_RANDOM[7'h53][31:18], _RANDOM[7'h54][21:0]};
        entries_25_ptag_1 = {_RANDOM[7'h54][31:22], _RANDOM[7'h55][25:0]};
        entries_25_itlb_exception_0 = _RANDOM[7'h55][27:26];
        entries_25_itlb_exception_1 = _RANDOM[7'h55][29:28];
        entries_25_itlb_pbmt_0 = _RANDOM[7'h55][31:30];
        entries_25_itlb_pbmt_1 = _RANDOM[7'h56][1:0];
        entries_25_meta_codes_0 = _RANDOM[7'h56][2];
        entries_25_meta_codes_1 = _RANDOM[7'h56][3];
        entries_26_vSetIdx_0 = _RANDOM[7'h56][11:4];
        entries_26_vSetIdx_1 = _RANDOM[7'h56][19:12];
        entries_26_waymask_0 = _RANDOM[7'h56][23:20];
        entries_26_waymask_1 = _RANDOM[7'h56][27:24];
        entries_26_ptag_0 = {_RANDOM[7'h56][31:28], _RANDOM[7'h57]};
        entries_26_ptag_1 = {_RANDOM[7'h58], _RANDOM[7'h59][3:0]};
        entries_26_itlb_exception_0 = _RANDOM[7'h59][5:4];
        entries_26_itlb_exception_1 = _RANDOM[7'h59][7:6];
        entries_26_itlb_pbmt_0 = _RANDOM[7'h59][9:8];
        entries_26_itlb_pbmt_1 = _RANDOM[7'h59][11:10];
        entries_26_meta_codes_0 = _RANDOM[7'h59][12];
        entries_26_meta_codes_1 = _RANDOM[7'h59][13];
        entries_27_vSetIdx_0 = _RANDOM[7'h59][21:14];
        entries_27_vSetIdx_1 = _RANDOM[7'h59][29:22];
        entries_27_waymask_0 = {_RANDOM[7'h59][31:30], _RANDOM[7'h5A][1:0]};
        entries_27_waymask_1 = _RANDOM[7'h5A][5:2];
        entries_27_ptag_0 = {_RANDOM[7'h5A][31:6], _RANDOM[7'h5B][9:0]};
        entries_27_ptag_1 = {_RANDOM[7'h5B][31:10], _RANDOM[7'h5C][13:0]};
        entries_27_itlb_exception_0 = _RANDOM[7'h5C][15:14];
        entries_27_itlb_exception_1 = _RANDOM[7'h5C][17:16];
        entries_27_itlb_pbmt_0 = _RANDOM[7'h5C][19:18];
        entries_27_itlb_pbmt_1 = _RANDOM[7'h5C][21:20];
        entries_27_meta_codes_0 = _RANDOM[7'h5C][22];
        entries_27_meta_codes_1 = _RANDOM[7'h5C][23];
        entries_28_vSetIdx_0 = _RANDOM[7'h5C][31:24];
        entries_28_vSetIdx_1 = _RANDOM[7'h5D][7:0];
        entries_28_waymask_0 = _RANDOM[7'h5D][11:8];
        entries_28_waymask_1 = _RANDOM[7'h5D][15:12];
        entries_28_ptag_0 = {_RANDOM[7'h5D][31:16], _RANDOM[7'h5E][19:0]};
        entries_28_ptag_1 = {_RANDOM[7'h5E][31:20], _RANDOM[7'h5F][23:0]};
        entries_28_itlb_exception_0 = _RANDOM[7'h5F][25:24];
        entries_28_itlb_exception_1 = _RANDOM[7'h5F][27:26];
        entries_28_itlb_pbmt_0 = _RANDOM[7'h5F][29:28];
        entries_28_itlb_pbmt_1 = _RANDOM[7'h5F][31:30];
        entries_28_meta_codes_0 = _RANDOM[7'h60][0];
        entries_28_meta_codes_1 = _RANDOM[7'h60][1];
        entries_29_vSetIdx_0 = _RANDOM[7'h60][9:2];
        entries_29_vSetIdx_1 = _RANDOM[7'h60][17:10];
        entries_29_waymask_0 = _RANDOM[7'h60][21:18];
        entries_29_waymask_1 = _RANDOM[7'h60][25:22];
        entries_29_ptag_0 = {_RANDOM[7'h60][31:26], _RANDOM[7'h61][29:0]};
        entries_29_ptag_1 = {_RANDOM[7'h61][31:30], _RANDOM[7'h62], _RANDOM[7'h63][1:0]};
        entries_29_itlb_exception_0 = _RANDOM[7'h63][3:2];
        entries_29_itlb_exception_1 = _RANDOM[7'h63][5:4];
        entries_29_itlb_pbmt_0 = _RANDOM[7'h63][7:6];
        entries_29_itlb_pbmt_1 = _RANDOM[7'h63][9:8];
        entries_29_meta_codes_0 = _RANDOM[7'h63][10];
        entries_29_meta_codes_1 = _RANDOM[7'h63][11];
        entries_30_vSetIdx_0 = _RANDOM[7'h63][19:12];
        entries_30_vSetIdx_1 = _RANDOM[7'h63][27:20];
        entries_30_waymask_0 = _RANDOM[7'h63][31:28];
        entries_30_waymask_1 = _RANDOM[7'h64][3:0];
        entries_30_ptag_0 = {_RANDOM[7'h64][31:4], _RANDOM[7'h65][7:0]};
        entries_30_ptag_1 = {_RANDOM[7'h65][31:8], _RANDOM[7'h66][11:0]};
        entries_30_itlb_exception_0 = _RANDOM[7'h66][13:12];
        entries_30_itlb_exception_1 = _RANDOM[7'h66][15:14];
        entries_30_itlb_pbmt_0 = _RANDOM[7'h66][17:16];
        entries_30_itlb_pbmt_1 = _RANDOM[7'h66][19:18];
        entries_30_meta_codes_0 = _RANDOM[7'h66][20];
        entries_30_meta_codes_1 = _RANDOM[7'h66][21];
        entries_31_vSetIdx_0 = _RANDOM[7'h66][29:22];
        entries_31_vSetIdx_1 = {_RANDOM[7'h66][31:30], _RANDOM[7'h67][5:0]};
        entries_31_waymask_0 = _RANDOM[7'h67][9:6];
        entries_31_waymask_1 = _RANDOM[7'h67][13:10];
        entries_31_ptag_0 = {_RANDOM[7'h67][31:14], _RANDOM[7'h68][17:0]};
        entries_31_ptag_1 = {_RANDOM[7'h68][31:18], _RANDOM[7'h69][21:0]};
        entries_31_itlb_exception_0 = _RANDOM[7'h69][23:22];
        entries_31_itlb_exception_1 = _RANDOM[7'h69][25:24];
        entries_31_itlb_pbmt_0 = _RANDOM[7'h69][27:26];
        entries_31_itlb_pbmt_1 = _RANDOM[7'h69][29:28];
        entries_31_meta_codes_0 = _RANDOM[7'h69][30];
        entries_31_meta_codes_1 = _RANDOM[7'h69][31];
        readPtr_flag = _RANDOM[7'h6A][0];
        readPtr_value = _RANDOM[7'h6A][5:1];
        writePtr_flag = _RANDOM[7'h6A][6];
        writePtr_value = _RANDOM[7'h6A][11:7];
        gpf_entry_valid = _RANDOM[7'h6A][12];
        gpf_entry_bits_gpaddr =
          {_RANDOM[7'h6A][31:13], _RANDOM[7'h6B], _RANDOM[7'h6C][4:0]};
        gpf_entry_bits_isForVSnonLeafPTE = _RANDOM[7'h6C][5];
        gpfPtr_flag = _RANDOM[7'h6C][6];
        gpfPtr_value = _RANDOM[7'h6C][11:7];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        entries_0_vSetIdx_0 = 8'h0;
        entries_0_vSetIdx_1 = 8'h0;
        entries_0_waymask_0 = 4'h0;
        entries_0_waymask_1 = 4'h0;
        entries_0_ptag_0 = 36'h0;
        entries_0_ptag_1 = 36'h0;
        entries_0_itlb_exception_0 = 2'h0;
        entries_0_itlb_exception_1 = 2'h0;
        entries_0_itlb_pbmt_0 = 2'h0;
        entries_0_itlb_pbmt_1 = 2'h0;
        entries_0_meta_codes_0 = 1'h0;
        entries_0_meta_codes_1 = 1'h0;
        entries_1_vSetIdx_0 = 8'h0;
        entries_1_vSetIdx_1 = 8'h0;
        entries_1_waymask_0 = 4'h0;
        entries_1_waymask_1 = 4'h0;
        entries_1_ptag_0 = 36'h0;
        entries_1_ptag_1 = 36'h0;
        entries_1_itlb_exception_0 = 2'h0;
        entries_1_itlb_exception_1 = 2'h0;
        entries_1_itlb_pbmt_0 = 2'h0;
        entries_1_itlb_pbmt_1 = 2'h0;
        entries_1_meta_codes_0 = 1'h0;
        entries_1_meta_codes_1 = 1'h0;
        entries_2_vSetIdx_0 = 8'h0;
        entries_2_vSetIdx_1 = 8'h0;
        entries_2_waymask_0 = 4'h0;
        entries_2_waymask_1 = 4'h0;
        entries_2_ptag_0 = 36'h0;
        entries_2_ptag_1 = 36'h0;
        entries_2_itlb_exception_0 = 2'h0;
        entries_2_itlb_exception_1 = 2'h0;
        entries_2_itlb_pbmt_0 = 2'h0;
        entries_2_itlb_pbmt_1 = 2'h0;
        entries_2_meta_codes_0 = 1'h0;
        entries_2_meta_codes_1 = 1'h0;
        entries_3_vSetIdx_0 = 8'h0;
        entries_3_vSetIdx_1 = 8'h0;
        entries_3_waymask_0 = 4'h0;
        entries_3_waymask_1 = 4'h0;
        entries_3_ptag_0 = 36'h0;
        entries_3_ptag_1 = 36'h0;
        entries_3_itlb_exception_0 = 2'h0;
        entries_3_itlb_exception_1 = 2'h0;
        entries_3_itlb_pbmt_0 = 2'h0;
        entries_3_itlb_pbmt_1 = 2'h0;
        entries_3_meta_codes_0 = 1'h0;
        entries_3_meta_codes_1 = 1'h0;
        entries_4_vSetIdx_0 = 8'h0;
        entries_4_vSetIdx_1 = 8'h0;
        entries_4_waymask_0 = 4'h0;
        entries_4_waymask_1 = 4'h0;
        entries_4_ptag_0 = 36'h0;
        entries_4_ptag_1 = 36'h0;
        entries_4_itlb_exception_0 = 2'h0;
        entries_4_itlb_exception_1 = 2'h0;
        entries_4_itlb_pbmt_0 = 2'h0;
        entries_4_itlb_pbmt_1 = 2'h0;
        entries_4_meta_codes_0 = 1'h0;
        entries_4_meta_codes_1 = 1'h0;
        entries_5_vSetIdx_0 = 8'h0;
        entries_5_vSetIdx_1 = 8'h0;
        entries_5_waymask_0 = 4'h0;
        entries_5_waymask_1 = 4'h0;
        entries_5_ptag_0 = 36'h0;
        entries_5_ptag_1 = 36'h0;
        entries_5_itlb_exception_0 = 2'h0;
        entries_5_itlb_exception_1 = 2'h0;
        entries_5_itlb_pbmt_0 = 2'h0;
        entries_5_itlb_pbmt_1 = 2'h0;
        entries_5_meta_codes_0 = 1'h0;
        entries_5_meta_codes_1 = 1'h0;
        entries_6_vSetIdx_0 = 8'h0;
        entries_6_vSetIdx_1 = 8'h0;
        entries_6_waymask_0 = 4'h0;
        entries_6_waymask_1 = 4'h0;
        entries_6_ptag_0 = 36'h0;
        entries_6_ptag_1 = 36'h0;
        entries_6_itlb_exception_0 = 2'h0;
        entries_6_itlb_exception_1 = 2'h0;
        entries_6_itlb_pbmt_0 = 2'h0;
        entries_6_itlb_pbmt_1 = 2'h0;
        entries_6_meta_codes_0 = 1'h0;
        entries_6_meta_codes_1 = 1'h0;
        entries_7_vSetIdx_0 = 8'h0;
        entries_7_vSetIdx_1 = 8'h0;
        entries_7_waymask_0 = 4'h0;
        entries_7_waymask_1 = 4'h0;
        entries_7_ptag_0 = 36'h0;
        entries_7_ptag_1 = 36'h0;
        entries_7_itlb_exception_0 = 2'h0;
        entries_7_itlb_exception_1 = 2'h0;
        entries_7_itlb_pbmt_0 = 2'h0;
        entries_7_itlb_pbmt_1 = 2'h0;
        entries_7_meta_codes_0 = 1'h0;
        entries_7_meta_codes_1 = 1'h0;
        entries_8_vSetIdx_0 = 8'h0;
        entries_8_vSetIdx_1 = 8'h0;
        entries_8_waymask_0 = 4'h0;
        entries_8_waymask_1 = 4'h0;
        entries_8_ptag_0 = 36'h0;
        entries_8_ptag_1 = 36'h0;
        entries_8_itlb_exception_0 = 2'h0;
        entries_8_itlb_exception_1 = 2'h0;
        entries_8_itlb_pbmt_0 = 2'h0;
        entries_8_itlb_pbmt_1 = 2'h0;
        entries_8_meta_codes_0 = 1'h0;
        entries_8_meta_codes_1 = 1'h0;
        entries_9_vSetIdx_0 = 8'h0;
        entries_9_vSetIdx_1 = 8'h0;
        entries_9_waymask_0 = 4'h0;
        entries_9_waymask_1 = 4'h0;
        entries_9_ptag_0 = 36'h0;
        entries_9_ptag_1 = 36'h0;
        entries_9_itlb_exception_0 = 2'h0;
        entries_9_itlb_exception_1 = 2'h0;
        entries_9_itlb_pbmt_0 = 2'h0;
        entries_9_itlb_pbmt_1 = 2'h0;
        entries_9_meta_codes_0 = 1'h0;
        entries_9_meta_codes_1 = 1'h0;
        entries_10_vSetIdx_0 = 8'h0;
        entries_10_vSetIdx_1 = 8'h0;
        entries_10_waymask_0 = 4'h0;
        entries_10_waymask_1 = 4'h0;
        entries_10_ptag_0 = 36'h0;
        entries_10_ptag_1 = 36'h0;
        entries_10_itlb_exception_0 = 2'h0;
        entries_10_itlb_exception_1 = 2'h0;
        entries_10_itlb_pbmt_0 = 2'h0;
        entries_10_itlb_pbmt_1 = 2'h0;
        entries_10_meta_codes_0 = 1'h0;
        entries_10_meta_codes_1 = 1'h0;
        entries_11_vSetIdx_0 = 8'h0;
        entries_11_vSetIdx_1 = 8'h0;
        entries_11_waymask_0 = 4'h0;
        entries_11_waymask_1 = 4'h0;
        entries_11_ptag_0 = 36'h0;
        entries_11_ptag_1 = 36'h0;
        entries_11_itlb_exception_0 = 2'h0;
        entries_11_itlb_exception_1 = 2'h0;
        entries_11_itlb_pbmt_0 = 2'h0;
        entries_11_itlb_pbmt_1 = 2'h0;
        entries_11_meta_codes_0 = 1'h0;
        entries_11_meta_codes_1 = 1'h0;
        entries_12_vSetIdx_0 = 8'h0;
        entries_12_vSetIdx_1 = 8'h0;
        entries_12_waymask_0 = 4'h0;
        entries_12_waymask_1 = 4'h0;
        entries_12_ptag_0 = 36'h0;
        entries_12_ptag_1 = 36'h0;
        entries_12_itlb_exception_0 = 2'h0;
        entries_12_itlb_exception_1 = 2'h0;
        entries_12_itlb_pbmt_0 = 2'h0;
        entries_12_itlb_pbmt_1 = 2'h0;
        entries_12_meta_codes_0 = 1'h0;
        entries_12_meta_codes_1 = 1'h0;
        entries_13_vSetIdx_0 = 8'h0;
        entries_13_vSetIdx_1 = 8'h0;
        entries_13_waymask_0 = 4'h0;
        entries_13_waymask_1 = 4'h0;
        entries_13_ptag_0 = 36'h0;
        entries_13_ptag_1 = 36'h0;
        entries_13_itlb_exception_0 = 2'h0;
        entries_13_itlb_exception_1 = 2'h0;
        entries_13_itlb_pbmt_0 = 2'h0;
        entries_13_itlb_pbmt_1 = 2'h0;
        entries_13_meta_codes_0 = 1'h0;
        entries_13_meta_codes_1 = 1'h0;
        entries_14_vSetIdx_0 = 8'h0;
        entries_14_vSetIdx_1 = 8'h0;
        entries_14_waymask_0 = 4'h0;
        entries_14_waymask_1 = 4'h0;
        entries_14_ptag_0 = 36'h0;
        entries_14_ptag_1 = 36'h0;
        entries_14_itlb_exception_0 = 2'h0;
        entries_14_itlb_exception_1 = 2'h0;
        entries_14_itlb_pbmt_0 = 2'h0;
        entries_14_itlb_pbmt_1 = 2'h0;
        entries_14_meta_codes_0 = 1'h0;
        entries_14_meta_codes_1 = 1'h0;
        entries_15_vSetIdx_0 = 8'h0;
        entries_15_vSetIdx_1 = 8'h0;
        entries_15_waymask_0 = 4'h0;
        entries_15_waymask_1 = 4'h0;
        entries_15_ptag_0 = 36'h0;
        entries_15_ptag_1 = 36'h0;
        entries_15_itlb_exception_0 = 2'h0;
        entries_15_itlb_exception_1 = 2'h0;
        entries_15_itlb_pbmt_0 = 2'h0;
        entries_15_itlb_pbmt_1 = 2'h0;
        entries_15_meta_codes_0 = 1'h0;
        entries_15_meta_codes_1 = 1'h0;
        entries_16_vSetIdx_0 = 8'h0;
        entries_16_vSetIdx_1 = 8'h0;
        entries_16_waymask_0 = 4'h0;
        entries_16_waymask_1 = 4'h0;
        entries_16_ptag_0 = 36'h0;
        entries_16_ptag_1 = 36'h0;
        entries_16_itlb_exception_0 = 2'h0;
        entries_16_itlb_exception_1 = 2'h0;
        entries_16_itlb_pbmt_0 = 2'h0;
        entries_16_itlb_pbmt_1 = 2'h0;
        entries_16_meta_codes_0 = 1'h0;
        entries_16_meta_codes_1 = 1'h0;
        entries_17_vSetIdx_0 = 8'h0;
        entries_17_vSetIdx_1 = 8'h0;
        entries_17_waymask_0 = 4'h0;
        entries_17_waymask_1 = 4'h0;
        entries_17_ptag_0 = 36'h0;
        entries_17_ptag_1 = 36'h0;
        entries_17_itlb_exception_0 = 2'h0;
        entries_17_itlb_exception_1 = 2'h0;
        entries_17_itlb_pbmt_0 = 2'h0;
        entries_17_itlb_pbmt_1 = 2'h0;
        entries_17_meta_codes_0 = 1'h0;
        entries_17_meta_codes_1 = 1'h0;
        entries_18_vSetIdx_0 = 8'h0;
        entries_18_vSetIdx_1 = 8'h0;
        entries_18_waymask_0 = 4'h0;
        entries_18_waymask_1 = 4'h0;
        entries_18_ptag_0 = 36'h0;
        entries_18_ptag_1 = 36'h0;
        entries_18_itlb_exception_0 = 2'h0;
        entries_18_itlb_exception_1 = 2'h0;
        entries_18_itlb_pbmt_0 = 2'h0;
        entries_18_itlb_pbmt_1 = 2'h0;
        entries_18_meta_codes_0 = 1'h0;
        entries_18_meta_codes_1 = 1'h0;
        entries_19_vSetIdx_0 = 8'h0;
        entries_19_vSetIdx_1 = 8'h0;
        entries_19_waymask_0 = 4'h0;
        entries_19_waymask_1 = 4'h0;
        entries_19_ptag_0 = 36'h0;
        entries_19_ptag_1 = 36'h0;
        entries_19_itlb_exception_0 = 2'h0;
        entries_19_itlb_exception_1 = 2'h0;
        entries_19_itlb_pbmt_0 = 2'h0;
        entries_19_itlb_pbmt_1 = 2'h0;
        entries_19_meta_codes_0 = 1'h0;
        entries_19_meta_codes_1 = 1'h0;
        entries_20_vSetIdx_0 = 8'h0;
        entries_20_vSetIdx_1 = 8'h0;
        entries_20_waymask_0 = 4'h0;
        entries_20_waymask_1 = 4'h0;
        entries_20_ptag_0 = 36'h0;
        entries_20_ptag_1 = 36'h0;
        entries_20_itlb_exception_0 = 2'h0;
        entries_20_itlb_exception_1 = 2'h0;
        entries_20_itlb_pbmt_0 = 2'h0;
        entries_20_itlb_pbmt_1 = 2'h0;
        entries_20_meta_codes_0 = 1'h0;
        entries_20_meta_codes_1 = 1'h0;
        entries_21_vSetIdx_0 = 8'h0;
        entries_21_vSetIdx_1 = 8'h0;
        entries_21_waymask_0 = 4'h0;
        entries_21_waymask_1 = 4'h0;
        entries_21_ptag_0 = 36'h0;
        entries_21_ptag_1 = 36'h0;
        entries_21_itlb_exception_0 = 2'h0;
        entries_21_itlb_exception_1 = 2'h0;
        entries_21_itlb_pbmt_0 = 2'h0;
        entries_21_itlb_pbmt_1 = 2'h0;
        entries_21_meta_codes_0 = 1'h0;
        entries_21_meta_codes_1 = 1'h0;
        entries_22_vSetIdx_0 = 8'h0;
        entries_22_vSetIdx_1 = 8'h0;
        entries_22_waymask_0 = 4'h0;
        entries_22_waymask_1 = 4'h0;
        entries_22_ptag_0 = 36'h0;
        entries_22_ptag_1 = 36'h0;
        entries_22_itlb_exception_0 = 2'h0;
        entries_22_itlb_exception_1 = 2'h0;
        entries_22_itlb_pbmt_0 = 2'h0;
        entries_22_itlb_pbmt_1 = 2'h0;
        entries_22_meta_codes_0 = 1'h0;
        entries_22_meta_codes_1 = 1'h0;
        entries_23_vSetIdx_0 = 8'h0;
        entries_23_vSetIdx_1 = 8'h0;
        entries_23_waymask_0 = 4'h0;
        entries_23_waymask_1 = 4'h0;
        entries_23_ptag_0 = 36'h0;
        entries_23_ptag_1 = 36'h0;
        entries_23_itlb_exception_0 = 2'h0;
        entries_23_itlb_exception_1 = 2'h0;
        entries_23_itlb_pbmt_0 = 2'h0;
        entries_23_itlb_pbmt_1 = 2'h0;
        entries_23_meta_codes_0 = 1'h0;
        entries_23_meta_codes_1 = 1'h0;
        entries_24_vSetIdx_0 = 8'h0;
        entries_24_vSetIdx_1 = 8'h0;
        entries_24_waymask_0 = 4'h0;
        entries_24_waymask_1 = 4'h0;
        entries_24_ptag_0 = 36'h0;
        entries_24_ptag_1 = 36'h0;
        entries_24_itlb_exception_0 = 2'h0;
        entries_24_itlb_exception_1 = 2'h0;
        entries_24_itlb_pbmt_0 = 2'h0;
        entries_24_itlb_pbmt_1 = 2'h0;
        entries_24_meta_codes_0 = 1'h0;
        entries_24_meta_codes_1 = 1'h0;
        entries_25_vSetIdx_0 = 8'h0;
        entries_25_vSetIdx_1 = 8'h0;
        entries_25_waymask_0 = 4'h0;
        entries_25_waymask_1 = 4'h0;
        entries_25_ptag_0 = 36'h0;
        entries_25_ptag_1 = 36'h0;
        entries_25_itlb_exception_0 = 2'h0;
        entries_25_itlb_exception_1 = 2'h0;
        entries_25_itlb_pbmt_0 = 2'h0;
        entries_25_itlb_pbmt_1 = 2'h0;
        entries_25_meta_codes_0 = 1'h0;
        entries_25_meta_codes_1 = 1'h0;
        entries_26_vSetIdx_0 = 8'h0;
        entries_26_vSetIdx_1 = 8'h0;
        entries_26_waymask_0 = 4'h0;
        entries_26_waymask_1 = 4'h0;
        entries_26_ptag_0 = 36'h0;
        entries_26_ptag_1 = 36'h0;
        entries_26_itlb_exception_0 = 2'h0;
        entries_26_itlb_exception_1 = 2'h0;
        entries_26_itlb_pbmt_0 = 2'h0;
        entries_26_itlb_pbmt_1 = 2'h0;
        entries_26_meta_codes_0 = 1'h0;
        entries_26_meta_codes_1 = 1'h0;
        entries_27_vSetIdx_0 = 8'h0;
        entries_27_vSetIdx_1 = 8'h0;
        entries_27_waymask_0 = 4'h0;
        entries_27_waymask_1 = 4'h0;
        entries_27_ptag_0 = 36'h0;
        entries_27_ptag_1 = 36'h0;
        entries_27_itlb_exception_0 = 2'h0;
        entries_27_itlb_exception_1 = 2'h0;
        entries_27_itlb_pbmt_0 = 2'h0;
        entries_27_itlb_pbmt_1 = 2'h0;
        entries_27_meta_codes_0 = 1'h0;
        entries_27_meta_codes_1 = 1'h0;
        entries_28_vSetIdx_0 = 8'h0;
        entries_28_vSetIdx_1 = 8'h0;
        entries_28_waymask_0 = 4'h0;
        entries_28_waymask_1 = 4'h0;
        entries_28_ptag_0 = 36'h0;
        entries_28_ptag_1 = 36'h0;
        entries_28_itlb_exception_0 = 2'h0;
        entries_28_itlb_exception_1 = 2'h0;
        entries_28_itlb_pbmt_0 = 2'h0;
        entries_28_itlb_pbmt_1 = 2'h0;
        entries_28_meta_codes_0 = 1'h0;
        entries_28_meta_codes_1 = 1'h0;
        entries_29_vSetIdx_0 = 8'h0;
        entries_29_vSetIdx_1 = 8'h0;
        entries_29_waymask_0 = 4'h0;
        entries_29_waymask_1 = 4'h0;
        entries_29_ptag_0 = 36'h0;
        entries_29_ptag_1 = 36'h0;
        entries_29_itlb_exception_0 = 2'h0;
        entries_29_itlb_exception_1 = 2'h0;
        entries_29_itlb_pbmt_0 = 2'h0;
        entries_29_itlb_pbmt_1 = 2'h0;
        entries_29_meta_codes_0 = 1'h0;
        entries_29_meta_codes_1 = 1'h0;
        entries_30_vSetIdx_0 = 8'h0;
        entries_30_vSetIdx_1 = 8'h0;
        entries_30_waymask_0 = 4'h0;
        entries_30_waymask_1 = 4'h0;
        entries_30_ptag_0 = 36'h0;
        entries_30_ptag_1 = 36'h0;
        entries_30_itlb_exception_0 = 2'h0;
        entries_30_itlb_exception_1 = 2'h0;
        entries_30_itlb_pbmt_0 = 2'h0;
        entries_30_itlb_pbmt_1 = 2'h0;
        entries_30_meta_codes_0 = 1'h0;
        entries_30_meta_codes_1 = 1'h0;
        entries_31_vSetIdx_0 = 8'h0;
        entries_31_vSetIdx_1 = 8'h0;
        entries_31_waymask_0 = 4'h0;
        entries_31_waymask_1 = 4'h0;
        entries_31_ptag_0 = 36'h0;
        entries_31_ptag_1 = 36'h0;
        entries_31_itlb_exception_0 = 2'h0;
        entries_31_itlb_exception_1 = 2'h0;
        entries_31_itlb_pbmt_0 = 2'h0;
        entries_31_itlb_pbmt_1 = 2'h0;
        entries_31_meta_codes_0 = 1'h0;
        entries_31_meta_codes_1 = 1'h0;
        readPtr_flag = 1'h0;
        readPtr_value = 5'h0;
        writePtr_flag = 1'h0;
        writePtr_value = 5'h0;
        gpf_entry_valid = 1'h0;
        gpf_entry_bits_gpaddr = 56'h0;
        gpf_entry_bits_isForVSnonLeafPTE = 1'h0;
        gpfPtr_flag = 1'h0;
        gpfPtr_value = 5'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_valid = io_read_valid_0;
  assign io_read_bits_entry_waymask_0 =
    can_bypass ? io_write_bits_entry_waymask_0 : _GEN[readPtr_value];
  assign io_read_bits_entry_waymask_1 =
    can_bypass ? io_write_bits_entry_waymask_1 : _GEN_0[readPtr_value];
  assign io_read_bits_entry_ptag_0 =
    can_bypass ? io_write_bits_entry_ptag_0 : _GEN_1[readPtr_value];
  assign io_read_bits_entry_ptag_1 =
    can_bypass ? io_write_bits_entry_ptag_1 : _GEN_2[readPtr_value];
  assign io_read_bits_entry_itlb_exception_0 =
    can_bypass ? io_write_bits_entry_itlb_exception_0 : _GEN_3[readPtr_value];
  assign io_read_bits_entry_itlb_exception_1 =
    can_bypass ? io_write_bits_entry_itlb_exception_1 : _GEN_4[readPtr_value];
  assign io_read_bits_entry_itlb_pbmt_0 =
    can_bypass ? io_write_bits_entry_itlb_pbmt_0 : _GEN_5[readPtr_value];
  assign io_read_bits_entry_itlb_pbmt_1 =
    can_bypass ? io_write_bits_entry_itlb_pbmt_1 : _GEN_6[readPtr_value];
  assign io_read_bits_entry_meta_codes_0 =
    can_bypass ? io_write_bits_entry_meta_codes_0 : _GEN_7[readPtr_value];
  assign io_read_bits_entry_meta_codes_1 =
    can_bypass ? io_write_bits_entry_meta_codes_1 : _GEN_8[readPtr_value];
  assign io_read_bits_gpf_gpaddr =
    can_bypass ? io_write_bits_gpf_gpaddr : gpf_hit ? gpf_entry_bits_gpaddr : 56'h0;
  assign io_read_bits_gpf_isForVSnonLeafPTE =
    can_bypass
      ? io_write_bits_gpf_isForVSnonLeafPTE
      : gpf_hit & gpf_entry_bits_isForVSnonLeafPTE;
  assign io_write_ready = io_write_ready_0;
endmodule

