TimeQuest Timing Analyzer report for top_de1
Mon Jan 05 11:19:34 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'div_clock'
 13. Slow Model Setup: 'clock_5mhz'
 14. Slow Model Setup: 'clk'
 15. Slow Model Setup: 'inst9|lbl1|sig_q|regout'
 16. Slow Model Setup: 'inst9|lbl2|sig_q|regout'
 17. Slow Model Setup: 'inst9|lbl3|sig_q|regout'
 18. Slow Model Setup: 'inst9|lbl4|sig_q|regout'
 19. Slow Model Setup: 'inst9|lbl5|sig_q|regout'
 20. Slow Model Setup: 'inst9|lbl6|sig_q|regout'
 21. Slow Model Setup: 'inst9|lbl7|sig_q|regout'
 22. Slow Model Hold: 'clock_5mhz'
 23. Slow Model Hold: 'div_clock'
 24. Slow Model Hold: 'clk'
 25. Slow Model Hold: 'inst9|lbl1|sig_q|regout'
 26. Slow Model Hold: 'inst9|lbl2|sig_q|regout'
 27. Slow Model Hold: 'inst9|lbl3|sig_q|regout'
 28. Slow Model Hold: 'inst9|lbl4|sig_q|regout'
 29. Slow Model Hold: 'inst9|lbl5|sig_q|regout'
 30. Slow Model Hold: 'inst9|lbl6|sig_q|regout'
 31. Slow Model Hold: 'inst9|lbl7|sig_q|regout'
 32. Slow Model Recovery: 'div_clock'
 33. Slow Model Recovery: 'clock_5mhz'
 34. Slow Model Removal: 'clock_5mhz'
 35. Slow Model Removal: 'div_clock'
 36. Slow Model Minimum Pulse Width: 'clk'
 37. Slow Model Minimum Pulse Width: 'inst9|lbl1|sig_q|regout'
 38. Slow Model Minimum Pulse Width: 'inst9|lbl2|sig_q|regout'
 39. Slow Model Minimum Pulse Width: 'inst9|lbl3|sig_q|regout'
 40. Slow Model Minimum Pulse Width: 'clock_5mhz'
 41. Slow Model Minimum Pulse Width: 'inst9|lbl4|sig_q|regout'
 42. Slow Model Minimum Pulse Width: 'inst9|lbl5|sig_q|regout'
 43. Slow Model Minimum Pulse Width: 'inst9|lbl6|sig_q|regout'
 44. Slow Model Minimum Pulse Width: 'inst9|lbl7|sig_q|regout'
 45. Slow Model Minimum Pulse Width: 'div_clock'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast Model Setup Summary
 53. Fast Model Hold Summary
 54. Fast Model Recovery Summary
 55. Fast Model Removal Summary
 56. Fast Model Minimum Pulse Width Summary
 57. Fast Model Setup: 'div_clock'
 58. Fast Model Setup: 'clk'
 59. Fast Model Setup: 'clock_5mhz'
 60. Fast Model Setup: 'inst9|lbl1|sig_q|regout'
 61. Fast Model Setup: 'inst9|lbl2|sig_q|regout'
 62. Fast Model Setup: 'inst9|lbl3|sig_q|regout'
 63. Fast Model Setup: 'inst9|lbl4|sig_q|regout'
 64. Fast Model Setup: 'inst9|lbl5|sig_q|regout'
 65. Fast Model Setup: 'inst9|lbl6|sig_q|regout'
 66. Fast Model Setup: 'inst9|lbl7|sig_q|regout'
 67. Fast Model Hold: 'clock_5mhz'
 68. Fast Model Hold: 'div_clock'
 69. Fast Model Hold: 'clk'
 70. Fast Model Hold: 'inst9|lbl1|sig_q|regout'
 71. Fast Model Hold: 'inst9|lbl2|sig_q|regout'
 72. Fast Model Hold: 'inst9|lbl3|sig_q|regout'
 73. Fast Model Hold: 'inst9|lbl4|sig_q|regout'
 74. Fast Model Hold: 'inst9|lbl5|sig_q|regout'
 75. Fast Model Hold: 'inst9|lbl6|sig_q|regout'
 76. Fast Model Hold: 'inst9|lbl7|sig_q|regout'
 77. Fast Model Recovery: 'div_clock'
 78. Fast Model Recovery: 'clock_5mhz'
 79. Fast Model Removal: 'clock_5mhz'
 80. Fast Model Removal: 'div_clock'
 81. Fast Model Minimum Pulse Width: 'clk'
 82. Fast Model Minimum Pulse Width: 'inst9|lbl1|sig_q|regout'
 83. Fast Model Minimum Pulse Width: 'inst9|lbl2|sig_q|regout'
 84. Fast Model Minimum Pulse Width: 'inst9|lbl3|sig_q|regout'
 85. Fast Model Minimum Pulse Width: 'clock_5mhz'
 86. Fast Model Minimum Pulse Width: 'inst9|lbl4|sig_q|regout'
 87. Fast Model Minimum Pulse Width: 'inst9|lbl5|sig_q|regout'
 88. Fast Model Minimum Pulse Width: 'inst9|lbl6|sig_q|regout'
 89. Fast Model Minimum Pulse Width: 'inst9|lbl7|sig_q|regout'
 90. Fast Model Minimum Pulse Width: 'div_clock'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Multicorner Timing Analysis Summary
 98. Setup Times
 99. Hold Times
100. Clock to Output Times
101. Minimum Clock to Output Times
102. Progagation Delay
103. Minimum Progagation Delay
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_de1                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top_de1.sdc   ; OK     ; Mon Jan 05 11:19:33 2015 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+-------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-----------------------------+
; Clock Name              ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source      ; Targets                     ;
+-------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-----------------------------+
; clk                     ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;             ; { clock_50mhz }             ;
; clock_5mhz              ; Generated ; 200.000  ; 5.0 MHz   ; 0.000 ; 100.000  ;            ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst1|count[2]|regout }   ;
; div_clock               ; Generated ; 5120.000 ; 0.2 MHz   ; 0.000 ; 2560.000 ;            ; 256       ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl8|sig_q|regout } ;
; inst9|lbl1|sig_q|regout ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000   ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl1|sig_q|regout } ;
; inst9|lbl2|sig_q|regout ; Generated ; 80.000   ; 12.5 MHz  ; 0.000 ; 40.000   ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl2|sig_q|regout } ;
; inst9|lbl3|sig_q|regout ; Generated ; 160.000  ; 6.25 MHz  ; 0.000 ; 80.000   ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl3|sig_q|regout } ;
; inst9|lbl4|sig_q|regout ; Generated ; 320.000  ; 3.13 MHz  ; 0.000 ; 160.000  ;            ; 16        ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl4|sig_q|regout } ;
; inst9|lbl5|sig_q|regout ; Generated ; 640.000  ; 1.56 MHz  ; 0.000 ; 320.000  ;            ; 32        ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl5|sig_q|regout } ;
; inst9|lbl6|sig_q|regout ; Generated ; 1280.000 ; 0.78 MHz  ; 0.000 ; 640.000  ;            ; 64        ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl6|sig_q|regout } ;
; inst9|lbl7|sig_q|regout ; Generated ; 2560.000 ; 0.39 MHz  ; 0.000 ; 1280.000 ;            ; 128       ; 1           ;       ;        ;           ;            ; false    ; clk    ; clock_50mhz ; { inst9|lbl7|sig_q|regout } ;
+-------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 24.26 MHz  ; 24.26 MHz       ; clock_5mhz ;                                                               ;
; 86.12 MHz  ; 86.12 MHz       ; div_clock  ;                                                               ;
; 827.13 MHz ; 380.08 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow Model Setup Summary                           ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; div_clock               ; 12.250   ; 0.000         ;
; clock_5mhz              ; 17.101   ; 0.000         ;
; clk                     ; 18.791   ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 23.372   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 40.677   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 80.511   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 160.677  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 320.511  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 641.103  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1280.509 ; 0.000         ;
+-------------------------+----------+---------------+


+----------------------------------------------------+
; Slow Model Hold Summary                            ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; clock_5mhz              ; -4.597   ; -163.963      ;
; div_clock               ; -1.690   ; -32.063       ;
; clk                     ; 0.445    ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 16.380   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 39.075   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 79.241   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 159.075  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 319.241  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 638.649  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1279.243 ; 0.000         ;
+-------------------------+----------+---------------+


+-------------------------------------+
; Slow Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; div_clock  ; 38.268 ; 0.000         ;
; clock_5mhz ; 44.082 ; 0.000         ;
+------------+--------+---------------+


+-------------------------------------+
; Slow Model Removal Summary          ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock_5mhz ; -4.330 ; -17.320       ;
; div_clock  ; -1.423 ; -5.692        ;
+------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary             ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; clk                     ; 8.889    ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 18.889   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 38.889   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 78.889   ; 0.000         ;
; clock_5mhz              ; 98.889   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 158.889  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 318.889  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 638.889  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1278.889 ; 0.000         ;
; div_clock               ; 2558.889 ; 0.000         ;
+-------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'div_clock'                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.250 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.883      ;
; 12.281 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.852      ;
; 12.415 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.718      ;
; 12.564 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.569      ;
; 12.567 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 4.565      ;
; 12.598 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 4.534      ;
; 12.692 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.441      ;
; 12.732 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 4.400      ;
; 12.879 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.254      ;
; 12.881 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 4.251      ;
; 12.904 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.229      ;
; 12.935 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.198      ;
; 13.015 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 4.117      ;
; 13.069 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.064      ;
; 13.124 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 4.009      ;
; 13.155 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.978      ;
; 13.169 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.964      ;
; 13.190 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.943      ;
; 13.201 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 3.931      ;
; 13.218 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.915      ;
; 13.289 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.844      ;
; 13.352 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.781      ;
; 13.438 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.695      ;
; 13.481 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 3.651      ;
; 13.538 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.595      ;
; 13.572 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.561      ;
; 13.758 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.375      ;
; 13.818 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.315      ;
; 13.859 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 3.273      ;
; 13.884 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.249      ;
; 13.890 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 3.242      ;
; 13.897 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.236      ;
; 13.915 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.218      ;
; 13.946 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.187      ;
; 14.024 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 3.108      ;
; 14.038 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.095      ;
; 14.049 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.084      ;
; 14.090 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.043      ;
; 14.092 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.041      ;
; 14.093 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.040      ;
; 14.095 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.038      ;
; 14.098 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.035      ;
; 14.126 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 3.007      ;
; 14.139 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.994      ;
; 14.141 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.992      ;
; 14.142 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.991      ;
; 14.144 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.989      ;
; 14.147 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.986      ;
; 14.173 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 2.959      ;
; 14.198 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.935      ;
; 14.203 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.930      ;
; 14.274 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.859      ;
; 14.282 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.851      ;
; 14.307 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 2.825      ;
; 14.319 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.814      ;
; 14.321 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.812      ;
; 14.322 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.811      ;
; 14.324 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.809      ;
; 14.327 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.806      ;
; 14.328 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 2.804      ;
; 14.332 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.801      ;
; 14.367 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.766      ;
; 14.372 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.761      ;
; 14.396 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.737      ;
; 14.398 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.735      ;
; 14.399 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.734      ;
; 14.401 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.732      ;
; 14.404 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.729      ;
; 14.467 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.666      ;
; 14.469 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.664      ;
; 14.470 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.663      ;
; 14.472 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.661      ;
; 14.475 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.658      ;
; 14.493 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 2.639      ;
; 14.518 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.615      ;
; 14.560 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.573      ;
; 14.562 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.571      ;
; 14.563 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.570      ;
; 14.565 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.568      ;
; 14.565 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.568      ;
; 14.567 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.566      ;
; 14.568 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.565      ;
; 14.568 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.565      ;
; 14.570 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.563      ;
; 14.573 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.560      ;
; 14.773 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -2.906     ; 2.359      ;
; 14.798 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.335      ;
; 14.885 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.248      ;
; 15.125 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 2.008      ;
; 15.159 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.974      ;
; 15.253 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.880      ;
; 15.512 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.621      ;
; 15.516 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.617      ;
; 15.519 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.614      ;
; 15.521 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -2.905     ; 1.612      ;
; 15.846 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; clock_5mhz   ; div_clock   ; 20.000       ; -2.907     ; 1.285      ;
; 16.055 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; clock_5mhz   ; div_clock   ; 20.000       ; -2.907     ; 1.076      ;
; 16.159 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; clock_5mhz   ; div_clock   ; 20.000       ; -2.907     ; 0.972      ;
; 16.175 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; clock_5mhz   ; div_clock   ; 20.000       ; -2.907     ; 0.956      ;
; 16.180 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; clock_5mhz   ; div_clock   ; 20.000       ; -2.907     ; 0.951      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_5mhz'                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.101 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.845      ;
; 17.249 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.697      ;
; 17.282 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 5.661      ;
; 17.327 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.619      ;
; 17.350 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.596      ;
; 17.352 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.594      ;
; 17.362 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.584      ;
; 17.407 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 5.536      ;
; 17.424 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 5.519      ;
; 17.444 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 5.500      ;
; 17.525 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 5.418      ;
; 17.562 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 5.382      ;
; 17.588 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.358      ;
; 17.613 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.333      ;
; 17.631 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.315      ;
; 17.656 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.290      ;
; 17.690 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.256      ;
; 17.722 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.224      ;
; 17.735 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 5.209      ;
; 17.771 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 5.173      ;
; 17.808 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 5.135      ;
; 17.889 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 5.055      ;
; 17.940 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 5.006      ;
; 17.951 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.995      ;
; 17.959 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.984      ;
; 18.010 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.933      ;
; 18.022 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.924      ;
; 18.022 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.924      ;
; 18.037 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.907      ;
; 18.070 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.873      ;
; 18.128 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.816      ;
; 18.128 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.815      ;
; 18.140 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.806      ;
; 18.155 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.789      ;
; 18.242 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.704      ;
; 18.250 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.694      ;
; 18.270 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.674      ;
; 18.322 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.624      ;
; 18.357 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.589      ;
; 18.359 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.587      ;
; 18.360 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.586      ;
; 18.575 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.371      ;
; 18.598 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.346      ;
; 18.605 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.338      ;
; 18.654 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.292      ;
; 18.665 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.281      ;
; 18.670 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.274      ;
; 18.675 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.271      ;
; 18.694 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.252      ;
; 18.713 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.233      ;
; 18.772 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.172      ;
; 18.785 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.159      ;
; 18.805 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.139      ;
; 18.825 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.119      ;
; 18.859 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.085      ;
; 18.879 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 4.064      ;
; 18.890 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.056      ;
; 18.914 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 4.030      ;
; 18.923 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 4.023      ;
; 18.949 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 3.997      ;
; 19.075 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 3.868      ;
; 19.086 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 3.858      ;
; 19.187 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 3.756      ;
; 19.187 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 3.756      ;
; 19.221 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.908      ; 3.725      ;
; 19.339 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 3.604      ;
; 19.439 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 3.505      ;
; 19.449 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 3.495      ;
; 19.538 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 3.406      ;
; 19.611 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.905      ; 3.332      ;
; 19.700 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 3.244      ;
; 20.665 ; sdcard:inst7|state.start_send_cmd16                ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 11.998     ;
; 20.718 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.906      ; 2.226      ;
; 20.906 ; sdcard:inst7|state.init_send                       ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 11.757     ;
; 20.937 ; sdcard:inst7|state.send_cmd16                      ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 11.726     ;
; 21.083 ; sdcard:inst7|state.start_init_send                 ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 11.580     ;
; 21.321 ; sdcard:inst7|state.start_send_acmd41               ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 11.342     ;
; 21.354 ; sdcard:inst7|state.send_part                       ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 11.308     ;
; 21.660 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 1.285      ;
; 21.828 ; sdcard:inst7|state.reset_state                     ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 10.835     ;
; 21.869 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 1.076      ;
; 21.873 ; sdcard:inst7|state.error                           ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.789     ;
; 21.877 ; sdcard:inst7|state.send_cmd55                      ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.785     ;
; 21.915 ; sdcard:inst7|spi:spi5|shift_in                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.761      ; 1.884      ;
; 21.941 ; sdcard:inst7|state.dummy_count                     ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 10.722     ;
; 21.973 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.972      ;
; 21.989 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.956      ;
; 21.994 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.951      ;
; 21.997 ; sdcard:inst7|state.start_send_cmd55                ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.665     ;
; 21.997 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.948      ;
; 22.016 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.929      ;
; 22.024 ; sdcard:inst7|state.dummy_send                      ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 10.639     ;
; 22.176 ; sdcard:inst7|state.start_dummy_send                ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -2.337     ; 10.487     ;
; 22.214 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.731      ;
; 22.214 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.731      ;
; 22.214 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.907      ; 0.731      ;
; 22.294 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.336     ; 10.370     ;
; 22.316 ; sdcard:inst7|state.error                           ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.346     ;
; 22.494 ; sdcard:inst7|state.send_acmd41                     ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.168     ;
; 22.536 ; sdcard:inst7|state.start_send_part                 ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -2.338     ; 10.126     ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                    ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 18.791 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 1.247      ;
; 19.127 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.911      ;
; 19.129 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.909      ;
; 19.307 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[0]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.731      ;
; 19.307 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.731      ;
; 19.307 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 20.000       ; -0.277     ; 0.454      ;
; 19.307 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 20.000       ; -0.277     ; 0.454      ;
; 19.307 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 20.000       ; -0.277     ; 0.454      ;
; 19.307 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 20.000       ; -0.277     ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl1|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 23.372 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 20.000       ; 3.788      ; 0.454      ;
; 23.372 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 20.000       ; 3.788      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl2|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 40.677 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 40.000       ; 1.093      ; 0.454      ;
; 40.677 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 40.000       ; 1.093      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl3|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 80.511 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 80.000       ; 0.927      ; 0.454      ;
; 80.511 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 80.000       ; 0.927      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl4|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 160.677 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 160.000      ; 1.093      ; 0.454      ;
; 160.677 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 160.000      ; 1.093      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl5|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 320.511 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 320.000      ; 0.927      ; 0.454      ;
; 320.511 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 320.000      ; 0.927      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl6|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 641.103 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 640.000      ; 1.519      ; 0.454      ;
; 641.103 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 640.000      ; 1.519      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst9|lbl7|sig_q|regout'                                                                                                                   ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1280.509 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; 1280.000     ; 0.925      ; 0.454      ;
; 1280.509 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; 1280.000     ; 0.925      ; 0.454      ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_5mhz'                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.597 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.064      ;
; -4.354 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.308      ;
; -4.353 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.buffer_data                     ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.309      ;
; -4.350 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.312      ;
; -4.324 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.338      ;
; -4.287 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.374      ;
; -4.286 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.375      ;
; -4.280 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.381      ;
; -4.276 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.385      ;
; -4.248 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.413      ;
; -4.247 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.414      ;
; -4.246 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.415      ;
; -4.234 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.wait_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.427      ;
; -4.009 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.653      ;
; -4.005 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.657      ;
; -4.004 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 6.376      ; 2.658      ;
; -3.996 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.665      ;
; -3.980 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.681      ;
; -3.956 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.705      ;
; -3.954 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.707      ;
; -3.948 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.713      ;
; -3.947 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.714      ;
; -3.942 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response                   ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.719      ;
; -3.941 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.720      ;
; -3.941 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.720      ;
; -3.940 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 6.375      ; 2.721      ;
; -2.462 ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.reset_state                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|send_cnt[3]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[0]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.error                           ; sdcard:inst7|state.error                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.send_acmd41                     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.462 ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.731      ;
; -2.278 ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.wait_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.915      ;
; -2.277 ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.916      ;
; -2.277 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.916      ;
; -2.277 ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.916      ;
; -2.275 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.start_init_send                 ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.918      ;
; -2.275 ; sdcard:inst7|state.read_response_cmd55             ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.918      ;
; -2.275 ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.918      ;
; -2.275 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.918      ;
; -2.273 ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_dummy_send                ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.920      ;
; -2.273 ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_init_count                ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.920      ;
; -2.273 ; sdcard:inst7|state.start_send_cmd16                ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.920      ;
; -2.269 ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.924      ;
; -2.268 ; sdcard:inst7|state.read_response_acmd41            ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.925      ;
; -2.268 ; sdcard:inst7|state.start_send_part                 ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.925      ;
; -2.266 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|state.start_send_part                 ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.927      ;
; -2.263 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 0.930      ;
; -2.180 ; sdcard:inst7|state.start_init_count                ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.013      ;
; -2.103 ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.090      ;
; -2.097 ; sdcard:inst7|state.start_receive_response          ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 2.906      ; 1.095      ;
; -2.039 ; sdcard:inst7|state.start_read_data                 ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.154      ;
; -1.973 ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.220      ;
; -1.923 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|state.start_send_cmd16                ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.270      ;
; -1.916 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.277      ;
; -1.915 ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.buffer_data                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.278      ;
; -1.915 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.278      ;
; -1.912 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.281      ;
; -1.897 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.296      ;
; -1.890 ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.303      ;
; -1.889 ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.304      ;
; -1.886 ; sdcard:inst7|state.start_dummy_send                ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.307      ;
; -1.886 ; sdcard:inst7|state.start_init_send                 ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.307      ;
; -1.883 ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.310      ;
; -1.882 ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.311      ;
; -1.880 ; sdcard:inst7|state.start_send_cmd55                ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.313      ;
; -1.879 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.314      ;
; -1.877 ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.316      ;
; -1.875 ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.read_response                   ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.318      ;
; -1.873 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.320      ;
; -1.871 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.start_send_acmd41               ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.322      ;
; -1.866 ; sdcard:inst7|state.idle                            ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.327      ;
; -1.784 ; sdcard:inst7|state.start_read_data_part            ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 2.906      ; 1.408      ;
; -1.725 ; sdcard:inst7|state.read_response_cmd16             ; sdcard:inst7|state.start_receive_response_cmd16    ; div_clock    ; clock_5mhz  ; 0.000        ; 2.908      ; 1.469      ;
; -1.709 ; sdcard:inst7|state.start_init_receive              ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 2.906      ; 1.483      ;
; -1.690 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_acmd41         ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 3.468      ; 2.064      ;
; -1.685 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 2.907      ; 1.508      ;
; -1.673 ; sdcard:inst7|state.read_response                   ; sdcard:inst7|state.start_receive_response          ; div_clock    ; clock_5mhz  ; 0.000        ; 2.908      ; 1.521      ;
; -1.655 ; sdcard:inst7|state.start_receive_response_cmd16    ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 2.906      ; 1.537      ;
; -1.642 ; sdcard:inst7|state.read_response                   ; sdcard:inst7|state.start_read_data_part            ; div_clock    ; clock_5mhz  ; 0.000        ; 2.908      ; 1.552      ;
; -1.640 ; sdcard:inst7|state.read_response_cmd16             ; sdcard:inst7|state.idle                            ; div_clock    ; clock_5mhz  ; 0.000        ; 2.908      ; 1.554      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'div_clock'                                                                                                                                                           ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.690 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.064      ;
; -1.447 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.308      ;
; -1.446 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.buffer_data                     ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.309      ;
; -1.443 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.312      ;
; -1.417 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.338      ;
; -1.380 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_receive                    ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.374      ;
; -1.379 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.375      ;
; -1.373 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.381      ;
; -1.369 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.385      ;
; -1.341 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.413      ;
; -1.340 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.414      ;
; -1.339 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.415      ;
; -1.327 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.wait_data                       ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.427      ;
; -1.102 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.653      ;
; -1.098 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.657      ;
; -1.097 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 3.469      ; 2.658      ;
; -1.089 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data_part                  ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.665      ;
; -1.073 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.681      ;
; -1.049 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.705      ;
; -1.047 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.707      ;
; -1.041 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.713      ;
; -1.040 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.714      ;
; -1.035 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response                   ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.719      ;
; -1.034 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.720      ;
; -1.034 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.720      ;
; -1.033 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 3.468      ; 2.721      ;
; 0.445  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.reset_state                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|send_cnt[3]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.read_data_part                  ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.send_acmd41                     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_receive                    ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[0]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.error                           ; sdcard:inst7|state.error                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.731      ;
; 0.629  ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.wait_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.916      ;
; 0.632  ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.start_init_send                 ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; sdcard:inst7|state.read_response_cmd55             ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.918      ;
; 0.634  ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_dummy_send                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.920      ;
; 0.634  ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_init_count                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.920      ;
; 0.634  ; sdcard:inst7|state.start_send_cmd16                ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.920      ;
; 0.638  ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.924      ;
; 0.639  ; sdcard:inst7|state.read_response_acmd41            ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.925      ;
; 0.639  ; sdcard:inst7|state.start_send_part                 ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.925      ;
; 0.641  ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|state.start_send_part                 ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.927      ;
; 0.643  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.644  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.930      ;
; 0.662  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.948      ;
; 0.665  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.951      ;
; 0.670  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.956      ;
; 0.686  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.972      ;
; 0.727  ; sdcard:inst7|state.start_init_count                ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.013      ;
; 0.790  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.076      ;
; 0.804  ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.load_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.090      ;
; 0.810  ; sdcard:inst7|state.start_receive_response          ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; -0.001     ; 1.095      ;
; 0.868  ; sdcard:inst7|state.start_read_data                 ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.154      ;
; 0.934  ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.220      ;
; 0.984  ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|state.start_send_cmd16                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.270      ;
; 0.991  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.277      ;
; 0.992  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.278      ;
; 0.992  ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.buffer_data                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.278      ;
; 0.995  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.281      ;
; 0.999  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.285      ;
; 1.010  ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.296      ;
; 1.017  ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.303      ;
; 1.018  ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.304      ;
; 1.021  ; sdcard:inst7|state.start_dummy_send                ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.307      ;
; 1.021  ; sdcard:inst7|state.start_init_send                 ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.307      ;
; 1.024  ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.310      ;
; 1.025  ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.311      ;
; 1.027  ; sdcard:inst7|state.start_send_cmd55                ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.313      ;
; 1.028  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.314      ;
; 1.030  ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.316      ;
; 1.032  ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.read_response                   ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.318      ;
; 1.034  ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.320      ;
; 1.036  ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.start_send_acmd41               ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 1.322      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.445 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[0]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 0.000        ; -0.277     ; 0.454      ;
; 0.445 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 0.000        ; -0.277     ; 0.454      ;
; 0.445 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 0.000        ; -0.277     ; 0.454      ;
; 0.445 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 0.000        ; -0.277     ; 0.454      ;
; 0.623 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.625 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.961 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 1.247      ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl1|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 16.380 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; -20.000      ; 3.788      ; 0.454      ;
; 16.380 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; -20.000      ; 3.788      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl2|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 39.075 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; -40.000      ; 1.093      ; 0.454      ;
; 39.075 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; -40.000      ; 1.093      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl3|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 79.241 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; -80.000      ; 0.927      ; 0.454      ;
; 79.241 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; -80.000      ; 0.927      ; 0.454      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl4|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 159.075 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; -160.000     ; 1.093      ; 0.454      ;
; 159.075 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; -160.000     ; 1.093      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl5|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 319.241 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; -320.000     ; 0.927      ; 0.454      ;
; 319.241 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; -320.000     ; 0.927      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl6|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 638.649 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; -640.000     ; 1.519      ; 0.454      ;
; 638.649 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; -640.000     ; 1.519      ; 0.454      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst9|lbl7|sig_q|regout'                                                                                                                    ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1279.243 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; -1280.000    ; 0.925      ; 0.454      ;
; 1279.243 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; -1280.000    ; 0.925      ; 0.454      ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'div_clock'                                                                                                                                                  ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.268   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.290     ; 1.480      ;
; 38.268   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.290     ; 1.480      ;
; 38.268   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.290     ; 1.480      ;
; 38.268   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.290     ; 1.480      ;
; 5121.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; div_clock   ; 5120.000     ; 2.617      ; 1.480      ;
; 5121.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; div_clock   ; 5120.000     ; 2.617      ; 1.480      ;
; 5121.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; div_clock   ; 5120.000     ; 2.617      ; 1.480      ;
; 5121.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; div_clock   ; 5120.000     ; 2.617      ; 1.480      ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_5mhz'                                                                                                                                                ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 44.082  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; clock_5mhz  ; 40.000       ; 5.524      ; 1.480      ;
; 44.082  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; clock_5mhz  ; 40.000       ; 5.524      ; 1.480      ;
; 44.082  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; clock_5mhz  ; 40.000       ; 5.524      ; 1.480      ;
; 44.082  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; clock_5mhz  ; 40.000       ; 5.524      ; 1.480      ;
; 201.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 2.617      ; 1.480      ;
; 201.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 2.617      ; 1.480      ;
; 201.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 2.617      ; 1.480      ;
; 201.175 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 2.617      ; 1.480      ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_5mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.330 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; clock_5mhz  ; 0.000        ; 5.524      ; 1.480      ;
; -4.330 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; clock_5mhz  ; 0.000        ; 5.524      ; 1.480      ;
; -4.330 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; clock_5mhz  ; 0.000        ; 5.524      ; 1.480      ;
; -4.330 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; clock_5mhz  ; 0.000        ; 5.524      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 2.617      ; 1.480      ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'div_clock'                                                                                                                                                 ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; div_clock   ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; div_clock   ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; div_clock   ; 0.000        ; 2.617      ; 1.480      ;
; -1.423 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; div_clock   ; 0.000        ; 2.617      ; 1.480      ;
; 1.484  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.290     ; 1.480      ;
; 1.484  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.290     ; 1.480      ;
; 1.484  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.290     ; 1.480      ;
; 1.484  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.290     ; 1.480      ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; klokdeler:inst9|dff_capabel:lbl1|sig_q ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; klokdeler:inst9|dff_capabel:lbl1|sig_q ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[0]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[0]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[1]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[1]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[2]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[2]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|lbl1|sig_q|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|lbl1|sig_q|clk                   ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; clk   ; Rise       ; clock_50mhz                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl1|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; inst9|lbl1|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl2|sig_q ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; inst9|lbl1|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl2|sig_q ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst9|lbl1|sig_q|regout ; Rise       ; inst9|lbl2|sig_q|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl1|sig_q|regout ; Rise       ; inst9|lbl2|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl2|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 38.889 ; 40.000       ; 1.111          ; High Pulse Width ; inst9|lbl2|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl3|sig_q ;
; 38.889 ; 40.000       ; 1.111          ; Low Pulse Width  ; inst9|lbl2|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl3|sig_q ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; inst9|lbl2|sig_q|regout ; Rise       ; inst9|lbl3|sig_q|clk                   ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl2|sig_q|regout ; Rise       ; inst9|lbl3|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl3|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 78.889 ; 80.000       ; 1.111          ; High Pulse Width ; inst9|lbl3|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl4|sig_q ;
; 78.889 ; 80.000       ; 1.111          ; Low Pulse Width  ; inst9|lbl3|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl4|sig_q ;
; 80.000 ; 80.000       ; 0.000          ; High Pulse Width ; inst9|lbl3|sig_q|regout ; Rise       ; inst9|lbl4|sig_q|clk                   ;
; 80.000 ; 80.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl3|sig_q|regout ; Rise       ; inst9|lbl4|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_5mhz'                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.error                           ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.error                           ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.idle                            ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.idle                            ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_read                       ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_read                       ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_send                       ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_send                       ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data                       ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data                       ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response                   ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response                   ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response                ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response                ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 98.889 ; 100.000      ; 1.111          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
; 98.889 ; 100.000      ; 1.111          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl4|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 158.889 ; 160.000      ; 1.111          ; High Pulse Width ; inst9|lbl4|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl5|sig_q ;
; 158.889 ; 160.000      ; 1.111          ; Low Pulse Width  ; inst9|lbl4|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl5|sig_q ;
; 160.000 ; 160.000      ; 0.000          ; High Pulse Width ; inst9|lbl4|sig_q|regout ; Rise       ; inst9|lbl5|sig_q|clk                   ;
; 160.000 ; 160.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl4|sig_q|regout ; Rise       ; inst9|lbl5|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl5|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 318.889 ; 320.000      ; 1.111          ; High Pulse Width ; inst9|lbl5|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl6|sig_q ;
; 318.889 ; 320.000      ; 1.111          ; Low Pulse Width  ; inst9|lbl5|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl6|sig_q ;
; 320.000 ; 320.000      ; 0.000          ; High Pulse Width ; inst9|lbl5|sig_q|regout ; Rise       ; inst9|lbl6|sig_q|clk                   ;
; 320.000 ; 320.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl5|sig_q|regout ; Rise       ; inst9|lbl6|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl6|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 638.889 ; 640.000      ; 1.111          ; High Pulse Width ; inst9|lbl6|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl7|sig_q ;
; 638.889 ; 640.000      ; 1.111          ; Low Pulse Width  ; inst9|lbl6|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl7|sig_q ;
; 640.000 ; 640.000      ; 0.000          ; High Pulse Width ; inst9|lbl6|sig_q|regout ; Rise       ; inst9|lbl7|sig_q|clk                   ;
; 640.000 ; 640.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl6|sig_q|regout ; Rise       ; inst9|lbl7|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst9|lbl7|sig_q|regout'                                                                                   ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 1278.889 ; 1280.000     ; 1.111          ; High Pulse Width ; inst9|lbl7|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl8|sig_q ;
; 1278.889 ; 1280.000     ; 1.111          ; Low Pulse Width  ; inst9|lbl7|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl8|sig_q ;
; 1280.000 ; 1280.000     ; 0.000          ; High Pulse Width ; inst9|lbl7|sig_q|regout ; Rise       ; inst9|lbl8|sig_q|clk                   ;
; 1280.000 ; 1280.000     ; 0.000          ; Low Pulse Width  ; inst9|lbl7|sig_q|regout ; Rise       ; inst9|lbl8|sig_q|clk                   ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'div_clock'                                                                                               ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.error                           ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.error                           ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.idle                            ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.idle                            ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_read                       ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_read                       ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_send                       ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_send                       ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_data                       ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_data                       ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response                   ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response                   ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response                ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response                ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 2558.889 ; 2560.000     ; 1.111          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
; 2558.889 ; 2560.000     ; 1.111          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; 0.340  ; 0.340  ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; 2.112  ; 2.112  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -4.868 ; -4.868 ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -5.741 ; -5.741 ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -5.904 ; -5.904 ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -5.602 ; -5.602 ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -5.139 ; -5.139 ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -5.261 ; -5.261 ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -5.392 ; -5.392 ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -5.318 ; -5.318 ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -4.868 ; -4.868 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -1.086 ; -1.086 ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -2.200 ; -2.200 ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -3.502 ; -3.502 ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -4.069 ; -4.069 ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -2.291 ; -2.291 ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -1.510 ; -1.510 ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -1.982 ; -1.982 ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -1.086 ; -1.086 ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -3.290 ; -3.290 ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; 3.247  ; 3.247  ; Rise       ; div_clock       ;
; reset_button ; clk        ; 5.019  ; 5.019  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; -1.961 ; -1.961 ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; -2.834 ; -2.834 ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; -2.997 ; -2.997 ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; -2.695 ; -2.695 ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; -2.232 ; -2.232 ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; -2.354 ; -2.354 ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; -2.485 ; -2.485 ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; -2.411 ; -2.411 ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; -1.961 ; -1.961 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.821  ; 1.821  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; 0.707  ; 0.707  ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; -0.595 ; -0.595 ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; -1.162 ; -1.162 ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; 0.616  ; 0.616  ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; 1.397  ; 1.397  ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; 0.925  ; 0.925  ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; 1.821  ; 1.821  ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; -0.383 ; -0.383 ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; -0.092 ; -0.092 ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; -1.864 ; -1.864 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 6.152  ; 6.152  ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 5.989  ; 5.989  ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 6.152  ; 6.152  ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 5.850  ; 5.850  ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 5.387  ; 5.387  ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 5.509  ; 5.509  ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 5.640  ; 5.640  ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 5.566  ; 5.566  ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 5.116  ; 5.116  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 4.317  ; 4.317  ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 2.448  ; 2.448  ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 3.750  ; 3.750  ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 4.317  ; 4.317  ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 2.539  ; 2.539  ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 1.758  ; 1.758  ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 2.230  ; 2.230  ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 1.334  ; 1.334  ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 3.538  ; 3.538  ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; -2.999 ; -2.999 ; Rise       ; div_clock       ;
; reset_button ; clk        ; -4.771 ; -4.771 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 3.245  ; 3.245  ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; 3.082  ; 3.082  ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; 3.245  ; 3.245  ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; 2.943  ; 2.943  ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; 2.480  ; 2.480  ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; 2.602  ; 2.602  ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; 2.733  ; 2.733  ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; 2.659  ; 2.659  ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; 2.209  ; 2.209  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.410  ; 1.410  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; -0.459 ; -0.459 ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; 0.843  ; 0.843  ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; 1.410  ; 1.410  ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; -0.368 ; -0.368 ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; -1.149 ; -1.149 ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; -0.677 ; -0.677 ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; -1.573 ; -1.573 ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; 0.631  ; 0.631  ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; busy_out      ; clk        ; 13.060 ; 13.060 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 20.055 ; 20.055 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 16.991 ; 16.991 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 16.991 ; 16.991 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 16.914 ; 16.914 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 15.899 ; 15.899 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 16.779 ; 16.779 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 15.810 ; 15.810 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 16.706 ; 16.706 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 16.821 ; 16.821 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 20.389 ; 20.389 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 18.807 ; 18.807 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 19.226 ; 19.226 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;        ; 10.609 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 13.465 ; 13.465 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 12.666 ; 12.666 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 12.672 ; 12.672 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 13.043 ; 13.043 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 13.430 ; 13.430 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 13.188 ; 13.188 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 13.360 ; 13.360 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 13.371 ; 13.371 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 13.465 ; 13.465 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 18.760 ; 18.760 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;        ; 9.361  ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 10.153 ; 10.153 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 17.148 ; 17.148 ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 14.084 ; 14.084 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 14.084 ; 14.084 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 14.007 ; 14.007 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 12.992 ; 12.992 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 13.872 ; 13.872 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 12.903 ; 12.903 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 13.799 ; 13.799 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 13.914 ; 13.914 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 17.482 ; 17.482 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 15.900 ; 15.900 ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 16.319 ; 16.319 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;        ; 7.702  ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 10.558 ; 10.558 ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 9.759  ; 9.759  ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 9.765  ; 9.765  ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 10.136 ; 10.136 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 10.523 ; 10.523 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 10.281 ; 10.281 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 10.453 ; 10.453 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 10.464 ; 10.464 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 10.558 ; 10.558 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 15.853 ; 15.853 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;        ; 6.454  ; Fall       ; div_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; busy_out      ; clk        ; 13.060 ; 13.060 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 10.609 ; 11.694 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 14.130 ; 14.130 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 15.108 ; 15.108 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 14.858 ; 14.858 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 14.974 ; 14.974 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 15.120 ; 15.120 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 14.454 ; 14.454 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 14.130 ; 14.130 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 14.147 ; 14.147 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 18.518 ; 18.518 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 9.361  ; 10.446 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 18.878 ; 18.878 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;        ; 10.609 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 12.666 ; 12.666 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 12.666 ; 12.666 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 12.672 ; 12.672 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 13.043 ; 13.043 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 13.430 ; 13.430 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 13.188 ; 13.188 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 13.360 ; 13.360 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 13.371 ; 13.371 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 13.465 ; 13.465 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 18.760 ; 18.760 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;        ; 9.361  ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 10.153 ; 10.153 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 7.702  ; 8.787  ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 11.223 ; 11.223 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 12.201 ; 12.201 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 11.951 ; 11.951 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 12.067 ; 12.067 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 12.213 ; 12.213 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 11.547 ; 11.547 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 11.223 ; 11.223 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 11.240 ; 11.240 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 15.611 ; 15.611 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 6.454  ; 7.539  ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 15.971 ; 15.971 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;        ; 7.702  ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 9.759  ; 9.759  ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 9.759  ; 9.759  ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 9.765  ; 9.765  ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 10.136 ; 10.136 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 10.523 ; 10.523 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 10.281 ; 10.281 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 10.453 ; 10.453 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 10.464 ; 10.464 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 10.558 ; 10.558 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 15.853 ; 15.853 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;        ; 6.454  ; Fall       ; div_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; miso_in    ; test_out    ; 10.789 ;    ;    ; 10.789 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; miso_in    ; test_out    ; 10.789 ;    ;    ; 10.789 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Fast Model Setup Summary                           ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; div_clock               ; 16.362   ; 0.000         ;
; clk                     ; 19.525   ; 0.000         ;
; clock_5mhz              ; 19.602   ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 22.070   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 40.342   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 80.274   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 160.342  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 320.274  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 640.504  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1280.272 ; 0.000         ;
+-------------------------+----------+---------------+


+----------------------------------------------------+
; Fast Model Hold Summary                            ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; clock_5mhz              ; -2.979   ; -113.789      ;
; div_clock               ; -1.148   ; -25.748       ;
; clk                     ; 0.215    ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 17.810   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 39.538   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 79.606   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 159.538  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 319.606  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 639.376  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1279.608 ; 0.000         ;
+-------------------------+----------+---------------+


+-------------------------------------+
; Fast Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; div_clock  ; 38.954 ; 0.000         ;
; clock_5mhz ; 42.616 ; 0.000         ;
+------------+--------+---------------+


+-------------------------------------+
; Fast Model Removal Summary          ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock_5mhz ; -2.736 ; -10.944       ;
; div_clock  ; -0.905 ; -3.620        ;
+------------+--------+---------------+


+----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary             ;
+-------------------------+----------+---------------+
; Clock                   ; Slack    ; End Point TNS ;
+-------------------------+----------+---------------+
; clk                     ; 9.000    ; 0.000         ;
; inst9|lbl1|sig_q|regout ; 19.000   ; 0.000         ;
; inst9|lbl2|sig_q|regout ; 39.000   ; 0.000         ;
; inst9|lbl3|sig_q|regout ; 79.000   ; 0.000         ;
; clock_5mhz              ; 99.000   ; 0.000         ;
; inst9|lbl4|sig_q|regout ; 159.000  ; 0.000         ;
; inst9|lbl5|sig_q|regout ; 319.000  ; 0.000         ;
; inst9|lbl6|sig_q|regout ; 639.000  ; 0.000         ;
; inst9|lbl7|sig_q|regout ; 1279.000 ; 0.000         ;
; div_clock               ; 2559.000 ; 0.000         ;
+-------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'div_clock'                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.362 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.841      ;
; 16.379 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.824      ;
; 16.432 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.769      ;
; 16.449 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.752      ;
; 16.452 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.751      ;
; 16.504 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.699      ;
; 16.522 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.679      ;
; 16.547 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.656      ;
; 16.548 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.655      ;
; 16.565 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.638      ;
; 16.574 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.627      ;
; 16.609 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.594      ;
; 16.623 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.578      ;
; 16.637 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.566      ;
; 16.638 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.565      ;
; 16.654 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.549      ;
; 16.684 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.517      ;
; 16.690 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.513      ;
; 16.727 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.476      ;
; 16.730 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.473      ;
; 16.739 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.464      ;
; 16.743 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.error                           ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.460      ;
; 16.779 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.424      ;
; 16.800 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.403      ;
; 16.808 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.393      ;
; 16.828 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.375      ;
; 16.889 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.314      ;
; 16.902 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.301      ;
; 16.910 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.291      ;
; 16.919 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.284      ;
; 16.924 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.279      ;
; 16.927 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.274      ;
; 16.944 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.259      ;
; 16.964 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.239      ;
; 16.978 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.225      ;
; 16.987 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.216      ;
; 16.989 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.214      ;
; 16.990 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.213      ;
; 16.992 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.211      ;
; 16.993 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.210      ;
; 16.995 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.208      ;
; 17.000 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.201      ;
; 17.007 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.196      ;
; 17.009 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.194      ;
; 17.010 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.193      ;
; 17.013 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.190      ;
; 17.015 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.188      ;
; 17.018 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.185      ;
; 17.044 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.159      ;
; 17.052 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.149      ;
; 17.055 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.148      ;
; 17.061 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.142      ;
; 17.063 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.140      ;
; 17.064 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.139      ;
; 17.067 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.136      ;
; 17.069 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.134      ;
; 17.093 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.110      ;
; 17.094 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.109      ;
; 17.098 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.load_cmd16                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.103      ;
; 17.098 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.105      ;
; 17.100 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.103      ;
; 17.101 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.100      ;
; 17.101 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.102      ;
; 17.104 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.099      ;
; 17.105 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.load_cmd55                      ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.098      ;
; 17.105 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.098      ;
; 17.106 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.097      ;
; 17.111 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.092      ;
; 17.137 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.066      ;
; 17.139 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.064      ;
; 17.140 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.063      ;
; 17.143 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.060      ;
; 17.145 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.058      ;
; 17.148 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.055      ;
; 17.150 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.053      ;
; 17.151 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.052      ;
; 17.154 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.049      ;
; 17.154 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.049      ;
; 17.154 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.049      ;
; 17.156 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.047      ;
; 17.156 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.047      ;
; 17.157 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.046      ;
; 17.160 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.043      ;
; 17.162 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 1.039      ;
; 17.162 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 1.041      ;
; 17.278 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.925      ;
; 17.286 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|state.load_acmd41                     ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.915      ;
; 17.303 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_read_data_part            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.900      ;
; 17.386 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_cmd55    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.817      ;
; 17.389 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_acmd41   ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.814      ;
; 17.466 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.idle                            ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.737      ;
; 17.519 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response_cmd16    ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.684      ;
; 17.523 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_receive_response          ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.680      ;
; 17.525 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_read_data                 ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.678      ;
; 17.528 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|state.start_init_receive              ; clock_5mhz   ; div_clock   ; 20.000       ; -1.829     ; 0.675      ;
; 17.674 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.527      ;
; 17.749 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.452      ;
; 17.775 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.426      ;
; 17.784 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.417      ;
; 17.786 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; clock_5mhz   ; div_clock   ; 20.000       ; -1.831     ; 0.415      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                    ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 19.525 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.507      ;
; 19.635 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.397      ;
; 19.637 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.395      ;
; 19.665 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[0]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 20.000       ; -0.141     ; 0.226      ;
; 19.665 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 20.000       ; -0.141     ; 0.226      ;
; 19.665 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 20.000       ; -0.141     ; 0.226      ;
; 19.665 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 20.000       ; -0.141     ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_5mhz'                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.602 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 2.263      ;
; 19.664 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 2.201      ;
; 19.691 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 2.174      ;
; 19.704 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 2.160      ;
; 19.752 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 2.109      ;
; 19.753 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 2.112      ;
; 19.764 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 2.097      ;
; 19.782 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 2.082      ;
; 19.793 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 2.071      ;
; 19.798 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 2.066      ;
; 19.801 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 2.060      ;
; 19.815 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 2.048      ;
; 19.819 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 2.042      ;
; 19.822 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 2.042      ;
; 19.852 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 2.011      ;
; 19.887 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.977      ;
; 19.894 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.971      ;
; 19.923 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.940      ;
; 19.926 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.938      ;
; 19.929 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.936      ;
; 19.938 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.925      ;
; 19.959 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.902      ;
; 19.960 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.903      ;
; 20.002 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.859      ;
; 20.003 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.858      ;
; 20.023 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.841      ;
; 20.037 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.824      ;
; 20.040 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.821      ;
; 20.043 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.821      ;
; 20.057 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.804      ;
; 20.064 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.801      ;
; 20.074 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.787      ;
; 20.076 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.785      ;
; 20.090 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.774      ;
; 20.100 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.765      ;
; 20.104 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.759      ;
; 20.124 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.737      ;
; 20.135 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.730      ;
; 20.152 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.713      ;
; 20.153 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.712      ;
; 20.162 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.702      ;
; 20.181 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.680      ;
; 20.196 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.667      ;
; 20.210 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.655      ;
; 20.225 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.640      ;
; 20.225 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.639      ;
; 20.245 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.620      ;
; 20.247 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.617      ;
; 20.259 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.602      ;
; 20.266 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.595      ;
; 20.274 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.589      ;
; 20.285 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.578      ;
; 20.295 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.570      ;
; 20.298 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.565      ;
; 20.305 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.833      ; 1.560      ;
; 20.307 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.554      ;
; 20.318 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.545      ;
; 20.328 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.533      ;
; 20.328 ; sdcard:inst7|state.load_cmd55                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.533      ;
; 20.368 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.496      ;
; 20.369 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.492      ;
; 20.370 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.494      ;
; 20.385 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.478      ;
; 20.387 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.476      ;
; 20.410 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.832      ; 1.454      ;
; 20.459 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.402      ;
; 20.490 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.373      ;
; 20.496 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.365      ;
; 20.511 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.350      ;
; 20.568 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 1.295      ;
; 20.585 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.829      ; 1.276      ;
; 20.901 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.962      ;
; 21.336 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.527      ;
; 21.411 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.452      ;
; 21.437 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.426      ;
; 21.446 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.417      ;
; 21.448 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.415      ;
; 21.449 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.414      ;
; 21.460 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.403      ;
; 21.470 ; sdcard:inst7|spi:spi5|shift_in                     ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 2.187      ; 0.749      ;
; 21.496 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.367      ;
; 21.496 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.367      ;
; 21.496 ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 1.831      ; 0.367      ;
; 22.504 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 1.208      ;
; 22.504 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 1.208      ;
; 22.504 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 1.208      ;
; 22.504 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 1.208      ;
; 22.504 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 1.208      ;
; 22.948 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 0.764      ;
; 22.950 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 0.762      ;
; 22.952 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; clock_5mhz  ; 20.000       ; 3.680      ; 0.760      ;
; 29.109 ; sdcard:inst7|state.start_send_cmd16                ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.810     ; 5.081      ;
; 29.195 ; sdcard:inst7|state.init_send                       ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.993      ;
; 29.233 ; sdcard:inst7|state.send_cmd16                      ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.810     ; 4.957      ;
; 29.292 ; sdcard:inst7|state.start_init_send                 ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.896      ;
; 29.344 ; sdcard:inst7|state.send_part                       ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.844      ;
; 29.350 ; sdcard:inst7|state.dummy_count                     ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.838      ;
; 29.351 ; sdcard:inst7|state.reset_state                     ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.837      ;
; 29.355 ; sdcard:inst7|state.start_send_acmd41               ; mosi_out                                           ; div_clock    ; clock_5mhz  ; 40.000       ; -0.810     ; 4.835      ;
; 29.394 ; sdcard:inst7|state.error                           ; slave_select                                       ; div_clock    ; clock_5mhz  ; 40.000       ; -0.812     ; 4.794      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl1|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 22.070 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 20.000       ; 2.264      ; 0.226      ;
; 22.070 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 20.000       ; 2.264      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl2|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 40.342 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 40.000       ; 0.536      ; 0.226      ;
; 40.342 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 40.000       ; 0.536      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl3|sig_q|regout'                                                                                                                            ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 80.274 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 80.000       ; 0.468      ; 0.226      ;
; 80.274 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 80.000       ; 0.468      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl4|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 160.342 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 160.000      ; 0.536      ; 0.226      ;
; 160.342 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 160.000      ; 0.536      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl5|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 320.274 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 320.000      ; 0.468      ; 0.226      ;
; 320.274 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 320.000      ; 0.468      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl6|sig_q|regout'                                                                                                                             ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 640.504 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 640.000      ; 0.698      ; 0.226      ;
; 640.504 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 640.000      ; 0.698      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst9|lbl7|sig_q|regout'                                                                                                                   ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1280.272 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; 1280.000     ; 0.466      ; 0.226      ;
; 1280.272 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; 1280.000     ; 0.466      ; 0.226      ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_5mhz'                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.979 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.853      ;
; -2.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 0.929      ;
; -2.903 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 0.931      ;
; -2.901 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.buffer_data                     ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 0.933      ;
; -2.899 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 0.935      ;
; -2.864 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.wait_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 3.681      ; 0.969      ;
; -2.863 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 0.971      ;
; -2.861 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.971      ;
; -2.861 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.971      ;
; -2.860 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.972      ;
; -2.860 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.972      ;
; -2.859 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.973      ;
; -2.859 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 3.680      ; 0.973      ;
; -2.787 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.047      ;
; -2.786 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 3.681      ; 1.047      ;
; -2.783 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.051      ;
; -2.782 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.052      ;
; -2.756 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.078      ;
; -2.754 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.080      ;
; -2.751 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.083      ;
; -2.750 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.084      ;
; -2.749 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.085      ;
; -2.746 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.088      ;
; -2.746 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.088      ;
; -2.745 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.089      ;
; -2.745 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response                   ; div_clock    ; clock_5mhz  ; 0.000        ; 3.682      ; 1.089      ;
; -1.616 ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.reset_state                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|send_cnt[3]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[0]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.error                           ; sdcard:inst7|state.error                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.send_acmd41                     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.616 ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.367      ;
; -1.588 ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.wait_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.395      ;
; -1.588 ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.395      ;
; -1.588 ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.395      ;
; -1.587 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.396      ;
; -1.586 ; sdcard:inst7|state.read_response_cmd55             ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.397      ;
; -1.585 ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_dummy_send                ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.398      ;
; -1.585 ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_init_count                ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.398      ;
; -1.585 ; sdcard:inst7|state.start_send_cmd16                ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.398      ;
; -1.584 ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.start_init_send                 ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.399      ;
; -1.583 ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.400      ;
; -1.583 ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.400      ;
; -1.583 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.400      ;
; -1.582 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|state.start_send_part                 ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.401      ;
; -1.582 ; sdcard:inst7|state.read_response_acmd41            ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.401      ;
; -1.579 ; sdcard:inst7|state.start_send_part                 ; sdcard:inst7|state.send_part                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.404      ;
; -1.575 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.408      ;
; -1.541 ; sdcard:inst7|state.start_init_count                ; sdcard:inst7|state.init_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.442      ;
; -1.522 ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.461      ;
; -1.510 ; sdcard:inst7|state.start_receive_response          ; sdcard:inst7|state.receive_response                ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.473      ;
; -1.502 ; sdcard:inst7|state.start_read_data                 ; sdcard:inst7|state.read_data                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.481      ;
; -1.471 ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.512      ;
; -1.461 ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|state.start_send_cmd16                ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.522      ;
; -1.459 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.524      ;
; -1.459 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.524      ;
; -1.458 ; sdcard:inst7|state.start_dummy_send                ; sdcard:inst7|state.dummy_send                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.525      ;
; -1.457 ; sdcard:inst7|state.start_init_send                 ; sdcard:inst7|state.init_send                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.526      ;
; -1.456 ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.buffer_data                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.527      ;
; -1.456 ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.527      ;
; -1.456 ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.527      ;
; -1.453 ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.530      ;
; -1.452 ; sdcard:inst7|state.start_send_cmd55                ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.531      ;
; -1.452 ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.531      ;
; -1.452 ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.531      ;
; -1.449 ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_read                       ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.534      ;
; -1.448 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.535      ;
; -1.445 ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.538      ;
; -1.444 ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.read_response                   ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.539      ;
; -1.442 ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.start_send_acmd41               ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.541      ;
; -1.439 ; sdcard:inst7|state.idle                            ; sdcard:inst7|state.load_cmd                        ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.544      ;
; -1.437 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.546      ;
; -1.409 ; sdcard:inst7|state.start_read_data_part            ; sdcard:inst7|state.read_data_part                  ; div_clock    ; clock_5mhz  ; 0.000        ; 1.830      ; 0.573      ;
; -1.391 ; sdcard:inst7|state.start_init_receive              ; sdcard:inst7|state.init_receive                    ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.592      ;
; -1.378 ; sdcard:inst7|state.read_response_cmd16             ; sdcard:inst7|state.start_receive_response_cmd16    ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.605      ;
; -1.376 ; sdcard:inst7|state.start_receive_response_cmd16    ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.607      ;
; -1.367 ; sdcard:inst7|state.read_response                   ; sdcard:inst7|state.start_read_data_part            ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.616      ;
; -1.360 ; sdcard:inst7|state.read_response                   ; sdcard:inst7|state.start_receive_response          ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.623      ;
; -1.359 ; sdcard:inst7|state.read_response_cmd16             ; sdcard:inst7|state.idle                            ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.624      ;
; -1.356 ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; clock_5mhz  ; 0.000        ; 1.830      ; 0.626      ;
; -1.354 ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|state.read_response                   ; div_clock    ; clock_5mhz  ; 0.000        ; 1.831      ; 0.629      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'div_clock'                                                                                                                                                           ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.148 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.853      ;
; -1.074 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 0.929      ;
; -1.072 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 0.931      ;
; -1.070 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.buffer_data                     ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 0.933      ;
; -1.068 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 0.935      ;
; -1.033 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.wait_data                       ; div_clock    ; div_clock   ; 0.000        ; 1.850      ; 0.969      ;
; -1.032 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_receive                    ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 0.971      ;
; -1.030 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.971      ;
; -1.030 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.971      ;
; -1.029 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.972      ;
; -1.029 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.972      ;
; -1.028 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.973      ;
; -1.028 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 1.849      ; 0.973      ;
; -0.956 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.047      ;
; -0.955 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data_part                  ; div_clock    ; div_clock   ; 0.000        ; 1.850      ; 1.047      ;
; -0.952 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.051      ;
; -0.951 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.052      ;
; -0.925 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.078      ;
; -0.923 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.080      ;
; -0.920 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.083      ;
; -0.919 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.084      ;
; -0.918 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.085      ;
; -0.915 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.088      ;
; -0.915 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.088      ;
; -0.914 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.089      ;
; -0.914 ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|state.read_response                   ; div_clock    ; div_clock   ; 0.000        ; 1.851      ; 1.089      ;
; 0.215  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.reset_state                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|send_cnt[2]                           ; sdcard:inst7|send_cnt[2]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|send_cnt[3]                           ; sdcard:inst7|send_cnt[3]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|send_cnt[1]                           ; sdcard:inst7|send_cnt[1]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.read_data_part                  ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.receive_response_cmd55          ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.send_acmd41                     ; sdcard:inst7|state.send_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_receive                    ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|send_cnt[0]                           ; sdcard:inst7|send_cnt[0]                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.receive_response_acmd41         ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.error                           ; sdcard:inst7|state.error                           ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.receive_response_cmd16          ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; sdcard:inst7|state.dummy_send                      ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; sdcard:inst7|state.read_data_part                  ; sdcard:inst7|state.wait_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; sdcard:inst7|state.receive_response_acmd41         ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; sdcard:inst7|state.read_response_cmd55             ; sdcard:inst7|state.load_acmd41                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_dummy_send                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; sdcard:inst7|state.dummy_count                     ; sdcard:inst7|state.start_init_count                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; sdcard:inst7|state.start_send_cmd16                ; sdcard:inst7|state.send_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; sdcard:inst7|state.init_cmd                        ; sdcard:inst7|state.start_init_send                 ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; sdcard:inst7|state.init_send                       ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; sdcard:inst7|state.load_cmd                        ; sdcard:inst7|state.start_send_part                 ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; sdcard:inst7|state.read_response_acmd41            ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.401      ;
; 0.251  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; sdcard:inst7|state.start_send_part                 ; sdcard:inst7|state.send_part                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.404      ;
; 0.256  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.408      ;
; 0.262  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.414      ;
; 0.263  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.415      ;
; 0.265  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.417      ;
; 0.274  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.426      ;
; 0.290  ; sdcard:inst7|state.start_init_count                ; sdcard:inst7|state.init_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.442      ;
; 0.300  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.452      ;
; 0.309  ; sdcard:inst7|state.send_part                       ; sdcard:inst7|state.load_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.461      ;
; 0.321  ; sdcard:inst7|state.start_receive_response          ; sdcard:inst7|state.receive_response                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.473      ;
; 0.329  ; sdcard:inst7|state.start_read_data                 ; sdcard:inst7|state.read_data                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.481      ;
; 0.360  ; sdcard:inst7|state.send_cmd55                      ; sdcard:inst7|state.load_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.370  ; sdcard:inst7|state.load_cmd16                      ; sdcard:inst7|state.start_send_cmd16                ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; sdcard:inst7|state.start_dummy_send                ; sdcard:inst7|state.dummy_send                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; sdcard:inst7|state.start_init_send                 ; sdcard:inst7|state.init_send                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sdcard:inst7|state.read_data                       ; sdcard:inst7|state.buffer_data                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sdcard:inst7|state.send_cmd16                      ; sdcard:inst7|state.load_cmd16                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.527      ;
; 0.378  ; sdcard:inst7|state.receive_response_cmd16          ; sdcard:inst7|state.read_response_cmd16             ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; sdcard:inst7|state.receive_response_cmd55          ; sdcard:inst7|state.read_response_cmd55             ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; sdcard:inst7|state.start_send_cmd55                ; sdcard:inst7|state.send_cmd55                      ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; sdcard:inst7|state.init_receive                    ; sdcard:inst7|state.init_read                       ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.read_response_acmd41            ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.535      ;
; 0.386  ; sdcard:inst7|state.reset_state                     ; sdcard:inst7|state.dummy_count                     ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.538      ;
; 0.387  ; sdcard:inst7|state.receive_response                ; sdcard:inst7|state.read_response                   ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.539      ;
; 0.389  ; sdcard:inst7|state.load_acmd41                     ; sdcard:inst7|state.start_send_acmd41               ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.541      ;
; 0.392  ; sdcard:inst7|state.idle                            ; sdcard:inst7|state.load_cmd                        ; div_clock    ; div_clock   ; 0.000        ; 0.000      ; 0.544      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.215 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[0]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 0.000        ; -0.141     ; 0.226      ;
; 0.215 ; inst1|count[2]|regout   ; gen6mhz:inst1|count[2]                 ; clock_5mhz              ; clk         ; 0.000        ; -0.141     ; 0.226      ;
; 0.215 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 0.000        ; -0.141     ; 0.226      ;
; 0.215 ; inst9|lbl1|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl1|sig_q ; inst9|lbl1|sig_q|regout ; clk         ; 0.000        ; -0.141     ; 0.226      ;
; 0.243 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; gen6mhz:inst1|count[0]  ; gen6mhz:inst1|count[1]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.355 ; gen6mhz:inst1|count[1]  ; gen6mhz:inst1|count[2]                 ; clk                     ; clk         ; 0.000        ; 0.000      ; 0.507      ;
+-------+-------------------------+----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl1|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 17.810 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; -20.000      ; 2.264      ; 0.226      ;
; 17.810 ; inst9|lbl2|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl2|sig_q ; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; -20.000      ; 2.264      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl2|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 39.538 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; -40.000      ; 0.536      ; 0.226      ;
; 39.538 ; inst9|lbl3|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl3|sig_q ; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; -40.000      ; 0.536      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl3|sig_q|regout'                                                                                                                             ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 79.606 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; -80.000      ; 0.468      ; 0.226      ;
; 79.606 ; inst9|lbl4|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl4|sig_q ; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; -80.000      ; 0.468      ; 0.226      ;
+--------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl4|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 159.538 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; -160.000     ; 0.536      ; 0.226      ;
; 159.538 ; inst9|lbl5|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl5|sig_q ; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; -160.000     ; 0.536      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl5|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 319.606 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; -320.000     ; 0.468      ; 0.226      ;
; 319.606 ; inst9|lbl6|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl6|sig_q ; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; -320.000     ; 0.468      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl6|sig_q|regout'                                                                                                                              ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 639.376 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; -640.000     ; 0.698      ; 0.226      ;
; 639.376 ; inst9|lbl7|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl7|sig_q ; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; -640.000     ; 0.698      ; 0.226      ;
+---------+-------------------------+----------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst9|lbl7|sig_q|regout'                                                                                                                    ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1279.608 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; -1280.000    ; 0.466      ; 0.226      ;
; 1279.608 ; inst9|lbl8|sig_q|regout ; klokdeler:inst9|dff_capabel:lbl8|sig_q ; div_clock    ; inst9|lbl7|sig_q|regout ; -1280.000    ; 0.466      ; 0.226      ;
+----------+-------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'div_clock'                                                                                                                                                  ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.954   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.335     ; 0.743      ;
; 38.954   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.335     ; 0.743      ;
; 38.954   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.335     ; 0.743      ;
; 38.954   ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; div_clock   ; 40.000       ; -0.335     ; 0.743      ;
; 5120.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; div_clock   ; 5120.000     ; 1.496      ; 0.743      ;
; 5120.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; div_clock   ; 5120.000     ; 1.496      ; 0.743      ;
; 5120.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; div_clock   ; 5120.000     ; 1.496      ; 0.743      ;
; 5120.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; div_clock   ; 5120.000     ; 1.496      ; 0.743      ;
+----------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_5mhz'                                                                                                                                                ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 42.616  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; clock_5mhz  ; 40.000       ; 3.327      ; 0.743      ;
; 42.616  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; clock_5mhz  ; 40.000       ; 3.327      ; 0.743      ;
; 42.616  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; clock_5mhz  ; 40.000       ; 3.327      ; 0.743      ;
; 42.616  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; clock_5mhz  ; 40.000       ; 3.327      ; 0.743      ;
; 200.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 1.496      ; 0.743      ;
; 200.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 1.496      ; 0.743      ;
; 200.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 1.496      ; 0.743      ;
; 200.785 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; clock_5mhz  ; 200.000      ; 1.496      ; 0.743      ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_5mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.736 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; clock_5mhz  ; 0.000        ; 3.327      ; 0.743      ;
; -2.736 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; clock_5mhz  ; 0.000        ; 3.327      ; 0.743      ;
; -2.736 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; clock_5mhz  ; 0.000        ; 3.327      ; 0.743      ;
; -2.736 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; clock_5mhz  ; 0.000        ; 3.327      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; clock_5mhz  ; 0.000        ; 1.496      ; 0.743      ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'div_clock'                                                                                                                                                 ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; div_clock    ; div_clock   ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; div_clock    ; div_clock   ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; div_clock    ; div_clock   ; 0.000        ; 1.496      ; 0.743      ;
; -0.905 ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; div_clock    ; div_clock   ; 0.000        ; 1.496      ; 0.743      ;
; 0.926  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[0] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.335     ; 0.743      ;
; 0.926  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[1] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.335     ; 0.743      ;
; 0.926  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[2] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.335     ; 0.743      ;
; 0.926  ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ; sdcard:inst7|spi:spi5|counter:cnt1|count[3] ; clock_5mhz   ; div_clock   ; 0.000        ; -0.335     ; 0.743      ;
+--------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; gen6mhz:inst1|count[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; gen6mhz:inst1|count[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; klokdeler:inst9|dff_capabel:lbl1|sig_q ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; klokdeler:inst9|dff_capabel:lbl1|sig_q ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_50mhz~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_50mhz~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[0]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[0]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[1]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[1]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|count[2]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|count[2]|clk                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|lbl1|sig_q|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|lbl1|sig_q|clk                   ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clock_50mhz                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl1|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst9|lbl1|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl2|sig_q ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst9|lbl1|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl2|sig_q ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst9|lbl1|sig_q|regout ; Rise       ; inst9|lbl2|sig_q|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl1|sig_q|regout ; Rise       ; inst9|lbl2|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl2|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 39.000 ; 40.000       ; 1.000          ; High Pulse Width ; inst9|lbl2|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl3|sig_q ;
; 39.000 ; 40.000       ; 1.000          ; Low Pulse Width  ; inst9|lbl2|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl3|sig_q ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; inst9|lbl2|sig_q|regout ; Rise       ; inst9|lbl3|sig_q|clk                   ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl2|sig_q|regout ; Rise       ; inst9|lbl3|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl3|sig_q|regout'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 79.000 ; 80.000       ; 1.000          ; High Pulse Width ; inst9|lbl3|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl4|sig_q ;
; 79.000 ; 80.000       ; 1.000          ; Low Pulse Width  ; inst9|lbl3|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl4|sig_q ;
; 80.000 ; 80.000       ; 0.000          ; High Pulse Width ; inst9|lbl3|sig_q|regout ; Rise       ; inst9|lbl4|sig_q|clk                   ;
; 80.000 ; 80.000       ; 0.000          ; Low Pulse Width  ; inst9|lbl3|sig_q|regout ; Rise       ; inst9|lbl4|sig_q|clk                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_5mhz'                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.error                           ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.error                           ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.idle                            ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.idle                            ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_read                       ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_read                       ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_send                       ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.init_send                       ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data                       ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data                       ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response                   ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response                   ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response                ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response                ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 99.000 ; 100.000      ; 1.000          ; High Pulse Width ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
; 99.000 ; 100.000      ; 1.000          ; Low Pulse Width  ; clock_5mhz ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl4|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 159.000 ; 160.000      ; 1.000          ; High Pulse Width ; inst9|lbl4|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl5|sig_q ;
; 159.000 ; 160.000      ; 1.000          ; Low Pulse Width  ; inst9|lbl4|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl5|sig_q ;
; 160.000 ; 160.000      ; 0.000          ; High Pulse Width ; inst9|lbl4|sig_q|regout ; Rise       ; inst9|lbl5|sig_q|clk                   ;
; 160.000 ; 160.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl4|sig_q|regout ; Rise       ; inst9|lbl5|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl5|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 319.000 ; 320.000      ; 1.000          ; High Pulse Width ; inst9|lbl5|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl6|sig_q ;
; 319.000 ; 320.000      ; 1.000          ; Low Pulse Width  ; inst9|lbl5|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl6|sig_q ;
; 320.000 ; 320.000      ; 0.000          ; High Pulse Width ; inst9|lbl5|sig_q|regout ; Rise       ; inst9|lbl6|sig_q|clk                   ;
; 320.000 ; 320.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl5|sig_q|regout ; Rise       ; inst9|lbl6|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl6|sig_q|regout'                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 639.000 ; 640.000      ; 1.000          ; High Pulse Width ; inst9|lbl6|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl7|sig_q ;
; 639.000 ; 640.000      ; 1.000          ; Low Pulse Width  ; inst9|lbl6|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl7|sig_q ;
; 640.000 ; 640.000      ; 0.000          ; High Pulse Width ; inst9|lbl6|sig_q|regout ; Rise       ; inst9|lbl7|sig_q|clk                   ;
; 640.000 ; 640.000      ; 0.000          ; Low Pulse Width  ; inst9|lbl6|sig_q|regout ; Rise       ; inst9|lbl7|sig_q|clk                   ;
+---------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst9|lbl7|sig_q|regout'                                                                                   ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 1279.000 ; 1280.000     ; 1.000          ; High Pulse Width ; inst9|lbl7|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl8|sig_q ;
; 1279.000 ; 1280.000     ; 1.000          ; Low Pulse Width  ; inst9|lbl7|sig_q|regout ; Fall       ; klokdeler:inst9|dff_capabel:lbl8|sig_q ;
; 1280.000 ; 1280.000     ; 0.000          ; High Pulse Width ; inst9|lbl7|sig_q|regout ; Rise       ; inst9|lbl8|sig_q|clk                   ;
; 1280.000 ; 1280.000     ; 0.000          ; Low Pulse Width  ; inst9|lbl7|sig_q|regout ; Rise       ; inst9|lbl8|sig_q|clk                   ;
+----------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'div_clock'                                                                                               ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[0]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[1]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[2]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[3]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[4]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[5]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[6]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|address_buf[7]                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[0]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[1]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[2]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|send_cnt[3]                           ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.idle     ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|control:ctrl1|state.shifting ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[0]        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[1]        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[2]        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|counter:cnt1|count[3]        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|spi:spi5|shift_in                     ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[0] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[1] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[5] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[6] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Fall       ; sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[7] ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.buffer_data                     ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.dummy_count                     ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.dummy_send                      ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.error                           ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.error                           ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.idle                            ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.idle                            ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_cmd                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_read                       ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_read                       ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_receive                    ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.init_send                       ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.init_send                       ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_acmd41                     ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd                        ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd16                      ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.load_cmd55                      ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_data                       ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_data                       ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_data_part                  ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response                   ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response                   ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_acmd41            ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd16             ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.read_response_cmd55             ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response                ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response                ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_acmd41         ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd16          ;
; 2559.000 ; 2560.000     ; 1.000          ; High Pulse Width ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
; 2559.000 ; 2560.000     ; 1.000          ; Low Pulse Width  ; div_clock ; Rise       ; sdcard:inst7|state.receive_response_cmd55          ;
+----------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; -0.117 ; -0.117 ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; 0.953  ; 0.953  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -2.978 ; -2.978 ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -3.375 ; -3.375 ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -3.473 ; -3.473 ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -3.336 ; -3.336 ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -3.075 ; -3.075 ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -3.151 ; -3.151 ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -3.236 ; -3.236 ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -3.193 ; -3.193 ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -2.978 ; -2.978 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -1.719 ; -1.719 ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -2.173 ; -2.173 ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -2.557 ; -2.557 ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -2.787 ; -2.787 ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -2.099 ; -2.099 ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -1.871 ; -1.871 ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -2.048 ; -2.048 ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -1.719 ; -1.719 ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -2.422 ; -2.422 ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; 1.714  ; 1.714  ; Rise       ; div_clock       ;
; reset_button ; clk        ; 2.784  ; 2.784  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; -1.147 ; -1.147 ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; -1.544 ; -1.544 ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; -1.642 ; -1.642 ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; -1.505 ; -1.505 ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; -1.244 ; -1.244 ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; -1.320 ; -1.320 ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; -1.405 ; -1.405 ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; -1.362 ; -1.362 ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; -1.147 ; -1.147 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 0.112  ; 0.112  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; -0.342 ; -0.342 ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; -0.726 ; -0.726 ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; -0.956 ; -0.956 ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; -0.268 ; -0.268 ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; -0.040 ; -0.040 ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; -0.217 ; -0.217 ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; 0.112  ; 0.112  ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; -0.591 ; -0.591 ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; 0.237  ; 0.237  ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; -0.833 ; -0.833 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 3.593  ; 3.593  ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 3.495  ; 3.495  ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 3.593  ; 3.593  ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 3.456  ; 3.456  ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 3.195  ; 3.195  ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 3.271  ; 3.271  ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 3.356  ; 3.356  ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 3.313  ; 3.313  ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 3.098  ; 3.098  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 2.907  ; 2.907  ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 2.293  ; 2.293  ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 2.677  ; 2.677  ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 2.907  ; 2.907  ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 2.219  ; 2.219  ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 1.991  ; 1.991  ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 2.168  ; 2.168  ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 1.839  ; 1.839  ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 2.542  ; 2.542  ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; -1.594 ; -1.594 ; Rise       ; div_clock       ;
; reset_button ; clk        ; -2.664 ; -2.664 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.762  ; 1.762  ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; 1.664  ; 1.664  ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; 1.762  ; 1.762  ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; 1.625  ; 1.625  ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; 1.364  ; 1.364  ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; 1.440  ; 1.440  ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; 1.525  ; 1.525  ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; 1.482  ; 1.482  ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; 1.267  ; 1.267  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.076  ; 1.076  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; 0.462  ; 0.462  ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; 0.846  ; 0.846  ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; 1.076  ; 1.076  ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; 0.388  ; 0.388  ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; 0.160  ; 0.160  ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; 0.337  ; 0.337  ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; 0.008  ; 0.008  ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; 0.711  ; 0.711  ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; busy_out      ; clk        ; 6.765 ; 6.765 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 9.457 ; 9.457 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 8.206 ; 8.206 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 8.196 ; 8.196 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 8.206 ; 8.206 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 7.850 ; 7.850 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 8.107 ; 8.107 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 7.831 ; 7.831 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 8.118 ; 8.118 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 8.139 ; 8.139 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 9.667 ; 9.667 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 8.921 ; 8.921 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 9.426 ; 9.426 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;       ; 5.234 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 6.978 ; 6.978 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 6.598 ; 6.598 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 6.605 ; 6.605 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 6.764 ; 6.764 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 6.931 ; 6.931 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 6.871 ; 6.871 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 6.884 ; 6.884 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 6.889 ; 6.889 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 6.978 ; 6.978 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 9.042 ; 9.042 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;       ; 4.698 ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 4.934 ; 4.934 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 7.626 ; 7.626 ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 6.375 ; 6.375 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 6.365 ; 6.365 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 6.375 ; 6.375 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 6.019 ; 6.019 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 6.276 ; 6.276 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 6.000 ; 6.000 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 6.287 ; 6.287 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 6.308 ; 6.308 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 7.836 ; 7.836 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 7.090 ; 7.090 ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 7.595 ; 7.595 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;       ; 3.403 ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 5.147 ; 5.147 ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 4.767 ; 4.767 ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 4.774 ; 4.774 ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 4.933 ; 4.933 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 5.100 ; 5.100 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 5.040 ; 5.040 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 5.053 ; 5.053 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 5.058 ; 5.058 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 5.147 ; 5.147 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 7.211 ; 7.211 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;       ; 2.867 ; Fall       ; div_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; busy_out      ; clk        ; 6.765 ; 6.765 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 5.234 ; 5.779 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 7.179 ; 7.179 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 7.516 ; 7.516 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 7.426 ; 7.426 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 7.465 ; 7.465 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 7.545 ; 7.545 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 7.281 ; 7.281 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 7.179 ; 7.179 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 7.193 ; 7.193 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 8.993 ; 8.993 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 4.698 ; 5.243 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 9.154 ; 9.154 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;       ; 5.234 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 6.598 ; 6.598 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 6.598 ; 6.598 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 6.605 ; 6.605 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 6.764 ; 6.764 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 6.931 ; 6.931 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 6.871 ; 6.871 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 6.884 ; 6.884 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 6.889 ; 6.889 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 6.978 ; 6.978 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 9.042 ; 9.042 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;       ; 4.698 ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 4.934 ; 4.934 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 3.403 ; 3.948 ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 5.348 ; 5.348 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 5.685 ; 5.685 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 5.595 ; 5.595 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 5.634 ; 5.634 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 5.714 ; 5.714 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 5.450 ; 5.450 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 5.348 ; 5.348 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 5.362 ; 5.362 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 7.162 ; 7.162 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 2.867 ; 3.412 ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 7.323 ; 7.323 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;       ; 3.403 ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 4.767 ; 4.767 ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 4.767 ; 4.767 ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 4.774 ; 4.774 ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 4.933 ; 4.933 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 5.100 ; 5.100 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 5.040 ; 5.040 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 5.053 ; 5.053 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 5.058 ; 5.058 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 5.147 ; 5.147 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 7.211 ; 7.211 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;       ; 2.867 ; Fall       ; div_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; miso_in    ; test_out    ; 5.662 ;    ;    ; 5.662 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; miso_in    ; test_out    ; 5.662 ;    ;    ; 5.662 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+----------+----------+----------+---------+---------------------+
; Clock                    ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack         ; 12.250   ; -4.597   ; 38.268   ; -4.330  ; 8.889               ;
;  clk                     ; 18.791   ; 0.215    ; N/A      ; N/A     ; 8.889               ;
;  clock_5mhz              ; 17.101   ; -4.597   ; 42.616   ; -4.330  ; 98.889              ;
;  div_clock               ; 12.250   ; -1.690   ; 38.268   ; -1.423  ; 2558.889            ;
;  inst9|lbl1|sig_q|regout ; 22.070   ; 16.380   ; N/A      ; N/A     ; 18.889              ;
;  inst9|lbl2|sig_q|regout ; 40.342   ; 39.075   ; N/A      ; N/A     ; 38.889              ;
;  inst9|lbl3|sig_q|regout ; 80.274   ; 79.241   ; N/A      ; N/A     ; 78.889              ;
;  inst9|lbl4|sig_q|regout ; 160.342  ; 159.075  ; N/A      ; N/A     ; 158.889             ;
;  inst9|lbl5|sig_q|regout ; 320.274  ; 319.241  ; N/A      ; N/A     ; 318.889             ;
;  inst9|lbl6|sig_q|regout ; 640.504  ; 638.649  ; N/A      ; N/A     ; 638.889             ;
;  inst9|lbl7|sig_q|regout ; 1280.272 ; 1279.243 ; N/A      ; N/A     ; 1278.889            ;
; Design-wide TNS          ; 0.0      ; -196.026 ; 0.0      ; -23.012 ; 0.0                 ;
;  clk                     ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  clock_5mhz              ; 0.000    ; -163.963 ; 0.000    ; -17.320 ; 0.000               ;
;  div_clock               ; 0.000    ; -32.063  ; 0.000    ; -5.692  ; 0.000               ;
;  inst9|lbl1|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl2|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl3|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl4|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl5|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl6|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst9|lbl7|sig_q|regout ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+--------------------------+----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; 0.340  ; 0.340  ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; 2.112  ; 2.112  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -2.978 ; -2.978 ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -3.375 ; -3.375 ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -3.473 ; -3.473 ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -3.336 ; -3.336 ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -3.075 ; -3.075 ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -3.151 ; -3.151 ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -3.236 ; -3.236 ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -3.193 ; -3.193 ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -2.978 ; -2.978 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; -1.086 ; -1.086 ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; -2.173 ; -2.173 ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; -2.557 ; -2.557 ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; -2.787 ; -2.787 ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; -2.099 ; -2.099 ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; -1.510 ; -1.510 ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; -1.982 ; -1.982 ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; -1.086 ; -1.086 ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; -2.422 ; -2.422 ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; 3.247  ; 3.247  ; Rise       ; div_clock       ;
; reset_button ; clk        ; 5.019  ; 5.019  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; -1.147 ; -1.147 ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; -1.544 ; -1.544 ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; -1.642 ; -1.642 ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; -1.505 ; -1.505 ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; -1.244 ; -1.244 ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; -1.320 ; -1.320 ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; -1.405 ; -1.405 ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; -1.362 ; -1.362 ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; -1.147 ; -1.147 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.821  ; 1.821  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; 0.707  ; 0.707  ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; -0.595 ; -0.595 ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; -0.956 ; -0.956 ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; 0.616  ; 0.616  ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; 1.397  ; 1.397  ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; 0.925  ; 0.925  ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; 1.821  ; 1.821  ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; -0.383 ; -0.383 ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; miso_in      ; clk        ; 0.237  ; 0.237  ; Rise       ; clock_5mhz      ;
; reset_button ; clk        ; -0.833 ; -0.833 ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 6.152  ; 6.152  ; Rise       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 5.989  ; 5.989  ; Rise       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 6.152  ; 6.152  ; Rise       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 5.850  ; 5.850  ; Rise       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 5.387  ; 5.387  ; Rise       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 5.509  ; 5.509  ; Rise       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 5.640  ; 5.640  ; Rise       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 5.566  ; 5.566  ; Rise       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 5.116  ; 5.116  ; Rise       ; clock_5mhz      ;
; switch[*]    ; clk        ; 4.317  ; 4.317  ; Fall       ; clock_5mhz      ;
;  switch[0]   ; clk        ; 2.448  ; 2.448  ; Fall       ; clock_5mhz      ;
;  switch[1]   ; clk        ; 3.750  ; 3.750  ; Fall       ; clock_5mhz      ;
;  switch[2]   ; clk        ; 4.317  ; 4.317  ; Fall       ; clock_5mhz      ;
;  switch[3]   ; clk        ; 2.539  ; 2.539  ; Fall       ; clock_5mhz      ;
;  switch[4]   ; clk        ; 1.991  ; 1.991  ; Fall       ; clock_5mhz      ;
;  switch[5]   ; clk        ; 2.230  ; 2.230  ; Fall       ; clock_5mhz      ;
;  switch[6]   ; clk        ; 1.839  ; 1.839  ; Fall       ; clock_5mhz      ;
;  switch[7]   ; clk        ; 3.538  ; 3.538  ; Fall       ; clock_5mhz      ;
; miso_in      ; clk        ; -1.594 ; -1.594 ; Rise       ; div_clock       ;
; reset_button ; clk        ; -2.664 ; -2.664 ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 3.245  ; 3.245  ; Rise       ; div_clock       ;
;  switch[0]   ; clk        ; 3.082  ; 3.082  ; Rise       ; div_clock       ;
;  switch[1]   ; clk        ; 3.245  ; 3.245  ; Rise       ; div_clock       ;
;  switch[2]   ; clk        ; 2.943  ; 2.943  ; Rise       ; div_clock       ;
;  switch[3]   ; clk        ; 2.480  ; 2.480  ; Rise       ; div_clock       ;
;  switch[4]   ; clk        ; 2.602  ; 2.602  ; Rise       ; div_clock       ;
;  switch[5]   ; clk        ; 2.733  ; 2.733  ; Rise       ; div_clock       ;
;  switch[6]   ; clk        ; 2.659  ; 2.659  ; Rise       ; div_clock       ;
;  switch[7]   ; clk        ; 2.209  ; 2.209  ; Rise       ; div_clock       ;
; switch[*]    ; clk        ; 1.410  ; 1.410  ; Fall       ; div_clock       ;
;  switch[0]   ; clk        ; 0.462  ; 0.462  ; Fall       ; div_clock       ;
;  switch[1]   ; clk        ; 0.846  ; 0.846  ; Fall       ; div_clock       ;
;  switch[2]   ; clk        ; 1.410  ; 1.410  ; Fall       ; div_clock       ;
;  switch[3]   ; clk        ; 0.388  ; 0.388  ; Fall       ; div_clock       ;
;  switch[4]   ; clk        ; 0.160  ; 0.160  ; Fall       ; div_clock       ;
;  switch[5]   ; clk        ; 0.337  ; 0.337  ; Fall       ; div_clock       ;
;  switch[6]   ; clk        ; 0.008  ; 0.008  ; Fall       ; div_clock       ;
;  switch[7]   ; clk        ; 0.711  ; 0.711  ; Fall       ; div_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; busy_out      ; clk        ; 13.060 ; 13.060 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 20.055 ; 20.055 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 16.991 ; 16.991 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 16.991 ; 16.991 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 16.914 ; 16.914 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 15.899 ; 15.899 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 16.779 ; 16.779 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 15.810 ; 15.810 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 16.706 ; 16.706 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 16.821 ; 16.821 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 20.389 ; 20.389 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 18.807 ; 18.807 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 19.226 ; 19.226 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;        ; 10.609 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 13.465 ; 13.465 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 12.666 ; 12.666 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 12.672 ; 12.672 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 13.043 ; 13.043 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 13.430 ; 13.430 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 13.188 ; 13.188 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 13.360 ; 13.360 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 13.371 ; 13.371 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 13.465 ; 13.465 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 18.760 ; 18.760 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;        ; 9.361  ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 10.153 ; 10.153 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 17.148 ; 17.148 ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 14.084 ; 14.084 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 14.084 ; 14.084 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 14.007 ; 14.007 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 12.992 ; 12.992 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 13.872 ; 13.872 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 12.903 ; 12.903 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 13.799 ; 13.799 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 13.914 ; 13.914 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 17.482 ; 17.482 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 15.900 ; 15.900 ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 16.319 ; 16.319 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;        ; 7.702  ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 10.558 ; 10.558 ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 9.759  ; 9.759  ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 9.765  ; 9.765  ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 10.136 ; 10.136 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 10.523 ; 10.523 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 10.281 ; 10.281 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 10.453 ; 10.453 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 10.464 ; 10.464 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 10.558 ; 10.558 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 15.853 ; 15.853 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;        ; 6.454  ; Fall       ; div_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; busy_out      ; clk        ; 6.765 ; 6.765 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ; 5.234 ; 5.779 ; Rise       ; clock_5mhz      ;
; debug_out[*]  ; clk        ; 7.179 ; 7.179 ; Rise       ; clock_5mhz      ;
;  debug_out[0] ; clk        ; 7.516 ; 7.516 ; Rise       ; clock_5mhz      ;
;  debug_out[1] ; clk        ; 7.426 ; 7.426 ; Rise       ; clock_5mhz      ;
;  debug_out[2] ; clk        ; 7.465 ; 7.465 ; Rise       ; clock_5mhz      ;
;  debug_out[3] ; clk        ; 7.545 ; 7.545 ; Rise       ; clock_5mhz      ;
;  debug_out[4] ; clk        ; 7.281 ; 7.281 ; Rise       ; clock_5mhz      ;
;  debug_out[5] ; clk        ; 7.179 ; 7.179 ; Rise       ; clock_5mhz      ;
;  debug_out[6] ; clk        ; 7.193 ; 7.193 ; Rise       ; clock_5mhz      ;
; mosi_out      ; clk        ; 8.993 ; 8.993 ; Rise       ; clock_5mhz      ;
; slave_clk     ; clk        ; 4.698 ; 5.243 ; Rise       ; clock_5mhz      ;
; slave_select  ; clk        ; 9.154 ; 9.154 ; Rise       ; clock_5mhz      ;
; clock_test    ; clk        ;       ; 5.234 ; Fall       ; clock_5mhz      ;
; leds[*]       ; clk        ; 6.598 ; 6.598 ; Fall       ; clock_5mhz      ;
;  leds[0]      ; clk        ; 6.598 ; 6.598 ; Fall       ; clock_5mhz      ;
;  leds[1]      ; clk        ; 6.605 ; 6.605 ; Fall       ; clock_5mhz      ;
;  leds[2]      ; clk        ; 6.764 ; 6.764 ; Fall       ; clock_5mhz      ;
;  leds[3]      ; clk        ; 6.931 ; 6.931 ; Fall       ; clock_5mhz      ;
;  leds[4]      ; clk        ; 6.871 ; 6.871 ; Fall       ; clock_5mhz      ;
;  leds[5]      ; clk        ; 6.884 ; 6.884 ; Fall       ; clock_5mhz      ;
;  leds[6]      ; clk        ; 6.889 ; 6.889 ; Fall       ; clock_5mhz      ;
;  leds[7]      ; clk        ; 6.978 ; 6.978 ; Fall       ; clock_5mhz      ;
; mosi_out      ; clk        ; 9.042 ; 9.042 ; Fall       ; clock_5mhz      ;
; slave_clk     ; clk        ;       ; 4.698 ; Fall       ; clock_5mhz      ;
; busy_out      ; clk        ; 4.934 ; 4.934 ; Rise       ; div_clock       ;
; clock_test    ; clk        ; 3.403 ; 3.948 ; Rise       ; div_clock       ;
; debug_out[*]  ; clk        ; 5.348 ; 5.348 ; Rise       ; div_clock       ;
;  debug_out[0] ; clk        ; 5.685 ; 5.685 ; Rise       ; div_clock       ;
;  debug_out[1] ; clk        ; 5.595 ; 5.595 ; Rise       ; div_clock       ;
;  debug_out[2] ; clk        ; 5.634 ; 5.634 ; Rise       ; div_clock       ;
;  debug_out[3] ; clk        ; 5.714 ; 5.714 ; Rise       ; div_clock       ;
;  debug_out[4] ; clk        ; 5.450 ; 5.450 ; Rise       ; div_clock       ;
;  debug_out[5] ; clk        ; 5.348 ; 5.348 ; Rise       ; div_clock       ;
;  debug_out[6] ; clk        ; 5.362 ; 5.362 ; Rise       ; div_clock       ;
; mosi_out      ; clk        ; 7.162 ; 7.162 ; Rise       ; div_clock       ;
; slave_clk     ; clk        ; 2.867 ; 3.412 ; Rise       ; div_clock       ;
; slave_select  ; clk        ; 7.323 ; 7.323 ; Rise       ; div_clock       ;
; clock_test    ; clk        ;       ; 3.403 ; Fall       ; div_clock       ;
; leds[*]       ; clk        ; 4.767 ; 4.767 ; Fall       ; div_clock       ;
;  leds[0]      ; clk        ; 4.767 ; 4.767 ; Fall       ; div_clock       ;
;  leds[1]      ; clk        ; 4.774 ; 4.774 ; Fall       ; div_clock       ;
;  leds[2]      ; clk        ; 4.933 ; 4.933 ; Fall       ; div_clock       ;
;  leds[3]      ; clk        ; 5.100 ; 5.100 ; Fall       ; div_clock       ;
;  leds[4]      ; clk        ; 5.040 ; 5.040 ; Fall       ; div_clock       ;
;  leds[5]      ; clk        ; 5.053 ; 5.053 ; Fall       ; div_clock       ;
;  leds[6]      ; clk        ; 5.058 ; 5.058 ; Fall       ; div_clock       ;
;  leds[7]      ; clk        ; 5.147 ; 5.147 ; Fall       ; div_clock       ;
; mosi_out      ; clk        ; 7.211 ; 7.211 ; Fall       ; div_clock       ;
; slave_clk     ; clk        ;       ; 2.867 ; Fall       ; div_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; miso_in    ; test_out    ; 10.789 ;    ;    ; 10.789 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; miso_in    ; test_out    ; 5.662 ;    ;    ; 5.662 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 5        ; 0        ; 0        ; 0        ;
; clock_5mhz              ; clk                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|lbl1|sig_q|regout ; clk                     ; 1        ; 1        ; 0        ; 0        ;
; clock_5mhz              ; clock_5mhz              ; 354      ; 135      ; 298      ; 10       ;
; div_clock               ; clock_5mhz              ; 353      ; 135      ; 298      ; 10       ;
; clock_5mhz              ; div_clock               ; 338      ; 134      ; 298      ; 10       ;
; div_clock               ; div_clock               ; 337      ; 134      ; 298      ; 10       ;
; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; div_clock               ; inst9|lbl7|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 5        ; 0        ; 0        ; 0        ;
; clock_5mhz              ; clk                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|lbl1|sig_q|regout ; clk                     ; 1        ; 1        ; 0        ; 0        ;
; clock_5mhz              ; clock_5mhz              ; 354      ; 135      ; 298      ; 10       ;
; div_clock               ; clock_5mhz              ; 353      ; 135      ; 298      ; 10       ;
; clock_5mhz              ; div_clock               ; 338      ; 134      ; 298      ; 10       ;
; div_clock               ; div_clock               ; 337      ; 134      ; 298      ; 10       ;
; inst9|lbl2|sig_q|regout ; inst9|lbl1|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl3|sig_q|regout ; inst9|lbl2|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl4|sig_q|regout ; inst9|lbl3|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl5|sig_q|regout ; inst9|lbl4|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl6|sig_q|regout ; inst9|lbl5|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; inst9|lbl7|sig_q|regout ; inst9|lbl6|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
; div_clock               ; inst9|lbl7|sig_q|regout ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_5mhz ; clock_5mhz ; 4        ; 0        ; 0        ; 0        ;
; div_clock  ; clock_5mhz ; 4        ; 0        ; 0        ; 0        ;
; clock_5mhz ; div_clock  ; 4        ; 0        ; 0        ; 0        ;
; div_clock  ; div_clock  ; 4        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_5mhz ; clock_5mhz ; 4        ; 0        ; 0        ; 0        ;
; div_clock  ; clock_5mhz ; 4        ; 0        ; 0        ; 0        ;
; clock_5mhz ; div_clock  ; 4        ; 0        ; 0        ; 0        ;
; div_clock  ; div_clock  ; 4        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 100   ; 100  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 05 11:19:32 2015
Info: Command: quartus_sta de1 -c top_de1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332104): Reading SDC File: 'top_de1.sdc'
Warning (332060): Node: go_next was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sdcard:inst7|spi:spi5|control:ctrl1|state.idle was determined to be a clock but was found without an associated clock assignment.
Warning (332088): No paths exist between clock target "inst9|lbl2|sig_q|regout" of clock "inst9|lbl2|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl3|sig_q|regout" of clock "inst9|lbl3|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl4|sig_q|regout" of clock "inst9|lbl4|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl5|sig_q|regout" of clock "inst9|lbl5|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl6|sig_q|regout" of clock "inst9|lbl6|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl7|sig_q|regout" of clock "inst9|lbl7|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl8|sig_q|regout" of clock "div_clock" and its clock source. Assuming zero source clock latency.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 12.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.250         0.000 div_clock 
    Info (332119):    17.101         0.000 clock_5mhz 
    Info (332119):    18.791         0.000 clk 
    Info (332119):    23.372         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    40.677         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    80.511         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):   160.677         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   320.511         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   641.103         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1280.509         0.000 inst9|lbl7|sig_q|regout 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -4.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.597      -163.963 clock_5mhz 
    Info (332119):    -1.690       -32.063 div_clock 
    Info (332119):     0.445         0.000 clk 
    Info (332119):    16.380         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    39.075         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    79.241         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):   159.075         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   319.241         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   638.649         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1279.243         0.000 inst9|lbl7|sig_q|regout 
Info (332146): Worst-case recovery slack is 38.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.268         0.000 div_clock 
    Info (332119):    44.082         0.000 clock_5mhz 
Info (332146): Worst-case removal slack is -4.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.330       -17.320 clock_5mhz 
    Info (332119):    -1.423        -5.692 div_clock 
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 clk 
    Info (332119):    18.889         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    38.889         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    78.889         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):    98.889         0.000 clock_5mhz 
    Info (332119):   158.889         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   318.889         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   638.889         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1278.889         0.000 inst9|lbl7|sig_q|regout 
    Info (332119):  2558.889         0.000 div_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.250
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.250 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4]
    Info (332115): To Node      : sdcard:inst7|state.error
    Info (332115): Launch Clock : clock_5mhz (INVERTED)
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5100.000   5100.000           launch edge time
    Info (332115):   5108.390      8.390  F        clock network delay
    Info (332115):   5108.667      0.277     uTco  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4]
    Info (332115):   5108.667      0.000 FF  CELL  inst7|spi5|shft1|reg_shift[4]|regout
    Info (332115):   5109.081      0.414 FF    IC  inst7|Equal3~0|dataa
    Info (332115):   5109.536      0.455 FR  CELL  inst7|Equal3~0|combout
    Info (332115):   5109.852      0.316 RR    IC  inst7|Selector26~1|datac
    Info (332115):   5110.174      0.322 RR  CELL  inst7|Selector26~1|combout
    Info (332115):   5110.710      0.536 RR    IC  inst7|Selector26~2|datab
    Info (332115):   5111.231      0.521 RR  CELL  inst7|Selector26~2|combout
    Info (332115):   5111.525      0.294 RR    IC  inst7|Selector26~3|datac
    Info (332115):   5111.847      0.322 RR  CELL  inst7|Selector26~3|combout
    Info (332115):   5112.139      0.292 RR    IC  inst7|Selector26~4|datad
    Info (332115):   5112.317      0.178 RR  CELL  inst7|Selector26~4|combout
    Info (332115):   5112.632      0.315 RR    IC  inst7|Selector26~5|dataa
    Info (332115):   5113.177      0.545 RR  CELL  inst7|Selector26~5|combout
    Info (332115):   5113.177      0.000 RR    IC  inst7|state.error|datain
    Info (332115):   5113.273      0.096 RR  CELL  sdcard:inst7|state.error
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5120.000   5120.000           latch edge time
    Info (332115):   5125.485      5.485  R        clock network delay
    Info (332115):   5125.523      0.038     uTsu  sdcard:inst7|state.error
    Info (332115): 
    Info (332115): Data Arrival Time  :  5113.273
    Info (332115): Data Required Time :  5125.523
    Info (332115): Slack              :    12.250 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.101
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.101 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|send_cnt[3]
    Info (332115): To Node      : sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  20480.000  20480.000           launch edge time
    Info (332115):  20485.482      5.482  R        clock network delay
    Info (332115):  20485.759      0.277     uTco  sdcard:inst7|send_cnt[3]
    Info (332115):  20485.759      0.000 FF  CELL  inst7|send_cnt[3]|regout
    Info (332115):  20486.430      0.671 FF    IC  inst7|Equal5~0|dataa
    Info (332115):  20486.975      0.545 FF  CELL  inst7|Equal5~0|combout
    Info (332115):  20487.833      0.858 FF    IC  inst7|state~49|datac
    Info (332115):  20488.155      0.322 FF  CELL  inst7|state~49|combout
    Info (332115):  20488.953      0.798 FF    IC  inst7|Selector31~0|datab
    Info (332115):  20489.414      0.461 FR  CELL  inst7|Selector31~0|combout
    Info (332115):  20489.941      0.527 RR    IC  inst7|Selector36~1|datad
    Info (332115):  20490.119      0.178 RR  CELL  inst7|Selector36~1|combout
    Info (332115):  20490.914      0.795 RR    IC  inst7|spi5|shft1|reg_shift[2]|sdata
    Info (332115):  20491.327      0.413 RR  CELL  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  20500.000  20500.000           latch edge time
    Info (332115):  20508.390      8.390  F        clock network delay
    Info (332115):  20508.428      0.038     uTsu  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): 
    Info (332115): Data Arrival Time  : 20491.327
    Info (332115): Data Required Time : 20508.428
    Info (332115): Slack              :    17.101 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.791
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 18.791 
    Info (332115): ===================================================================
    Info (332115): From Node    : gen6mhz:inst1|count[1]
    Info (332115): To Node      : gen6mhz:inst1|count[2]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.870      2.870  R        clock network delay
    Info (332115):      3.147      0.277     uTco  gen6mhz:inst1|count[1]
    Info (332115):      3.147      0.000 RR  CELL  inst1|count[1]|regout
    Info (332115):      3.500      0.353 RR    IC  inst1|count[2]~0|datab
    Info (332115):      4.021      0.521 RR  CELL  inst1|count[2]~0|combout
    Info (332115):      4.021      0.000 RR    IC  inst1|count[2]|datain
    Info (332115):      4.117      0.096 RR  CELL  gen6mhz:inst1|count[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.870      2.870  R        clock network delay
    Info (332115):     22.908      0.038     uTsu  gen6mhz:inst1|count[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.117
    Info (332115): Data Required Time :    22.908
    Info (332115): Slack              :    18.791 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.372
    Info (332115): -to_clock [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.372 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl2|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): Launch Clock : inst9|lbl2|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl2|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl2|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl2|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.065      4.065  F        clock network delay
    Info (332115):     24.103      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :    24.103
    Info (332115): Slack              :    23.372 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 40.677
    Info (332115): -to_clock [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 40.677 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl3|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): Launch Clock : inst9|lbl3|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl3|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl3|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl3|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.370      1.370  F        clock network delay
    Info (332115):     41.408      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :    41.408
    Info (332115): Slack              :    40.677 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 80.511
    Info (332115): -to_clock [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 80.511 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl4|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): Launch Clock : inst9|lbl4|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl4|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl4|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl4|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     81.204      1.204  F        clock network delay
    Info (332115):     81.242      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :    81.242
    Info (332115): Slack              :    80.511 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 160.677
    Info (332115): -to_clock [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 160.677 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl5|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): Launch Clock : inst9|lbl5|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl5|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl5|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl5|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    160.000    160.000           latch edge time
    Info (332115):    161.370      1.370  F        clock network delay
    Info (332115):    161.408      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :   161.408
    Info (332115): Slack              :   160.677 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 320.511
    Info (332115): -to_clock [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 320.511 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl6|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): Launch Clock : inst9|lbl6|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl6|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl6|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl6|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    320.000    320.000           latch edge time
    Info (332115):    321.204      1.204  F        clock network delay
    Info (332115):    321.242      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :   321.242
    Info (332115): Slack              :   320.511 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 641.103
    Info (332115): -to_clock [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 641.103 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl7|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): Launch Clock : inst9|lbl7|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl7|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl7|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl7|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    640.000    640.000           latch edge time
    Info (332115):    641.796      1.796  F        clock network delay
    Info (332115):    641.834      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :   641.834
    Info (332115): Slack              :   641.103 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1280.509
    Info (332115): -to_clock [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1280.509 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl8|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.277      0.277  R        clock network delay
    Info (332115):      0.277      0.000 RR    IC  inst9|lbl8|sig_q~0|datac
    Info (332115):      0.635      0.358 RF  CELL  inst9|lbl8|sig_q~0|combout
    Info (332115):      0.635      0.000 FF    IC  inst9|lbl8|sig_q|datain
    Info (332115):      0.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1280.000   1280.000           latch edge time
    Info (332115):   1281.202      1.202  F        clock network delay
    Info (332115):   1281.240      0.038     uTsu  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.731
    Info (332115): Data Required Time :  1281.240
    Info (332115): Slack              :  1280.509 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -4.597
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -4.597 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115): To Node      : sdcard:inst7|state.receive_response_acmd41
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.016      2.016  R        clock network delay
    Info (332115):      2.293      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115):      2.293      0.000 FF  CELL  inst7|spi5|ctrl1|state.idle|regout
    Info (332115):      2.658      0.365 FF    IC  inst7|spi5|ctrl1|busy|datad
    Info (332115):      2.835      0.177 FR  CELL  inst7|spi5|ctrl1|busy|combout
    Info (332115):      3.806      0.971 RR    IC  inst7|Selector13~0|datad
    Info (332115):      3.984      0.178 RR  CELL  inst7|Selector13~0|combout
    Info (332115):      3.984      0.000 RR    IC  inst7|state.receive_response_acmd41|datain
    Info (332115):      4.080      0.096 RR  CELL  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.391      8.391  R        clock network delay
    Info (332115):      8.677      0.286      uTh  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.080
    Info (332115): Data Required Time :     8.677
    Info (332115): Slack              :    -4.597 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.690
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -1.690 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115): To Node      : sdcard:inst7|state.receive_response_acmd41
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.016      2.016  R        clock network delay
    Info (332115):      2.293      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115):      2.293      0.000 FF  CELL  inst7|spi5|ctrl1|state.idle|regout
    Info (332115):      2.658      0.365 FF    IC  inst7|spi5|ctrl1|busy|datad
    Info (332115):      2.835      0.177 FR  CELL  inst7|spi5|ctrl1|busy|combout
    Info (332115):      3.806      0.971 RR    IC  inst7|Selector13~0|datad
    Info (332115):      3.984      0.178 RR  CELL  inst7|Selector13~0|combout
    Info (332115):      3.984      0.000 RR    IC  inst7|state.receive_response_acmd41|datain
    Info (332115):      4.080      0.096 RR  CELL  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.484      5.484  R        clock network delay
    Info (332115):      5.770      0.286      uTh  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.080
    Info (332115): Data Required Time :     5.770
    Info (332115): Slack              :    -1.690 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : gen6mhz:inst1|count[0]
    Info (332115): To Node      : gen6mhz:inst1|count[0]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.870      2.870  R        clock network delay
    Info (332115):      3.147      0.277     uTco  gen6mhz:inst1|count[0]
    Info (332115):      3.147      0.000 FF  CELL  inst1|count[0]|regout
    Info (332115):      3.147      0.000 FF    IC  inst1|count[0]~2|datac
    Info (332115):      3.505      0.358 FR  CELL  inst1|count[0]~2|combout
    Info (332115):      3.505      0.000 RR    IC  inst1|count[0]|datain
    Info (332115):      3.601      0.096 RR  CELL  gen6mhz:inst1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.870      2.870  R        clock network delay
    Info (332115):      3.156      0.286      uTh  gen6mhz:inst1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.601
    Info (332115): Data Required Time :     3.156
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 16.380
    Info (332115): -to_clock [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 16.380 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl2|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): Launch Clock : inst9|lbl2|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           launch edge time
    Info (332115):     80.277      0.277  R        clock network delay
    Info (332115):     80.277      0.000 RR    IC  inst9|lbl2|sig_q~0|datac
    Info (332115):     80.635      0.358 RF  CELL  inst9|lbl2|sig_q~0|combout
    Info (332115):     80.635      0.000 FF    IC  inst9|lbl2|sig_q|datain
    Info (332115):     80.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     60.000     60.000           latch edge time
    Info (332115):     64.065      4.065  F        clock network delay
    Info (332115):     64.351      0.286      uTh  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :    80.731
    Info (332115): Data Required Time :    64.351
    Info (332115): Slack              :    16.380 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 39.075
    Info (332115): -to_clock [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 39.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl3|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): Launch Clock : inst9|lbl3|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    160.000    160.000           launch edge time
    Info (332115):    160.277      0.277  R        clock network delay
    Info (332115):    160.277      0.000 RR    IC  inst9|lbl3|sig_q~0|datac
    Info (332115):    160.635      0.358 RF  CELL  inst9|lbl3|sig_q~0|combout
    Info (332115):    160.635      0.000 FF    IC  inst9|lbl3|sig_q|datain
    Info (332115):    160.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    120.000    120.000           latch edge time
    Info (332115):    121.370      1.370  F        clock network delay
    Info (332115):    121.656      0.286      uTh  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   160.731
    Info (332115): Data Required Time :   121.656
    Info (332115): Slack              :    39.075 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 79.241
    Info (332115): -to_clock [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 79.241 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl4|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): Launch Clock : inst9|lbl4|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    320.000    320.000           launch edge time
    Info (332115):    320.277      0.277  R        clock network delay
    Info (332115):    320.277      0.000 RR    IC  inst9|lbl4|sig_q~0|datac
    Info (332115):    320.635      0.358 RF  CELL  inst9|lbl4|sig_q~0|combout
    Info (332115):    320.635      0.000 FF    IC  inst9|lbl4|sig_q|datain
    Info (332115):    320.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    240.000    240.000           latch edge time
    Info (332115):    241.204      1.204  F        clock network delay
    Info (332115):    241.490      0.286      uTh  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   320.731
    Info (332115): Data Required Time :   241.490
    Info (332115): Slack              :    79.241 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 159.075
    Info (332115): -to_clock [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 159.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl5|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): Launch Clock : inst9|lbl5|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    640.000    640.000           launch edge time
    Info (332115):    640.277      0.277  R        clock network delay
    Info (332115):    640.277      0.000 RR    IC  inst9|lbl5|sig_q~0|datac
    Info (332115):    640.635      0.358 RF  CELL  inst9|lbl5|sig_q~0|combout
    Info (332115):    640.635      0.000 FF    IC  inst9|lbl5|sig_q|datain
    Info (332115):    640.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    480.000    480.000           latch edge time
    Info (332115):    481.370      1.370  F        clock network delay
    Info (332115):    481.656      0.286      uTh  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   640.731
    Info (332115): Data Required Time :   481.656
    Info (332115): Slack              :   159.075 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 319.241
    Info (332115): -to_clock [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 319.241 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl6|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): Launch Clock : inst9|lbl6|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1280.000   1280.000           launch edge time
    Info (332115):   1280.277      0.277  R        clock network delay
    Info (332115):   1280.277      0.000 RR    IC  inst9|lbl6|sig_q~0|datac
    Info (332115):   1280.635      0.358 RF  CELL  inst9|lbl6|sig_q~0|combout
    Info (332115):   1280.635      0.000 FF    IC  inst9|lbl6|sig_q|datain
    Info (332115):   1280.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    960.000    960.000           latch edge time
    Info (332115):    961.204      1.204  F        clock network delay
    Info (332115):    961.490      0.286      uTh  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  1280.731
    Info (332115): Data Required Time :   961.490
    Info (332115): Slack              :   319.241 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 638.649
    Info (332115): -to_clock [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 638.649 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl7|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): Launch Clock : inst9|lbl7|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   2560.000   2560.000           launch edge time
    Info (332115):   2560.277      0.277  R        clock network delay
    Info (332115):   2560.277      0.000 RR    IC  inst9|lbl7|sig_q~0|datac
    Info (332115):   2560.635      0.358 RF  CELL  inst9|lbl7|sig_q~0|combout
    Info (332115):   2560.635      0.000 FF    IC  inst9|lbl7|sig_q|datain
    Info (332115):   2560.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1920.000   1920.000           latch edge time
    Info (332115):   1921.796      1.796  F        clock network delay
    Info (332115):   1922.082      0.286      uTh  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  2560.731
    Info (332115): Data Required Time :  1922.082
    Info (332115): Slack              :   638.649 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1279.243
    Info (332115): -to_clock [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1279.243 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl8|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5120.000   5120.000           launch edge time
    Info (332115):   5120.277      0.277  R        clock network delay
    Info (332115):   5120.277      0.000 RR    IC  inst9|lbl8|sig_q~0|datac
    Info (332115):   5120.635      0.358 RF  CELL  inst9|lbl8|sig_q~0|combout
    Info (332115):   5120.635      0.000 FF    IC  inst9|lbl8|sig_q|datain
    Info (332115):   5120.731      0.096 FF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   3840.000   3840.000           latch edge time
    Info (332115):   3841.202      1.202  F        clock network delay
    Info (332115):   3841.488      0.286      uTh  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  5120.731
    Info (332115): Data Required Time :  3841.488
    Info (332115): Slack              :  1279.243 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 38.268
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 38.268 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : clock_5mhz
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  10200.000  10200.000           launch edge time
    Info (332115):  10204.923      4.923  R        clock network delay
    Info (332115):  10205.200      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):  10205.200      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):  10205.555      0.355 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):  10206.403      0.848 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  10240.000  10240.000           latch edge time
    Info (332115):  10244.633      4.633  R        clock network delay
    Info (332115):  10244.671      0.038     uTsu  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  : 10206.403
    Info (332115): Data Required Time : 10244.671
    Info (332115): Slack              :    38.268 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 44.082
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 44.082 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  15360.000  15360.000           launch edge time
    Info (332115):  15362.016      2.016  R        clock network delay
    Info (332115):  15362.293      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):  15362.293      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):  15362.648      0.355 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):  15363.496      0.848 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  15400.000  15400.000           latch edge time
    Info (332115):  15407.540      7.540  R        clock network delay
    Info (332115):  15407.578      0.038     uTsu  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  : 15363.496
    Info (332115): Data Required Time : 15407.578
    Info (332115): Slack              :    44.082 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (1 violated).  Worst case slack is -4.330
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is -4.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.016      2.016  R        clock network delay
    Info (332115):      2.293      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):      2.293      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):      2.648      0.355 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):      3.496      0.848 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.540      7.540  R        clock network delay
    Info (332115):      7.826      0.286      uTh  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.496
    Info (332115): Data Required Time :     7.826
    Info (332115): Slack              :    -4.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (1 violated).  Worst case slack is -1.423
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is -1.423 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.016      2.016  R        clock network delay
    Info (332115):      2.293      0.277     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):      2.293      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):      2.648      0.355 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):      3.496      0.848 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.633      4.633  R        clock network delay
    Info (332115):      4.919      0.286      uTh  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.496
    Info (332115): Data Required Time :     4.919
    Info (332115): Slack              :    -1.423 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.889
    Info (332113): Targets: [get_clocks {clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.889 
    Info (332113): ===================================================================
    Info (332113): Node             : gen6mhz:inst1|count[0]
    Info (332113): Clock            : clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clock_50mhz
    Info (332113):      1.026      1.026 RR  CELL  clock_50mhz|combout
    Info (332113):      1.264      0.238 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):      2.268      1.004 RR    IC  inst1|count[0]|clk
    Info (332113):      2.870      0.602 RR  CELL  gen6mhz:inst1|count[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           clock_50mhz
    Info (332113):     11.026      1.026 FF  CELL  clock_50mhz|combout
    Info (332113):     11.264      0.238 FF    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     11.264      0.000 FF  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     12.268      1.004 FF    IC  inst1|count[0]|clk
    Info (332113):     12.870      0.602 FF  CELL  gen6mhz:inst1|count[0]
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     8.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.889
    Info (332113): Targets: [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 18.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): Clock            : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clock_50mhz
    Info (332113):     21.026      1.026 RR  CELL  clock_50mhz|combout
    Info (332113):     21.264      0.238 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     21.264      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     22.259      0.995 RR    IC  inst9|lbl1|sig_q|clk
    Info (332113):     22.861      0.602 RR  CELL  klokdeler:inst9|dff_capabel:lbl1|sig_q
    Info (332113):     22.861      0.000 FF  CELL  inst9|lbl1|sig_q|regout
    Info (332113):     23.186      0.325 FF    IC  inst9|lbl2|sig_q|clk
    Info (332113):     23.788      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           clock_50mhz
    Info (332113):     41.026      1.026 RR  CELL  clock_50mhz|combout
    Info (332113):     41.264      0.238 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     41.264      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     42.259      0.995 RR    IC  inst9|lbl1|sig_q|clk
    Info (332113):     42.861      0.602 RR  CELL  klokdeler:inst9|dff_capabel:lbl1|sig_q
    Info (332113):     42.861      0.000 RR  CELL  inst9|lbl1|sig_q|regout
    Info (332113):     43.186      0.325 RR    IC  inst9|lbl2|sig_q|clk
    Info (332113):     43.788      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :    20.000
    Info (332113): Slack            :    18.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 38.889
    Info (332113): Targets: [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 38.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): Clock            : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.277      0.277           source latency
    Info (332113):     40.277      0.000           inst9|lbl2|sig_q|regout
    Info (332113):     40.768      0.491 FF    IC  inst9|lbl3|sig_q|clk
    Info (332113):     41.370      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     80.000     80.000           launch edge time
    Info (332113):     80.277      0.277           source latency
    Info (332113):     80.277      0.000           inst9|lbl2|sig_q|regout
    Info (332113):     80.768      0.491 RR    IC  inst9|lbl3|sig_q|clk
    Info (332113):     81.370      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    38.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 78.889
    Info (332113): Targets: [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 78.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): Clock            : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     80.000     80.000           launch edge time
    Info (332113):     80.277      0.277           source latency
    Info (332113):     80.277      0.000           inst9|lbl3|sig_q|regout
    Info (332113):     80.602      0.325 FF    IC  inst9|lbl4|sig_q|clk
    Info (332113):     81.204      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    160.000    160.000           launch edge time
    Info (332113):    160.277      0.277           source latency
    Info (332113):    160.277      0.000           inst9|lbl3|sig_q|regout
    Info (332113):    160.602      0.325 RR    IC  inst9|lbl4|sig_q|clk
    Info (332113):    161.204      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :    80.000
    Info (332113): Slack            :    78.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.889
    Info (332113): Targets: [get_clocks {clock_5mhz}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 98.889 
    Info (332113): ===================================================================
    Info (332113): Node             : sdcard:inst7|address_buf[0]
    Info (332113): Clock            : clock_5mhz
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clock_50mhz
    Info (332113):      1.026      1.026 RR  CELL  clock_50mhz|combout
    Info (332113):      1.264      0.238 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):      2.268      1.004 RR    IC  inst1|count[2]|clk
    Info (332113):      2.870      0.602 RR  CELL  gen6mhz:inst1|count[2]
    Info (332113):      2.870      0.000 RR  CELL  inst1|count[2]|regout
    Info (332113):      3.408      0.538 RR    IC  inst7|sd_clk|datad
    Info (332113):      3.586      0.178 RR  CELL  inst7|sd_clk|combout
    Info (332113):      6.520      2.934 RR    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):      6.520      0.000 RR  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):      7.512      0.992 RR    IC  inst7|address_buf[0]|clk
    Info (332113):      8.114      0.602 RR  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           clock_50mhz
    Info (332113):    101.026      1.026 RR  CELL  clock_50mhz|combout
    Info (332113):    101.264      0.238 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):    101.264      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):    102.268      1.004 RR    IC  inst1|count[2]|clk
    Info (332113):    102.870      0.602 RR  CELL  gen6mhz:inst1|count[2]
    Info (332113):    102.870      0.000 FF  CELL  inst1|count[2]|regout
    Info (332113):    103.408      0.538 FF    IC  inst7|sd_clk|datad
    Info (332113):    103.586      0.178 FF  CELL  inst7|sd_clk|combout
    Info (332113):    106.520      2.934 FF    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):    106.520      0.000 FF  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):    107.512      0.992 FF    IC  inst7|address_buf[0]|clk
    Info (332113):    108.114      0.602 FF  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    98.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 158.889
    Info (332113): Targets: [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 158.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): Clock            : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    160.000    160.000           launch edge time
    Info (332113):    160.277      0.277           source latency
    Info (332113):    160.277      0.000           inst9|lbl4|sig_q|regout
    Info (332113):    160.768      0.491 FF    IC  inst9|lbl5|sig_q|clk
    Info (332113):    161.370      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    320.000    320.000           launch edge time
    Info (332113):    320.277      0.277           source latency
    Info (332113):    320.277      0.000           inst9|lbl4|sig_q|regout
    Info (332113):    320.768      0.491 RR    IC  inst9|lbl5|sig_q|clk
    Info (332113):    321.370      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :   160.000
    Info (332113): Slack            :   158.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 318.889
    Info (332113): Targets: [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 318.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): Clock            : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    320.000    320.000           launch edge time
    Info (332113):    320.277      0.277           source latency
    Info (332113):    320.277      0.000           inst9|lbl5|sig_q|regout
    Info (332113):    320.602      0.325 FF    IC  inst9|lbl6|sig_q|clk
    Info (332113):    321.204      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    640.000    640.000           launch edge time
    Info (332113):    640.277      0.277           source latency
    Info (332113):    640.277      0.000           inst9|lbl5|sig_q|regout
    Info (332113):    640.602      0.325 RR    IC  inst9|lbl6|sig_q|clk
    Info (332113):    641.204      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :   320.000
    Info (332113): Slack            :   318.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 638.889
    Info (332113): Targets: [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 638.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): Clock            : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    640.000    640.000           launch edge time
    Info (332113):    640.277      0.277           source latency
    Info (332113):    640.277      0.000           inst9|lbl6|sig_q|regout
    Info (332113):    641.194      0.917 FF    IC  inst9|lbl7|sig_q|clk
    Info (332113):    641.796      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   1280.000   1280.000           launch edge time
    Info (332113):   1280.277      0.277           source latency
    Info (332113):   1280.277      0.000           inst9|lbl6|sig_q|regout
    Info (332113):   1281.194      0.917 RR    IC  inst9|lbl7|sig_q|clk
    Info (332113):   1281.796      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :   640.000
    Info (332113): Slack            :   638.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1278.889
    Info (332113): Targets: [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1278.889 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): Clock            : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   1280.000   1280.000           launch edge time
    Info (332113):   1280.277      0.277           source latency
    Info (332113):   1280.277      0.000           inst9|lbl7|sig_q|regout
    Info (332113):   1280.600      0.323 FF    IC  inst9|lbl8|sig_q|clk
    Info (332113):   1281.202      0.602 FR  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   2560.000   2560.000           launch edge time
    Info (332113):   2560.277      0.277           source latency
    Info (332113):   2560.277      0.000           inst9|lbl7|sig_q|regout
    Info (332113):   2560.600      0.323 RR    IC  inst9|lbl8|sig_q|clk
    Info (332113):   2561.202      0.602 RF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :  1280.000
    Info (332113): Slack            :  1278.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2558.889
    Info (332113): Targets: [get_clocks {div_clock}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 2558.889 
    Info (332113): ===================================================================
    Info (332113): Node             : sdcard:inst7|address_buf[0]
    Info (332113): Clock            : div_clock
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.277      0.277           source latency
    Info (332113):      0.277      0.000           inst9|lbl8|sig_q|regout
    Info (332113):      0.637      0.360 RR    IC  inst7|sd_clk|datac
    Info (332113):      0.956      0.319 RR  CELL  inst7|sd_clk|combout
    Info (332113):      3.890      2.934 RR    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):      3.890      0.000 RR  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):      4.882      0.992 RR    IC  inst7|address_buf[0]|clk
    Info (332113):      5.484      0.602 RR  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   2560.000   2560.000           launch edge time
    Info (332113):   2560.277      0.277           source latency
    Info (332113):   2560.277      0.000           inst9|lbl8|sig_q|regout
    Info (332113):   2560.637      0.360 FF    IC  inst7|sd_clk|datac
    Info (332113):   2560.956      0.319 FF  CELL  inst7|sd_clk|combout
    Info (332113):   2563.890      2.934 FF    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):   2563.890      0.000 FF  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):   2564.882      0.992 FF    IC  inst7|address_buf[0]|clk
    Info (332113):   2565.484      0.602 FF  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Required Width   :     1.111
    Info (332113): Actual Width     :  2560.000
    Info (332113): Slack            :  2558.889
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: go_next was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sdcard:inst7|spi:spi5|control:ctrl1|state.idle was determined to be a clock but was found without an associated clock assignment.
Warning (332088): No paths exist between clock target "inst9|lbl2|sig_q|regout" of clock "inst9|lbl2|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl3|sig_q|regout" of clock "inst9|lbl3|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl4|sig_q|regout" of clock "inst9|lbl4|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl5|sig_q|regout" of clock "inst9|lbl5|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl6|sig_q|regout" of clock "inst9|lbl6|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl7|sig_q|regout" of clock "inst9|lbl7|sig_q|regout" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "inst9|lbl8|sig_q|regout" of clock "div_clock" and its clock source. Assuming zero source clock latency.
Info (332146): Worst-case setup slack is 16.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.362         0.000 div_clock 
    Info (332119):    19.525         0.000 clk 
    Info (332119):    19.602         0.000 clock_5mhz 
    Info (332119):    22.070         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    40.342         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    80.274         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):   160.342         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   320.274         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   640.504         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1280.272         0.000 inst9|lbl7|sig_q|regout 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.979      -113.789 clock_5mhz 
    Info (332119):    -1.148       -25.748 div_clock 
    Info (332119):     0.215         0.000 clk 
    Info (332119):    17.810         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    39.538         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    79.606         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):   159.538         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   319.606         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   639.376         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1279.608         0.000 inst9|lbl7|sig_q|regout 
Info (332146): Worst-case recovery slack is 38.954
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.954         0.000 div_clock 
    Info (332119):    42.616         0.000 clock_5mhz 
Info (332146): Worst-case removal slack is -2.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.736       -10.944 clock_5mhz 
    Info (332119):    -0.905        -3.620 div_clock 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 clk 
    Info (332119):    19.000         0.000 inst9|lbl1|sig_q|regout 
    Info (332119):    39.000         0.000 inst9|lbl2|sig_q|regout 
    Info (332119):    79.000         0.000 inst9|lbl3|sig_q|regout 
    Info (332119):    99.000         0.000 clock_5mhz 
    Info (332119):   159.000         0.000 inst9|lbl4|sig_q|regout 
    Info (332119):   319.000         0.000 inst9|lbl5|sig_q|regout 
    Info (332119):   639.000         0.000 inst9|lbl6|sig_q|regout 
    Info (332119):  1279.000         0.000 inst9|lbl7|sig_q|regout 
    Info (332119):  2559.000         0.000 div_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.362
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 16.362 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4]
    Info (332115): To Node      : sdcard:inst7|state.error
    Info (332115): Launch Clock : clock_5mhz (INVERTED)
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5100.000   5100.000           launch edge time
    Info (332115):   5104.586      4.586  F        clock network delay
    Info (332115):   5104.727      0.141     uTco  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[4]
    Info (332115):   5104.727      0.000 FF  CELL  inst7|spi5|shft1|reg_shift[4]|regout
    Info (332115):   5104.903      0.176 FF    IC  inst7|Equal3~0|dataa
    Info (332115):   5105.090      0.187 FR  CELL  inst7|Equal3~0|combout
    Info (332115):   5105.206      0.116 RR    IC  inst7|Selector26~1|datac
    Info (332115):   5105.341      0.135 RR  CELL  inst7|Selector26~1|combout
    Info (332115):   5105.537      0.196 RR    IC  inst7|Selector26~2|datab
    Info (332115):   5105.712      0.175 RR  CELL  inst7|Selector26~2|combout
    Info (332115):   5105.817      0.105 RR    IC  inst7|Selector26~3|datac
    Info (332115):   5105.927      0.110 RR  CELL  inst7|Selector26~3|combout
    Info (332115):   5106.032      0.105 RR    IC  inst7|Selector26~4|datad
    Info (332115):   5106.091      0.059 RR  CELL  inst7|Selector26~4|combout
    Info (332115):   5106.205      0.114 RR    IC  inst7|Selector26~5|dataa
    Info (332115):   5106.385      0.180 RR  CELL  inst7|Selector26~5|combout
    Info (332115):   5106.385      0.000 RR    IC  inst7|state.error|datain
    Info (332115):   5106.427      0.042 RR  CELL  sdcard:inst7|state.error
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5120.000   5120.000           latch edge time
    Info (332115):   5122.757      2.757  R        clock network delay
    Info (332115):   5122.789      0.032     uTsu  sdcard:inst7|state.error
    Info (332115): 
    Info (332115): Data Arrival Time  :  5106.427
    Info (332115): Data Required Time :  5122.789
    Info (332115): Slack              :    16.362 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.525
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 19.525 
    Info (332115): ===================================================================
    Info (332115): From Node    : gen6mhz:inst1|count[1]
    Info (332115): To Node      : gen6mhz:inst1|count[2]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.945      0.141     uTco  gen6mhz:inst1|count[1]
    Info (332115):      1.945      0.000 RR  CELL  inst1|count[1]|regout
    Info (332115):      2.094      0.149 RR    IC  inst1|count[2]~0|datab
    Info (332115):      2.269      0.175 RR  CELL  inst1|count[2]~0|combout
    Info (332115):      2.269      0.000 RR    IC  inst1|count[2]|datain
    Info (332115):      2.311      0.042 RR  CELL  gen6mhz:inst1|count[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.804      1.804  R        clock network delay
    Info (332115):     21.836      0.032     uTsu  gen6mhz:inst1|count[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.311
    Info (332115): Data Required Time :    21.836
    Info (332115): Slack              :    19.525 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.602
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 19.602 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|send_cnt[3]
    Info (332115): To Node      : sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  20480.000  20480.000           launch edge time
    Info (332115):  20482.753      2.753  R        clock network delay
    Info (332115):  20482.894      0.141     uTco  sdcard:inst7|send_cnt[3]
    Info (332115):  20482.894      0.000 FF  CELL  inst7|send_cnt[3]|regout
    Info (332115):  20483.191      0.297 FF    IC  inst7|Equal5~0|dataa
    Info (332115):  20483.371      0.180 FF  CELL  inst7|Equal5~0|combout
    Info (332115):  20483.696      0.325 FF    IC  inst7|state~49|datac
    Info (332115):  20483.829      0.133 FF  CELL  inst7|state~49|combout
    Info (332115):  20484.119      0.290 FF    IC  inst7|Selector31~0|datab
    Info (332115):  20484.299      0.180 FR  CELL  inst7|Selector31~0|combout
    Info (332115):  20484.488      0.189 RR    IC  inst7|Selector36~1|datad
    Info (332115):  20484.547      0.059 RR  CELL  inst7|Selector36~1|combout
    Info (332115):  20484.831      0.284 RR    IC  inst7|spi5|shft1|reg_shift[2]|sdata
    Info (332115):  20485.016      0.185 RR  CELL  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  20500.000  20500.000           latch edge time
    Info (332115):  20504.586      4.586  F        clock network delay
    Info (332115):  20504.618      0.032     uTsu  sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[2]
    Info (332115): 
    Info (332115): Data Arrival Time  : 20485.016
    Info (332115): Data Required Time : 20504.618
    Info (332115): Slack              :    19.602 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.070
    Info (332115): -to_clock [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 22.070 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl2|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): Launch Clock : inst9|lbl2|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl2|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl2|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl2|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.405      2.405  F        clock network delay
    Info (332115):     22.437      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :    22.437
    Info (332115): Slack              :    22.070 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 40.342
    Info (332115): -to_clock [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 40.342 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl3|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): Launch Clock : inst9|lbl3|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl3|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl3|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl3|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.677      0.677  F        clock network delay
    Info (332115):     40.709      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :    40.709
    Info (332115): Slack              :    40.342 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 80.274
    Info (332115): -to_clock [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 80.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl4|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): Launch Clock : inst9|lbl4|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl4|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl4|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl4|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     80.609      0.609  F        clock network delay
    Info (332115):     80.641      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :    80.641
    Info (332115): Slack              :    80.274 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 160.342
    Info (332115): -to_clock [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 160.342 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl5|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): Launch Clock : inst9|lbl5|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl5|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl5|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl5|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    160.000    160.000           latch edge time
    Info (332115):    160.677      0.677  F        clock network delay
    Info (332115):    160.709      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :   160.709
    Info (332115): Slack              :   160.342 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 320.274
    Info (332115): -to_clock [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 320.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl6|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): Launch Clock : inst9|lbl6|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl6|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl6|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl6|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    320.000    320.000           latch edge time
    Info (332115):    320.609      0.609  F        clock network delay
    Info (332115):    320.641      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :   320.641
    Info (332115): Slack              :   320.274 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 640.504
    Info (332115): -to_clock [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 640.504 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl7|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): Launch Clock : inst9|lbl7|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl7|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl7|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl7|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    640.000    640.000           latch edge time
    Info (332115):    640.839      0.839  F        clock network delay
    Info (332115):    640.871      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :   640.871
    Info (332115): Slack              :   640.504 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1280.272
    Info (332115): -to_clock [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1280.272 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl8|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.141      0.141  R        clock network delay
    Info (332115):      0.141      0.000 RR    IC  inst9|lbl8|sig_q~0|datac
    Info (332115):      0.325      0.184 RF  CELL  inst9|lbl8|sig_q~0|combout
    Info (332115):      0.325      0.000 FF    IC  inst9|lbl8|sig_q|datain
    Info (332115):      0.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1280.000   1280.000           latch edge time
    Info (332115):   1280.607      0.607  F        clock network delay
    Info (332115):   1280.639      0.032     uTsu  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :  1280.639
    Info (332115): Slack              :  1280.272 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -2.979
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -2.979 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115): To Node      : sdcard:inst7|state.receive_response_acmd41
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.906      0.906  R        clock network delay
    Info (332115):      1.047      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115):      1.047      0.000 FF  CELL  inst7|spi5|ctrl1|state.idle|regout
    Info (332115):      1.203      0.156 FF    IC  inst7|spi5|ctrl1|busy|datad
    Info (332115):      1.282      0.079 FR  CELL  inst7|spi5|ctrl1|busy|combout
    Info (332115):      1.658      0.376 RR    IC  inst7|Selector13~0|datad
    Info (332115):      1.717      0.059 RR  CELL  inst7|Selector13~0|combout
    Info (332115):      1.717      0.000 RR    IC  inst7|state.receive_response_acmd41|datain
    Info (332115):      1.759      0.042 RR  CELL  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.586      4.586  R        clock network delay
    Info (332115):      4.738      0.152      uTh  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.759
    Info (332115): Data Required Time :     4.738
    Info (332115): Slack              :    -2.979 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.148
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -1.148 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115): To Node      : sdcard:inst7|state.receive_response_acmd41
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.906      0.906  R        clock network delay
    Info (332115):      1.047      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.idle
    Info (332115):      1.047      0.000 FF  CELL  inst7|spi5|ctrl1|state.idle|regout
    Info (332115):      1.203      0.156 FF    IC  inst7|spi5|ctrl1|busy|datad
    Info (332115):      1.282      0.079 FR  CELL  inst7|spi5|ctrl1|busy|combout
    Info (332115):      1.658      0.376 RR    IC  inst7|Selector13~0|datad
    Info (332115):      1.717      0.059 RR  CELL  inst7|Selector13~0|combout
    Info (332115):      1.717      0.000 RR    IC  inst7|state.receive_response_acmd41|datain
    Info (332115):      1.759      0.042 RR  CELL  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.755      2.755  R        clock network delay
    Info (332115):      2.907      0.152      uTh  sdcard:inst7|state.receive_response_acmd41
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.759
    Info (332115): Data Required Time :     2.907
    Info (332115): Slack              :    -1.148 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : gen6mhz:inst1|count[0]
    Info (332115): To Node      : gen6mhz:inst1|count[0]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.945      0.141     uTco  gen6mhz:inst1|count[0]
    Info (332115):      1.945      0.000 FF  CELL  inst1|count[0]|regout
    Info (332115):      1.945      0.000 FF    IC  inst1|count[0]~2|datac
    Info (332115):      2.129      0.184 FR  CELL  inst1|count[0]~2|combout
    Info (332115):      2.129      0.000 RR    IC  inst1|count[0]|datain
    Info (332115):      2.171      0.042 RR  CELL  gen6mhz:inst1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.956      0.152      uTh  gen6mhz:inst1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.171
    Info (332115): Data Required Time :     1.956
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 17.810
    Info (332115): -to_clock [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 17.810 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl2|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): Launch Clock : inst9|lbl2|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           launch edge time
    Info (332115):     80.141      0.141  R        clock network delay
    Info (332115):     80.141      0.000 RR    IC  inst9|lbl2|sig_q~0|datac
    Info (332115):     80.325      0.184 RF  CELL  inst9|lbl2|sig_q~0|combout
    Info (332115):     80.325      0.000 FF    IC  inst9|lbl2|sig_q|datain
    Info (332115):     80.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     60.000     60.000           latch edge time
    Info (332115):     62.405      2.405  F        clock network delay
    Info (332115):     62.557      0.152      uTh  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :    80.367
    Info (332115): Data Required Time :    62.557
    Info (332115): Slack              :    17.810 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 39.538
    Info (332115): -to_clock [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 39.538 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl3|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): Launch Clock : inst9|lbl3|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    160.000    160.000           launch edge time
    Info (332115):    160.141      0.141  R        clock network delay
    Info (332115):    160.141      0.000 RR    IC  inst9|lbl3|sig_q~0|datac
    Info (332115):    160.325      0.184 RF  CELL  inst9|lbl3|sig_q~0|combout
    Info (332115):    160.325      0.000 FF    IC  inst9|lbl3|sig_q|datain
    Info (332115):    160.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    120.000    120.000           latch edge time
    Info (332115):    120.677      0.677  F        clock network delay
    Info (332115):    120.829      0.152      uTh  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   160.367
    Info (332115): Data Required Time :   120.829
    Info (332115): Slack              :    39.538 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 79.606
    Info (332115): -to_clock [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 79.606 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl4|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): Launch Clock : inst9|lbl4|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    320.000    320.000           launch edge time
    Info (332115):    320.141      0.141  R        clock network delay
    Info (332115):    320.141      0.000 RR    IC  inst9|lbl4|sig_q~0|datac
    Info (332115):    320.325      0.184 RF  CELL  inst9|lbl4|sig_q~0|combout
    Info (332115):    320.325      0.000 FF    IC  inst9|lbl4|sig_q|datain
    Info (332115):    320.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    240.000    240.000           latch edge time
    Info (332115):    240.609      0.609  F        clock network delay
    Info (332115):    240.761      0.152      uTh  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   320.367
    Info (332115): Data Required Time :   240.761
    Info (332115): Slack              :    79.606 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 159.538
    Info (332115): -to_clock [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 159.538 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl5|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): Launch Clock : inst9|lbl5|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    640.000    640.000           launch edge time
    Info (332115):    640.141      0.141  R        clock network delay
    Info (332115):    640.141      0.000 RR    IC  inst9|lbl5|sig_q~0|datac
    Info (332115):    640.325      0.184 RF  CELL  inst9|lbl5|sig_q~0|combout
    Info (332115):    640.325      0.000 FF    IC  inst9|lbl5|sig_q|datain
    Info (332115):    640.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    480.000    480.000           latch edge time
    Info (332115):    480.677      0.677  F        clock network delay
    Info (332115):    480.829      0.152      uTh  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :   640.367
    Info (332115): Data Required Time :   480.829
    Info (332115): Slack              :   159.538 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 319.606
    Info (332115): -to_clock [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 319.606 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl6|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): Launch Clock : inst9|lbl6|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1280.000   1280.000           launch edge time
    Info (332115):   1280.141      0.141  R        clock network delay
    Info (332115):   1280.141      0.000 RR    IC  inst9|lbl6|sig_q~0|datac
    Info (332115):   1280.325      0.184 RF  CELL  inst9|lbl6|sig_q~0|combout
    Info (332115):   1280.325      0.000 FF    IC  inst9|lbl6|sig_q|datain
    Info (332115):   1280.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    960.000    960.000           latch edge time
    Info (332115):    960.609      0.609  F        clock network delay
    Info (332115):    960.761      0.152      uTh  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  1280.367
    Info (332115): Data Required Time :   960.761
    Info (332115): Slack              :   319.606 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 639.376
    Info (332115): -to_clock [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 639.376 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl7|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): Launch Clock : inst9|lbl7|sig_q|regout
    Info (332115): Latch Clock  : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   2560.000   2560.000           launch edge time
    Info (332115):   2560.141      0.141  R        clock network delay
    Info (332115):   2560.141      0.000 RR    IC  inst9|lbl7|sig_q~0|datac
    Info (332115):   2560.325      0.184 RF  CELL  inst9|lbl7|sig_q~0|combout
    Info (332115):   2560.325      0.000 FF    IC  inst9|lbl7|sig_q|datain
    Info (332115):   2560.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1920.000   1920.000           latch edge time
    Info (332115):   1920.839      0.839  F        clock network delay
    Info (332115):   1920.991      0.152      uTh  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  2560.367
    Info (332115): Data Required Time :  1920.991
    Info (332115): Slack              :   639.376 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1279.608
    Info (332115): -to_clock [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1279.608 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst9|lbl8|sig_q|regout
    Info (332115): To Node      : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   5120.000   5120.000           launch edge time
    Info (332115):   5120.141      0.141  R        clock network delay
    Info (332115):   5120.141      0.000 RR    IC  inst9|lbl8|sig_q~0|datac
    Info (332115):   5120.325      0.184 RF  CELL  inst9|lbl8|sig_q~0|combout
    Info (332115):   5120.325      0.000 FF    IC  inst9|lbl8|sig_q|datain
    Info (332115):   5120.367      0.042 FF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   3840.000   3840.000           latch edge time
    Info (332115):   3840.607      0.607  F        clock network delay
    Info (332115):   3840.759      0.152      uTh  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332115): 
    Info (332115): Data Arrival Time  :  5120.367
    Info (332115): Data Required Time :  3840.759
    Info (332115): Slack              :  1279.608 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 38.954
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 38.954 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : clock_5mhz
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  10200.000  10200.000           launch edge time
    Info (332115):  10202.737      2.737  R        clock network delay
    Info (332115):  10202.878      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):  10202.878      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):  10203.035      0.157 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):  10203.480      0.445 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  10240.000  10240.000           latch edge time
    Info (332115):  10242.402      2.402  R        clock network delay
    Info (332115):  10242.434      0.032     uTsu  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  : 10203.480
    Info (332115): Data Required Time : 10242.434
    Info (332115): Slack              :    38.954 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 42.616
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 42.616 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  15360.000  15360.000           launch edge time
    Info (332115):  15360.906      0.906  R        clock network delay
    Info (332115):  15361.047      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):  15361.047      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):  15361.204      0.157 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):  15361.649      0.445 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):  15400.000  15400.000           latch edge time
    Info (332115):  15404.233      4.233  R        clock network delay
    Info (332115):  15404.265      0.032     uTsu  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  : 15361.649
    Info (332115): Data Required Time : 15404.265
    Info (332115): Slack              :    42.616 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (1 violated).  Worst case slack is -2.736
    Info (332115): -to_clock [get_clocks {clock_5mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is -2.736 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : clock_5mhz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.906      0.906  R        clock network delay
    Info (332115):      1.047      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):      1.047      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):      1.204      0.157 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):      1.649      0.445 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.233      4.233  R        clock network delay
    Info (332115):      4.385      0.152      uTh  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.649
    Info (332115): Data Required Time :     4.385
    Info (332115): Slack              :    -2.736 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (1 violated).  Worst case slack is -0.905
    Info (332115): -to_clock [get_clocks {div_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is -0.905 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115): To Node      : sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): Launch Clock : div_clock
    Info (332115): Latch Clock  : div_clock
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.906      0.906  R        clock network delay
    Info (332115):      1.047      0.141     uTco  sdcard:inst7|spi:spi5|control:ctrl1|state.shifting
    Info (332115):      1.047      0.000 RR  CELL  inst7|spi5|ctrl1|state.shifting|regout
    Info (332115):      1.204      0.157 RR    IC  inst7|spi5|cnt1|count[0]|aclr
    Info (332115):      1.649      0.445 RR  CELL  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.402      2.402  R        clock network delay
    Info (332115):      2.554      0.152      uTh  sdcard:inst7|spi:spi5|counter:cnt1|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.649
    Info (332115): Data Required Time :     2.554
    Info (332115): Slack              :    -0.905 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : gen6mhz:inst1|count[0]
    Info (332113): Clock            : clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clock_50mhz
    Info (332113):      0.571      0.571 RR  CELL  clock_50mhz|combout
    Info (332113):      0.757      0.186 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):      1.482      0.725 RR    IC  inst1|count[0]|clk
    Info (332113):      1.804      0.322 RR  CELL  gen6mhz:inst1|count[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           clock_50mhz
    Info (332113):     10.571      0.571 FF  CELL  clock_50mhz|combout
    Info (332113):     10.757      0.186 FF    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     10.757      0.000 FF  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     11.482      0.725 FF    IC  inst1|count[0]|clk
    Info (332113):     11.804      0.322 FF  CELL  gen6mhz:inst1|count[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.000
    Info (332113): Targets: [get_clocks {inst9|lbl1|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): Clock            : inst9|lbl1|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clock_50mhz
    Info (332113):     20.571      0.571 RR  CELL  clock_50mhz|combout
    Info (332113):     20.757      0.186 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     20.757      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     21.474      0.717 RR    IC  inst9|lbl1|sig_q|clk
    Info (332113):     21.796      0.322 RR  CELL  klokdeler:inst9|dff_capabel:lbl1|sig_q
    Info (332113):     21.796      0.000 FF  CELL  inst9|lbl1|sig_q|regout
    Info (332113):     21.942      0.146 FF    IC  inst9|lbl2|sig_q|clk
    Info (332113):     22.264      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           clock_50mhz
    Info (332113):     40.571      0.571 RR  CELL  clock_50mhz|combout
    Info (332113):     40.757      0.186 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):     40.757      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):     41.474      0.717 RR    IC  inst9|lbl1|sig_q|clk
    Info (332113):     41.796      0.322 RR  CELL  klokdeler:inst9|dff_capabel:lbl1|sig_q
    Info (332113):     41.796      0.000 RR  CELL  inst9|lbl1|sig_q|regout
    Info (332113):     41.942      0.146 RR    IC  inst9|lbl2|sig_q|clk
    Info (332113):     42.264      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl2|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    20.000
    Info (332113): Slack            :    19.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 39.000
    Info (332113): Targets: [get_clocks {inst9|lbl2|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 39.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): Clock            : inst9|lbl2|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.141      0.141           source latency
    Info (332113):     40.141      0.000           inst9|lbl2|sig_q|regout
    Info (332113):     40.355      0.214 FF    IC  inst9|lbl3|sig_q|clk
    Info (332113):     40.677      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     80.000     80.000           launch edge time
    Info (332113):     80.141      0.141           source latency
    Info (332113):     80.141      0.000           inst9|lbl2|sig_q|regout
    Info (332113):     80.355      0.214 RR    IC  inst9|lbl3|sig_q|clk
    Info (332113):     80.677      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl3|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    39.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 79.000
    Info (332113): Targets: [get_clocks {inst9|lbl3|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 79.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): Clock            : inst9|lbl3|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     80.000     80.000           launch edge time
    Info (332113):     80.141      0.141           source latency
    Info (332113):     80.141      0.000           inst9|lbl3|sig_q|regout
    Info (332113):     80.287      0.146 FF    IC  inst9|lbl4|sig_q|clk
    Info (332113):     80.609      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    160.000    160.000           launch edge time
    Info (332113):    160.141      0.141           source latency
    Info (332113):    160.141      0.000           inst9|lbl3|sig_q|regout
    Info (332113):    160.287      0.146 RR    IC  inst9|lbl4|sig_q|clk
    Info (332113):    160.609      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl4|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    80.000
    Info (332113): Slack            :    79.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 99.000
    Info (332113): Targets: [get_clocks {clock_5mhz}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 99.000 
    Info (332113): ===================================================================
    Info (332113): Node             : sdcard:inst7|address_buf[0]
    Info (332113): Clock            : clock_5mhz
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clock_50mhz
    Info (332113):      0.571      0.571 RR  CELL  clock_50mhz|combout
    Info (332113):      0.757      0.186 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):      1.482      0.725 RR    IC  inst1|count[2]|clk
    Info (332113):      1.804      0.322 RR  CELL  gen6mhz:inst1|count[2]
    Info (332113):      1.804      0.000 RR  CELL  inst1|count[2]|regout
    Info (332113):      2.030      0.226 RR    IC  inst7|sd_clk|datad
    Info (332113):      2.089      0.059 RR  CELL  inst7|sd_clk|combout
    Info (332113):      3.407      1.318 RR    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):      3.407      0.000 RR  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):      4.124      0.717 RR    IC  inst7|address_buf[0]|clk
    Info (332113):      4.446      0.322 RR  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           clock_50mhz
    Info (332113):    100.571      0.571 RR  CELL  clock_50mhz|combout
    Info (332113):    100.757      0.186 RR    IC  clock_50mhz~clkctrl|inclk[0]
    Info (332113):    100.757      0.000 RR  CELL  clock_50mhz~clkctrl|outclk
    Info (332113):    101.482      0.725 RR    IC  inst1|count[2]|clk
    Info (332113):    101.804      0.322 RR  CELL  gen6mhz:inst1|count[2]
    Info (332113):    101.804      0.000 FF  CELL  inst1|count[2]|regout
    Info (332113):    102.030      0.226 FF    IC  inst7|sd_clk|datad
    Info (332113):    102.089      0.059 FF  CELL  inst7|sd_clk|combout
    Info (332113):    103.407      1.318 FF    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):    103.407      0.000 FF  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):    104.124      0.717 FF    IC  inst7|address_buf[0]|clk
    Info (332113):    104.446      0.322 FF  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    99.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 159.000
    Info (332113): Targets: [get_clocks {inst9|lbl4|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 159.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): Clock            : inst9|lbl4|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    160.000    160.000           launch edge time
    Info (332113):    160.141      0.141           source latency
    Info (332113):    160.141      0.000           inst9|lbl4|sig_q|regout
    Info (332113):    160.355      0.214 FF    IC  inst9|lbl5|sig_q|clk
    Info (332113):    160.677      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    320.000    320.000           launch edge time
    Info (332113):    320.141      0.141           source latency
    Info (332113):    320.141      0.000           inst9|lbl4|sig_q|regout
    Info (332113):    320.355      0.214 RR    IC  inst9|lbl5|sig_q|clk
    Info (332113):    320.677      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl5|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :   160.000
    Info (332113): Slack            :   159.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 319.000
    Info (332113): Targets: [get_clocks {inst9|lbl5|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 319.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): Clock            : inst9|lbl5|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    320.000    320.000           launch edge time
    Info (332113):    320.141      0.141           source latency
    Info (332113):    320.141      0.000           inst9|lbl5|sig_q|regout
    Info (332113):    320.287      0.146 FF    IC  inst9|lbl6|sig_q|clk
    Info (332113):    320.609      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    640.000    640.000           launch edge time
    Info (332113):    640.141      0.141           source latency
    Info (332113):    640.141      0.000           inst9|lbl5|sig_q|regout
    Info (332113):    640.287      0.146 RR    IC  inst9|lbl6|sig_q|clk
    Info (332113):    640.609      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl6|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :   320.000
    Info (332113): Slack            :   319.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 639.000
    Info (332113): Targets: [get_clocks {inst9|lbl6|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 639.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): Clock            : inst9|lbl6|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    640.000    640.000           launch edge time
    Info (332113):    640.141      0.141           source latency
    Info (332113):    640.141      0.000           inst9|lbl6|sig_q|regout
    Info (332113):    640.517      0.376 FF    IC  inst9|lbl7|sig_q|clk
    Info (332113):    640.839      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   1280.000   1280.000           launch edge time
    Info (332113):   1280.141      0.141           source latency
    Info (332113):   1280.141      0.000           inst9|lbl6|sig_q|regout
    Info (332113):   1280.517      0.376 RR    IC  inst9|lbl7|sig_q|clk
    Info (332113):   1280.839      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl7|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :   640.000
    Info (332113): Slack            :   639.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1279.000
    Info (332113): Targets: [get_clocks {inst9|lbl7|sig_q|regout}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1279.000 
    Info (332113): ===================================================================
    Info (332113): Node             : klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): Clock            : inst9|lbl7|sig_q|regout (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   1280.000   1280.000           launch edge time
    Info (332113):   1280.141      0.141           source latency
    Info (332113):   1280.141      0.000           inst9|lbl7|sig_q|regout
    Info (332113):   1280.285      0.144 FF    IC  inst9|lbl8|sig_q|clk
    Info (332113):   1280.607      0.322 FR  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   2560.000   2560.000           launch edge time
    Info (332113):   2560.141      0.141           source latency
    Info (332113):   2560.141      0.000           inst9|lbl7|sig_q|regout
    Info (332113):   2560.285      0.144 RR    IC  inst9|lbl8|sig_q|clk
    Info (332113):   2560.607      0.322 RF  CELL  klokdeler:inst9|dff_capabel:lbl8|sig_q
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :  1280.000
    Info (332113): Slack            :  1279.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2559.000
    Info (332113): Targets: [get_clocks {div_clock}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 2559.000 
    Info (332113): ===================================================================
    Info (332113): Node             : sdcard:inst7|address_buf[0]
    Info (332113): Clock            : div_clock
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.141      0.141           source latency
    Info (332113):      0.141      0.000           inst9|lbl8|sig_q|regout
    Info (332113):      0.292      0.151 RR    IC  inst7|sd_clk|datac
    Info (332113):      0.399      0.107 RR  CELL  inst7|sd_clk|combout
    Info (332113):      1.717      1.318 RR    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):      1.717      0.000 RR  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):      2.434      0.717 RR    IC  inst7|address_buf[0]|clk
    Info (332113):      2.756      0.322 RR  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):   2560.000   2560.000           launch edge time
    Info (332113):   2560.141      0.141           source latency
    Info (332113):   2560.141      0.000           inst9|lbl8|sig_q|regout
    Info (332113):   2560.292      0.151 FF    IC  inst7|sd_clk|datac
    Info (332113):   2560.399      0.107 FF  CELL  inst7|sd_clk|combout
    Info (332113):   2561.717      1.318 FF    IC  inst7|sd_clk~clkctrl|inclk[0]
    Info (332113):   2561.717      0.000 FF  CELL  inst7|sd_clk~clkctrl|outclk
    Info (332113):   2562.434      0.717 FF    IC  inst7|address_buf[0]|clk
    Info (332113):   2562.756      0.322 FF  CELL  sdcard:inst7|address_buf[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :  2560.000
    Info (332113): Slack            :  2559.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Mon Jan 05 11:19:34 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


