0.7
2020.1
May 27 2020
20:09:33
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v,1743584632,verilog,,,,mp_adder_TB,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/new/full_adder.v,1742371039,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,full_adder,,,,,,,,
,,,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v,,ripple_carry_adder_Nb,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/cla.v,1743583073,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/new/full_adder.v,,cla,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,1743606551,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/new/ripple_carry_adder_Nb.v,,mp_adder,,,,,,,,
