{input 1 clk, inout 1 RST, inout 1 SIG, output 1 SAMPLE}
# {2}