.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD_bSeg_LCD */
.set LCD_bSeg_LCD__COMMON_0, 43
.set LCD_bSeg_LCD__COMMON_1, 11
.set LCD_bSeg_LCD__COMMON_2, 9
.set LCD_bSeg_LCD__COMMON_3, 10
.set LCD_bSeg_LCD__CONTROL, CYREG_LCD_CONTROL
.set LCD_bSeg_LCD__DATA00, CYREG_LCD_DATA00
.set LCD_bSeg_LCD__DATA01, CYREG_LCD_DATA01
.set LCD_bSeg_LCD__DATA02, CYREG_LCD_DATA02
.set LCD_bSeg_LCD__DATA03, CYREG_LCD_DATA03
.set LCD_bSeg_LCD__DATA04, CYREG_LCD_DATA04
.set LCD_bSeg_LCD__DATA05, CYREG_LCD_DATA05
.set LCD_bSeg_LCD__DATA06, CYREG_LCD_DATA06
.set LCD_bSeg_LCD__DATA07, CYREG_LCD_DATA07
.set LCD_bSeg_LCD__DATA10, CYREG_LCD_DATA10
.set LCD_bSeg_LCD__DATA11, CYREG_LCD_DATA11
.set LCD_bSeg_LCD__DATA12, CYREG_LCD_DATA12
.set LCD_bSeg_LCD__DATA13, CYREG_LCD_DATA13
.set LCD_bSeg_LCD__DATA14, CYREG_LCD_DATA14
.set LCD_bSeg_LCD__DATA15, CYREG_LCD_DATA15
.set LCD_bSeg_LCD__DATA16, CYREG_LCD_DATA16
.set LCD_bSeg_LCD__DATA17, CYREG_LCD_DATA17
.set LCD_bSeg_LCD__DIVIDER, CYREG_LCD_DIVIDER
.set LCD_bSeg_LCD__ID, CYREG_LCD_ID
.set LCD_bSeg_LCD__SEGMENT_0, 16
.set LCD_bSeg_LCD__SEGMENT_1, 18
.set LCD_bSeg_LCD__SEGMENT_2, 19
.set LCD_bSeg_LCD__SEGMENT_3, 20
.set LCD_bSeg_LCD__SEGMENT_4, 21
.set LCD_bSeg_LCD__SEGMENT_5, 3
.set LCD_bSeg_LCD__SEGMENT_6, 2
.set LCD_bSeg_LCD__SEGMENT_7, 45

/* LCD_Com */
.set LCD_Com__0__DR, CYREG_GPIO_PRT5_DR
.set LCD_Com__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LCD_Com__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LCD_Com__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LCD_Com__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LCD_Com__0__HSIOM_MASK, 0x0000F000
.set LCD_Com__0__HSIOM_SHIFT, 12
.set LCD_Com__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Com__0__INTR, CYREG_GPIO_PRT5_INTR
.set LCD_Com__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Com__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LCD_Com__0__MASK, 0x08
.set LCD_Com__0__PC, CYREG_GPIO_PRT5_PC
.set LCD_Com__0__PC2, CYREG_GPIO_PRT5_PC2
.set LCD_Com__0__PORT, 5
.set LCD_Com__0__PS, CYREG_GPIO_PRT5_PS
.set LCD_Com__0__SHIFT, 3
.set LCD_Com__1__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__1__HSIOM_MASK, 0x0000F000
.set LCD_Com__1__HSIOM_SHIFT, 12
.set LCD_Com__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__1__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__1__MASK, 0x08
.set LCD_Com__1__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__1__OUT_SEL_SHIFT, 6
.set LCD_Com__1__OUT_SEL_VAL, -1
.set LCD_Com__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__1__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__1__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__1__PORT, 1
.set LCD_Com__1__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__1__SHIFT, 3
.set LCD_Com__2__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__2__HSIOM_MASK, 0x000000F0
.set LCD_Com__2__HSIOM_SHIFT, 4
.set LCD_Com__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__2__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__2__MASK, 0x02
.set LCD_Com__2__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__2__OUT_SEL_SHIFT, 2
.set LCD_Com__2__OUT_SEL_VAL, -1
.set LCD_Com__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__2__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__2__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__2__PORT, 1
.set LCD_Com__2__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__2__SHIFT, 1
.set LCD_Com__3__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__3__HSIOM_MASK, 0x00000F00
.set LCD_Com__3__HSIOM_SHIFT, 8
.set LCD_Com__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__3__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__3__MASK, 0x04
.set LCD_Com__3__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__3__OUT_SEL_SHIFT, 4
.set LCD_Com__3__OUT_SEL_VAL, -1
.set LCD_Com__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__3__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__3__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__3__PORT, 1
.set LCD_Com__3__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__3__SHIFT, 2

/* LCD_Seg */
.set LCD_Seg__0__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__0__HSIOM_MASK, 0x0000000F
.set LCD_Seg__0__HSIOM_SHIFT, 0
.set LCD_Seg__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__0__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__0__MASK, 0x01
.set LCD_Seg__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__0__OUT_SEL_SHIFT, 0
.set LCD_Seg__0__OUT_SEL_VAL, -1
.set LCD_Seg__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__0__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__0__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__0__PORT, 2
.set LCD_Seg__0__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__0__SHIFT, 0
.set LCD_Seg__1__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__1__HSIOM_MASK, 0x00000F00
.set LCD_Seg__1__HSIOM_SHIFT, 8
.set LCD_Seg__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__1__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__1__MASK, 0x04
.set LCD_Seg__1__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__1__OUT_SEL_SHIFT, 4
.set LCD_Seg__1__OUT_SEL_VAL, -1
.set LCD_Seg__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__1__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__1__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__1__PORT, 2
.set LCD_Seg__1__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__1__SHIFT, 2
.set LCD_Seg__2__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__2__HSIOM_MASK, 0x0000F000
.set LCD_Seg__2__HSIOM_SHIFT, 12
.set LCD_Seg__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__2__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__2__MASK, 0x08
.set LCD_Seg__2__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__2__OUT_SEL_SHIFT, 6
.set LCD_Seg__2__OUT_SEL_VAL, -1
.set LCD_Seg__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__2__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__2__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__2__PORT, 2
.set LCD_Seg__2__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__2__SHIFT, 3
.set LCD_Seg__3__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__3__HSIOM_MASK, 0x000F0000
.set LCD_Seg__3__HSIOM_SHIFT, 16
.set LCD_Seg__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__3__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__3__MASK, 0x10
.set LCD_Seg__3__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__3__OUT_SEL_SHIFT, 8
.set LCD_Seg__3__OUT_SEL_VAL, -1
.set LCD_Seg__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__3__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__3__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__3__PORT, 2
.set LCD_Seg__3__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__3__SHIFT, 4
.set LCD_Seg__4__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__4__HSIOM_MASK, 0x00F00000
.set LCD_Seg__4__HSIOM_SHIFT, 20
.set LCD_Seg__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__4__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__4__MASK, 0x20
.set LCD_Seg__4__OUT_SEL, CYREG_UDB_PA2_CFG11
.set LCD_Seg__4__OUT_SEL_SHIFT, 10
.set LCD_Seg__4__OUT_SEL_VAL, -1
.set LCD_Seg__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__4__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__4__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__4__PORT, 2
.set LCD_Seg__4__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__4__SHIFT, 5
.set LCD_Seg__5__DR, CYREG_GPIO_PRT0_DR
.set LCD_Seg__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_Seg__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_Seg__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_Seg__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_Seg__5__HSIOM_MASK, 0x0000F000
.set LCD_Seg__5__HSIOM_SHIFT, 12
.set LCD_Seg__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__5__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__5__MASK, 0x08
.set LCD_Seg__5__OUT_SEL, CYREG_UDB_PA0_CFG11
.set LCD_Seg__5__OUT_SEL_SHIFT, 6
.set LCD_Seg__5__OUT_SEL_VAL, -1
.set LCD_Seg__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_Seg__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_Seg__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_Seg__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_Seg__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_Seg__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_Seg__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_Seg__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_Seg__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_Seg__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_Seg__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_Seg__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_Seg__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_Seg__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_Seg__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_Seg__5__PC, CYREG_GPIO_PRT0_PC
.set LCD_Seg__5__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_Seg__5__PORT, 0
.set LCD_Seg__5__PS, CYREG_GPIO_PRT0_PS
.set LCD_Seg__5__SHIFT, 3
.set LCD_Seg__6__DR, CYREG_GPIO_PRT0_DR
.set LCD_Seg__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_Seg__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_Seg__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_Seg__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_Seg__6__HSIOM_MASK, 0x00000F00
.set LCD_Seg__6__HSIOM_SHIFT, 8
.set LCD_Seg__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__6__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__6__MASK, 0x04
.set LCD_Seg__6__OUT_SEL, CYREG_UDB_PA0_CFG11
.set LCD_Seg__6__OUT_SEL_SHIFT, 4
.set LCD_Seg__6__OUT_SEL_VAL, -1
.set LCD_Seg__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_Seg__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_Seg__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_Seg__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_Seg__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_Seg__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_Seg__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_Seg__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_Seg__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_Seg__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_Seg__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_Seg__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_Seg__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_Seg__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_Seg__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_Seg__6__PC, CYREG_GPIO_PRT0_PC
.set LCD_Seg__6__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_Seg__6__PORT, 0
.set LCD_Seg__6__PS, CYREG_GPIO_PRT0_PS
.set LCD_Seg__6__SHIFT, 2
.set LCD_Seg__7__DR, CYREG_GPIO_PRT5_DR
.set LCD_Seg__7__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LCD_Seg__7__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LCD_Seg__7__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LCD_Seg__7__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LCD_Seg__7__HSIOM_MASK, 0x00F00000
.set LCD_Seg__7__HSIOM_SHIFT, 20
.set LCD_Seg__7__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Seg__7__INTR, CYREG_GPIO_PRT5_INTR
.set LCD_Seg__7__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Seg__7__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LCD_Seg__7__MASK, 0x20
.set LCD_Seg__7__PC, CYREG_GPIO_PRT5_PC
.set LCD_Seg__7__PC2, CYREG_GPIO_PRT5_PC2
.set LCD_Seg__7__PORT, 5
.set LCD_Seg__7__PS, CYREG_GPIO_PRT5_PS
.set LCD_Seg__7__SHIFT, 5

/* P06 */
.set P06__0__DR, CYREG_GPIO_PRT0_DR
.set P06__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P06__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P06__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P06__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P06__0__HSIOM_MASK, 0x0F000000
.set P06__0__HSIOM_SHIFT, 24
.set P06__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P06__0__INTR, CYREG_GPIO_PRT0_INTR
.set P06__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P06__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P06__0__MASK, 0x40
.set P06__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P06__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P06__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P06__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P06__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P06__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P06__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P06__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P06__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P06__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P06__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P06__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P06__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P06__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P06__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P06__0__PC, CYREG_GPIO_PRT0_PC
.set P06__0__PC2, CYREG_GPIO_PRT0_PC2
.set P06__0__PORT, 0
.set P06__0__PS, CYREG_GPIO_PRT0_PS
.set P06__0__SHIFT, 6
.set P06__DR, CYREG_GPIO_PRT0_DR
.set P06__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P06__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P06__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P06__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P06__INTR, CYREG_GPIO_PRT0_INTR
.set P06__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P06__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P06__MASK, 0x40
.set P06__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P06__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P06__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P06__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P06__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P06__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P06__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P06__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P06__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P06__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P06__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P06__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P06__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P06__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P06__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P06__PC, CYREG_GPIO_PRT0_PC
.set P06__PC2, CYREG_GPIO_PRT0_PC2
.set P06__PORT, 0
.set P06__PS, CYREG_GPIO_PRT0_PS
.set P06__SHIFT, 6

/* PWM_cy_m0s8_tcpwm_1 */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT5_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT5_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT5_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT5_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT5_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT5_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT5_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT5_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT5_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT5_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT5_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x20
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 5
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x2000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 13
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x20000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 29
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x200000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 21
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x20
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 5
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x20
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 5
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 5
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT5_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT5_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT5_TR_CTRL2

/* led0 */
.set led0__0__DR, CYREG_GPIO_PRT3_DR
.set led0__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set led0__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set led0__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set led0__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set led0__0__HSIOM_MASK, 0x000000F0
.set led0__0__HSIOM_SHIFT, 4
.set led0__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set led0__0__INTR, CYREG_GPIO_PRT3_INTR
.set led0__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set led0__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set led0__0__MASK, 0x02
.set led0__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set led0__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set led0__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set led0__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set led0__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set led0__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set led0__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set led0__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set led0__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set led0__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set led0__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set led0__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set led0__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set led0__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set led0__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set led0__0__PC, CYREG_GPIO_PRT3_PC
.set led0__0__PC2, CYREG_GPIO_PRT3_PC2
.set led0__0__PORT, 3
.set led0__0__PS, CYREG_GPIO_PRT3_PS
.set led0__0__SHIFT, 1
.set led0__DR, CYREG_GPIO_PRT3_DR
.set led0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set led0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set led0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set led0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set led0__INTR, CYREG_GPIO_PRT3_INTR
.set led0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set led0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set led0__MASK, 0x02
.set led0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set led0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set led0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set led0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set led0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set led0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set led0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set led0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set led0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set led0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set led0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set led0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set led0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set led0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set led0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set led0__PC, CYREG_GPIO_PRT3_PC
.set led0__PC2, CYREG_GPIO_PRT3_PC2
.set led0__PORT, 3
.set led0__PS, CYREG_GPIO_PRT3_PS
.set led0__SHIFT, 1

/* led1 */
.set led1__0__DR, CYREG_GPIO_PRT3_DR
.set led1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set led1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set led1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set led1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set led1__0__HSIOM_MASK, 0x0000000F
.set led1__0__HSIOM_SHIFT, 0
.set led1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set led1__0__INTR, CYREG_GPIO_PRT3_INTR
.set led1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set led1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set led1__0__MASK, 0x01
.set led1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set led1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set led1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set led1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set led1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set led1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set led1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set led1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set led1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set led1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set led1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set led1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set led1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set led1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set led1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set led1__0__PC, CYREG_GPIO_PRT3_PC
.set led1__0__PC2, CYREG_GPIO_PRT3_PC2
.set led1__0__PORT, 3
.set led1__0__PS, CYREG_GPIO_PRT3_PS
.set led1__0__SHIFT, 0
.set led1__DR, CYREG_GPIO_PRT3_DR
.set led1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set led1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set led1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set led1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set led1__INTR, CYREG_GPIO_PRT3_INTR
.set led1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set led1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set led1__MASK, 0x01
.set led1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set led1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set led1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set led1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set led1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set led1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set led1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set led1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set led1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set led1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set led1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set led1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set led1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set led1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set led1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set led1__PC, CYREG_GPIO_PRT3_PC
.set led1__PC2, CYREG_GPIO_PRT3_PC2
.set led1__PORT, 3
.set led1__PS, CYREG_GPIO_PRT3_PS
.set led1__SHIFT, 0

/* EZI2C_SCB */
.set EZI2C_SCB__CTRL, CYREG_SCB0_CTRL
.set EZI2C_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set EZI2C_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set EZI2C_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set EZI2C_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set EZI2C_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set EZI2C_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set EZI2C_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set EZI2C_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set EZI2C_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set EZI2C_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set EZI2C_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set EZI2C_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set EZI2C_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set EZI2C_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set EZI2C_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set EZI2C_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set EZI2C_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set EZI2C_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set EZI2C_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set EZI2C_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set EZI2C_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set EZI2C_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set EZI2C_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set EZI2C_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set EZI2C_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set EZI2C_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set EZI2C_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set EZI2C_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set EZI2C_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set EZI2C_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set EZI2C_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set EZI2C_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set EZI2C_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set EZI2C_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set EZI2C_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set EZI2C_SCB__INTR_M, CYREG_SCB0_INTR_M
.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set EZI2C_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set EZI2C_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set EZI2C_SCB__INTR_S, CYREG_SCB0_INTR_S
.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set EZI2C_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set EZI2C_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set EZI2C_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set EZI2C_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set EZI2C_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set EZI2C_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set EZI2C_SCB__SS0_POSISTION, 0
.set EZI2C_SCB__SS1_POSISTION, 1
.set EZI2C_SCB__SS2_POSISTION, 2
.set EZI2C_SCB__SS3_POSISTION, 3
.set EZI2C_SCB__STATUS, CYREG_SCB0_STATUS
.set EZI2C_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set EZI2C_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set EZI2C_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EZI2C_SCB_IRQ__INTC_MASK, 0x100
.set EZI2C_SCB_IRQ__INTC_NUMBER, 8
.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* EZI2C_SCBCLK */
.set EZI2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set EZI2C_SCBCLK__DIV_ID, 0x00000043
.set EZI2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set EZI2C_SCBCLK__PA_DIV_ID, 0x000000FF

/* EZI2C_scl */
.set EZI2C_scl__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
.set EZI2C_scl__0__HSIOM_SHIFT, 0
.set EZI2C_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__0__MASK, 0x01
.set EZI2C_scl__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_scl__0__PORT, 4
.set EZI2C_scl__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_scl__0__SHIFT, 0
.set EZI2C_scl__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__MASK, 0x01
.set EZI2C_scl__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_scl__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_scl__PORT, 4
.set EZI2C_scl__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_scl__SHIFT, 0

/* EZI2C_sda */
.set EZI2C_sda__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
.set EZI2C_sda__0__HSIOM_SHIFT, 4
.set EZI2C_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__0__MASK, 0x02
.set EZI2C_sda__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_sda__0__PORT, 4
.set EZI2C_sda__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_sda__0__SHIFT, 1
.set EZI2C_sda__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__MASK, 0x02
.set EZI2C_sda__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_sda__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_sda__PORT, 4
.set EZI2C_sda__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_sda__SHIFT, 1

/* BLEIOT_UART_rx */
.set BLEIOT_UART_rx__0__DR, CYREG_GPIO_PRT6_DR
.set BLEIOT_UART_rx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set BLEIOT_UART_rx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set BLEIOT_UART_rx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set BLEIOT_UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set BLEIOT_UART_rx__0__HSIOM_MASK, 0x0000000F
.set BLEIOT_UART_rx__0__HSIOM_SHIFT, 0
.set BLEIOT_UART_rx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_rx__0__INTR, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_rx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_rx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_rx__0__MASK, 0x01
.set BLEIOT_UART_rx__0__PC, CYREG_GPIO_PRT6_PC
.set BLEIOT_UART_rx__0__PC2, CYREG_GPIO_PRT6_PC2
.set BLEIOT_UART_rx__0__PORT, 6
.set BLEIOT_UART_rx__0__PS, CYREG_GPIO_PRT6_PS
.set BLEIOT_UART_rx__0__SHIFT, 0
.set BLEIOT_UART_rx__DR, CYREG_GPIO_PRT6_DR
.set BLEIOT_UART_rx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set BLEIOT_UART_rx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set BLEIOT_UART_rx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set BLEIOT_UART_rx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_rx__INTR, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_rx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_rx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_rx__MASK, 0x01
.set BLEIOT_UART_rx__PC, CYREG_GPIO_PRT6_PC
.set BLEIOT_UART_rx__PC2, CYREG_GPIO_PRT6_PC2
.set BLEIOT_UART_rx__PORT, 6
.set BLEIOT_UART_rx__PS, CYREG_GPIO_PRT6_PS
.set BLEIOT_UART_rx__SHIFT, 0

/* BLEIOT_UART_SCB */
.set BLEIOT_UART_SCB__CTRL, CYREG_SCB3_CTRL
.set BLEIOT_UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set BLEIOT_UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set BLEIOT_UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set BLEIOT_UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set BLEIOT_UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set BLEIOT_UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set BLEIOT_UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set BLEIOT_UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set BLEIOT_UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set BLEIOT_UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set BLEIOT_UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set BLEIOT_UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set BLEIOT_UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set BLEIOT_UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set BLEIOT_UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set BLEIOT_UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set BLEIOT_UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set BLEIOT_UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set BLEIOT_UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set BLEIOT_UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set BLEIOT_UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set BLEIOT_UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set BLEIOT_UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set BLEIOT_UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set BLEIOT_UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set BLEIOT_UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set BLEIOT_UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set BLEIOT_UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set BLEIOT_UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set BLEIOT_UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set BLEIOT_UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set BLEIOT_UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set BLEIOT_UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set BLEIOT_UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set BLEIOT_UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set BLEIOT_UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set BLEIOT_UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set BLEIOT_UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set BLEIOT_UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set BLEIOT_UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set BLEIOT_UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set BLEIOT_UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set BLEIOT_UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set BLEIOT_UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set BLEIOT_UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set BLEIOT_UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set BLEIOT_UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set BLEIOT_UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set BLEIOT_UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set BLEIOT_UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set BLEIOT_UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set BLEIOT_UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set BLEIOT_UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set BLEIOT_UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set BLEIOT_UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set BLEIOT_UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set BLEIOT_UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set BLEIOT_UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set BLEIOT_UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set BLEIOT_UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set BLEIOT_UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set BLEIOT_UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set BLEIOT_UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set BLEIOT_UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set BLEIOT_UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set BLEIOT_UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set BLEIOT_UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set BLEIOT_UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set BLEIOT_UART_SCB__SS0_POSISTION, 0
.set BLEIOT_UART_SCB__SS1_POSISTION, 1
.set BLEIOT_UART_SCB__SS2_POSISTION, 2
.set BLEIOT_UART_SCB__SS3_POSISTION, 3
.set BLEIOT_UART_SCB__STATUS, CYREG_SCB3_STATUS
.set BLEIOT_UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set BLEIOT_UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set BLEIOT_UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set BLEIOT_UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set BLEIOT_UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set BLEIOT_UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set BLEIOT_UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set BLEIOT_UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set BLEIOT_UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL

/* BLEIOT_UART_SCB_IRQ */
.set BLEIOT_UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set BLEIOT_UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set BLEIOT_UART_SCB_IRQ__INTC_MASK, 0x800
.set BLEIOT_UART_SCB_IRQ__INTC_NUMBER, 11
.set BLEIOT_UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set BLEIOT_UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set BLEIOT_UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set BLEIOT_UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set BLEIOT_UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BLEIOT_UART_SCBCLK */
.set BLEIOT_UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set BLEIOT_UART_SCBCLK__DIV_ID, 0x00000044
.set BLEIOT_UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set BLEIOT_UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* BLEIOT_UART_tx */
.set BLEIOT_UART_tx__0__DR, CYREG_GPIO_PRT6_DR
.set BLEIOT_UART_tx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set BLEIOT_UART_tx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set BLEIOT_UART_tx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set BLEIOT_UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set BLEIOT_UART_tx__0__HSIOM_MASK, 0x000000F0
.set BLEIOT_UART_tx__0__HSIOM_SHIFT, 4
.set BLEIOT_UART_tx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_tx__0__INTR, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_tx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_tx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_tx__0__MASK, 0x02
.set BLEIOT_UART_tx__0__PC, CYREG_GPIO_PRT6_PC
.set BLEIOT_UART_tx__0__PC2, CYREG_GPIO_PRT6_PC2
.set BLEIOT_UART_tx__0__PORT, 6
.set BLEIOT_UART_tx__0__PS, CYREG_GPIO_PRT6_PS
.set BLEIOT_UART_tx__0__SHIFT, 1
.set BLEIOT_UART_tx__DR, CYREG_GPIO_PRT6_DR
.set BLEIOT_UART_tx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set BLEIOT_UART_tx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set BLEIOT_UART_tx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set BLEIOT_UART_tx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_tx__INTR, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_tx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set BLEIOT_UART_tx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set BLEIOT_UART_tx__MASK, 0x02
.set BLEIOT_UART_tx__PC, CYREG_GPIO_PRT6_PC
.set BLEIOT_UART_tx__PC2, CYREG_GPIO_PRT6_PC2
.set BLEIOT_UART_tx__PORT, 6
.set BLEIOT_UART_tx__PS, CYREG_GPIO_PRT6_PS
.set BLEIOT_UART_tx__SHIFT, 1

/* button */
.set button__0__DR, CYREG_GPIO_PRT0_DR
.set button__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set button__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set button__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set button__0__HSIOM_MASK, 0xF0000000
.set button__0__HSIOM_SHIFT, 28
.set button__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__0__INTR, CYREG_GPIO_PRT0_INTR
.set button__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set button__0__MASK, 0x80
.set button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set button__0__PC, CYREG_GPIO_PRT0_PC
.set button__0__PC2, CYREG_GPIO_PRT0_PC2
.set button__0__PORT, 0
.set button__0__PS, CYREG_GPIO_PRT0_PS
.set button__0__SHIFT, 7
.set button__DR, CYREG_GPIO_PRT0_DR
.set button__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set button__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set button__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set button__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__INTR, CYREG_GPIO_PRT0_INTR
.set button__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__INTSTAT, CYREG_GPIO_PRT0_INTR
.set button__MASK, 0x80
.set button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set button__PC, CYREG_GPIO_PRT0_PC
.set button__PC2, CYREG_GPIO_PRT0_PC2
.set button__PORT, 0
.set button__PS, CYREG_GPIO_PRT0_PS
.set button__SHIFT, 7

/* buzzer */
.set buzzer__0__DR, CYREG_GPIO_PRT6_DR
.set buzzer__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set buzzer__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set buzzer__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set buzzer__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set buzzer__0__HSIOM_MASK, 0x00000F00
.set buzzer__0__HSIOM_SHIFT, 8
.set buzzer__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set buzzer__0__INTR, CYREG_GPIO_PRT6_INTR
.set buzzer__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set buzzer__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set buzzer__0__MASK, 0x04
.set buzzer__0__PC, CYREG_GPIO_PRT6_PC
.set buzzer__0__PC2, CYREG_GPIO_PRT6_PC2
.set buzzer__0__PORT, 6
.set buzzer__0__PS, CYREG_GPIO_PRT6_PS
.set buzzer__0__SHIFT, 2
.set buzzer__DR, CYREG_GPIO_PRT6_DR
.set buzzer__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set buzzer__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set buzzer__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set buzzer__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set buzzer__INTR, CYREG_GPIO_PRT6_INTR
.set buzzer__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set buzzer__INTSTAT, CYREG_GPIO_PRT6_INTR
.set buzzer__MASK, 0x04
.set buzzer__PC, CYREG_GPIO_PRT6_PC
.set buzzer__PC2, CYREG_GPIO_PRT6_PC2
.set buzzer__PORT, 6
.set buzzer__PS, CYREG_GPIO_PRT6_PS
.set buzzer__SHIFT, 2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL23
.set Clock_1__DIV_ID, 0x00000045
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL16
.set Clock_2__DIV_ID, 0x00000042
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_2__PA_DIV_ID, 0x000000FF

/* CapSense_Cmod */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 2

/* CapSense_CSD_FFB */
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD0_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD0_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD0_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD0_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD0_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_IDAC2_cy_psoc4_idac */
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x20000
.set CapSense_ISR__INTC_NUMBER, 17
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_SampleClk */
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF

/* CapSense_SenseClk */
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF

/* CapSense_Sns */
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__0__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__0__HSIOM_SHIFT, 28
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__MASK, 0x80
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__0__PORT, 2
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__0__SHIFT, 7
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__1__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__1__HSIOM_SHIFT, 0
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__1__MASK, 0x01
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__1__PORT, 1
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__1__SHIFT, 0
.set CapSense_Sns__Button0__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button0__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button0__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button0__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button0__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__MASK, 0x01
.set CapSense_Sns__Button0__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button0__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button0__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button0__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button0__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button0__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button0__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button0__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button0__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button0__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button0__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button0__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button0__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button0__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button0__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button0__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button0__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button0__BTN__PORT, 1
.set CapSense_Sns__Button0__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button0__BTN__SHIFT, 0
.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__MASK, 0x80
.set CapSense_Sns__Button1__BTN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Button1__BTN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Button1__BTN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Button1__BTN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Button1__BTN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Button1__BTN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Button1__BTN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Button1__BTN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Button1__BTN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Button1__BTN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Button1__BTN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Button1__BTN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Button1__BTN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Button1__BTN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Button1__BTN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Button1__BTN__PORT, 2
.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Button1__BTN__SHIFT, 7

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
