// Seed: 1037811491
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  logic id_3;
  assign id_1 = {-1{1}};
  logic id_4;
  wire  id_5;
endmodule
module module_1 (
    input supply0 id_0
    , id_11,
    input supply0 id_1["" : 1],
    input supply0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5#(
        .id_12(1),
        .id_13(~1 - -1 * -1'b0),
        .id_14(-1)
    ) [-1 : 1 'b0],
    output wand id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9
);
  always id_14 = -1 - id_13;
  xor primCall (id_4, id_13, id_8, id_5, id_14, id_7, id_0, id_1, id_2, id_12);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_4
  );
endmodule
