var namespacealpaka_1_1mem_1_1buf_1_1traits =
[
    [ "Alloc", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc.html", null ],
    [ "Alloc< TElem, dim::DimInt< 1u >, TIdx, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01DevOmp5_01_4" ],
    [ "Alloc< TElem, dim::DimInt< 1u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, dim::DimInt< 2u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_012u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_012u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, dim::DimInt< 3u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_013u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_013u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, TDim, TIdx, DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevCpu_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevCpu_01_4" ],
    [ "Alloc< TElem, TDim, TIdx, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevOmp5_01_4" ],
    [ "BufType", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType.html", null ],
    [ "BufType< DevCpu, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< DevOmp5, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< DevUniformCudaHipRt, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "IsPinned", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned.html", null ],
    [ "IsPinned< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3c7083a406aebb5ceaa44245dabcffa34.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3c7083a406aebb5ceaa44245dabcffa34" ],
    [ "Map", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map.html", null ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4" ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TI5c5efc329ae4cc89d3217b802aa86c0f.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TI5c5efc329ae4cc89d3217b802aa86c0f" ],
    [ "Map< mem::buf::BufOmp5< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Map< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_0b97619fd928f42113f334ac7337cee35.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_0b97619fd928f42113f334ac7337cee35" ],
    [ "Pin", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin.html", null ],
    [ "Pin< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy.html", null ],
    [ "PrepareForAsyncCopy< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufUniformCudaHipR50edb0c958c8c5064ad41ebbeeacc7d7.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufUniformCudaHipR50edb0c958c8c5064ad41ebbeeacc7d7" ],
    [ "Unmap", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap.html", null ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4" ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01a09236dde6ac517b629e255997afb115.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01a09236dde6ac517b629e255997afb115" ],
    [ "Unmap< mem::buf::BufOmp5< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Unmap< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_005978c4646867ba82effca1b4a0988f79.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_005978c4646867ba82effca1b4a0988f79" ],
    [ "Unpin", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin.html", null ],
    [ "Unpin< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01fd59d76f036bbbfb69cc29117f576471.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01fd59d76f036bbbfb69cc29117f576471" ]
];