Resource Report
Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Sun Jul 10 21:18:17 2022

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------+
| Topcell | soundchip                                                          |
| Format  | Verilog                                                            |
| Source  | C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip.vm |
+---------+--------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 83   | 12084 | 0.69       |
| DFF                       | 151  | 12084 | 1.25       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 6    | 138   | 4.35       |
| -- Single-ended I/O       | 6    | 138   | 4.35       |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 5    | 8     | 62.50      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 83   | 151 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 83   | 151 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 18     | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 3            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  3    |  3     |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------+
| Fanout | Type    | Name                                                                  |
+--------+---------+-----------------------------------------------------------------------+
| 102    | INT_NET | Net   : dff_1_arst                                                    |
|        |         | Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1_rep_RNI6BBA/U0_RGB1 |
|        |         | Source: NETLIST                                                       |
| 70     | INT_NET | Net   : FCCC_C0_0_GL1                                                 |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1                          |
|        |         | Source: NETLIST                                                       |
| 46     | INT_NET | Net   : FCCC_C0_0_GL0                                                 |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1                          |
|        |         | Source: NETLIST                                                       |
| 32     | INT_NET | Net   : SPI_SLAVE_0_DOUT_VLD                                          |
|        |         | Driver: SPI_SLAVE_0/DOUT_VLD_inferred_clock_RNITLG3/U0_RGB1           |
|        |         | Source: NETLIST                                                       |
| 3      | INT_NET | Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F                                   |
|        |         | Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1         |
|        |         | Source: NETLIST                                                       |
+--------+---------+-----------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 33     | INT_NET | Net   : SPI_SLAVE_0/DOUT_VLD_Z                             |
|        |         | Driver: SPI_SLAVE_0/DOUT_VLD                               |
| 32     | INT_NET | Net   : SPI_SLAVE_0/un3_spi_clk_redge_en                   |
|        |         | Driver: SPI_SLAVE_0/data_shreg_p.un3_spi_clk_redge_en_0_a2 |
| 7      | INT_NET | Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff_1          |
|        |         | Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1          |
| 6      | INT_NET | Net   : SPI_SLAVE_0/sclk_reg_Z                             |
|        |         | Driver: SPI_SLAVE_0/sclk_reg                               |
| 5      | INT_NET | Net   : SPI_SLAVE_0/spi_clk_reg_Z                          |
|        |         | Driver: SPI_SLAVE_0/spi_clk_reg                            |
| 4      | INT_NET | Net   : SPI_SLAVE_0/bit_cnt_Z[1]                           |
|        |         | Driver: SPI_SLAVE_0/bit_cnt[1]                             |
| 4      | INT_NET | Net   : SPI_SLAVE_0/cs_n_reg_Z                             |
|        |         | Driver: SPI_SLAVE_0/cs_n_reg                               |
| 4      | INT_NET | Net   : SPI_SLAVE_0/N_21                                   |
|        |         | Driver: SPI_SLAVE_0/bit_cnt_0_i_o2[1]                      |
| 3      | INT_NET | Net   : dac_out_left_c                                     |
|        |         | Driver: dac_0/SIGMA_ADDER_0/sigma_register[17]             |
| 3      | INT_NET | Net   : dac_out_right_c                                    |
|        |         | Driver: dac_1/SIGMA_ADDER_0/sigma_register[17]             |
+--------+---------+------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 33     | INT_NET | Net   : SPI_SLAVE_0/DOUT_VLD_Z                             |
|        |         | Driver: SPI_SLAVE_0/DOUT_VLD                               |
| 32     | INT_NET | Net   : SPI_SLAVE_0/un3_spi_clk_redge_en                   |
|        |         | Driver: SPI_SLAVE_0/data_shreg_p.un3_spi_clk_redge_en_0_a2 |
| 7      | INT_NET | Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff_1          |
|        |         | Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1          |
| 6      | INT_NET | Net   : SPI_SLAVE_0/sclk_reg_Z                             |
|        |         | Driver: SPI_SLAVE_0/sclk_reg                               |
| 5      | INT_NET | Net   : SPI_SLAVE_0/spi_clk_reg_Z                          |
|        |         | Driver: SPI_SLAVE_0/spi_clk_reg                            |
| 4      | INT_NET | Net   : SPI_SLAVE_0/bit_cnt_Z[1]                           |
|        |         | Driver: SPI_SLAVE_0/bit_cnt[1]                             |
| 4      | INT_NET | Net   : SPI_SLAVE_0/cs_n_reg_Z                             |
|        |         | Driver: SPI_SLAVE_0/cs_n_reg                               |
| 4      | INT_NET | Net   : SPI_SLAVE_0/N_21                                   |
|        |         | Driver: SPI_SLAVE_0/bit_cnt_0_i_o2[1]                      |
| 3      | INT_NET | Net   : dac_out_left_c                                     |
|        |         | Driver: dac_0/SIGMA_ADDER_0/sigma_register[17]             |
| 3      | INT_NET | Net   : dac_out_right_c                                    |
|        |         | Driver: dac_1/SIGMA_ADDER_0/sigma_register[17]             |
+--------+---------+------------------------------------------------------------+

