{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649104744094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649104744097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 14:39:04 2022 " "Processing started: Mon Apr  4 14:39:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649104744097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649104744097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649104744097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649104744266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649104744266 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "DUT.v(132) " "Verilog HDL error at DUT.v(132): constant value overflow" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 132 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1649104748540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DUT.v 1 1 " "Using design file DUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649104748541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649104748541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649104748542 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Hsys DUT.v(124) " "Verilog HDL warning at DUT.v(124): initial value for variable Hsys should be constant" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 124 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1649104748551 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[7..0\] 0 DUT.v(23) " "Net \"Hsys\[7..0\]\" at DUT.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649104748554 "|DUT"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "DUT.v" "Mult6" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "DUT.v" "Mult7" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "DUT.v" "Mult4" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "DUT.v" "Mult5" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "DUT.v" "Mult2" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "DUT.v" "Mult3" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DUT.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DUT.v" "Mult1" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749095 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649104749095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649104749133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649104749133 ""}  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649104749133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649104749173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649104749173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649104749453 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[24\] " "Logic cell \"mult_out\[6\]\[24\]\"" {  } { { "DUT.v" "mult_out\[6\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[24\] " "Logic cell \"mult_out\[7\]\[24\]\"" {  } { { "DUT.v" "mult_out\[7\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[23\] " "Logic cell \"mult_out\[6\]\[23\]\"" {  } { { "DUT.v" "mult_out\[6\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[23\] " "Logic cell \"mult_out\[7\]\[23\]\"" {  } { { "DUT.v" "mult_out\[7\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[22\] " "Logic cell \"mult_out\[6\]\[22\]\"" {  } { { "DUT.v" "mult_out\[6\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[22\] " "Logic cell \"mult_out\[7\]\[22\]\"" {  } { { "DUT.v" "mult_out\[7\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[21\] " "Logic cell \"mult_out\[6\]\[21\]\"" {  } { { "DUT.v" "mult_out\[6\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[21\] " "Logic cell \"mult_out\[7\]\[21\]\"" {  } { { "DUT.v" "mult_out\[7\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[20\] " "Logic cell \"mult_out\[6\]\[20\]\"" {  } { { "DUT.v" "mult_out\[6\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[20\] " "Logic cell \"mult_out\[7\]\[20\]\"" {  } { { "DUT.v" "mult_out\[7\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[19\] " "Logic cell \"mult_out\[6\]\[19\]\"" {  } { { "DUT.v" "mult_out\[6\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[19\] " "Logic cell \"mult_out\[7\]\[19\]\"" {  } { { "DUT.v" "mult_out\[7\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[18\] " "Logic cell \"mult_out\[6\]\[18\]\"" {  } { { "DUT.v" "mult_out\[6\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[18\] " "Logic cell \"mult_out\[7\]\[18\]\"" {  } { { "DUT.v" "mult_out\[7\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[17\] " "Logic cell \"mult_out\[6\]\[17\]\"" {  } { { "DUT.v" "mult_out\[6\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[17\] " "Logic cell \"mult_out\[7\]\[17\]\"" {  } { { "DUT.v" "mult_out\[7\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[34\] " "Logic cell \"mult_out\[4\]\[34\]\"" {  } { { "DUT.v" "mult_out\[4\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[34\] " "Logic cell \"mult_out\[5\]\[34\]\"" {  } { { "DUT.v" "mult_out\[5\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[33\] " "Logic cell \"mult_out\[4\]\[33\]\"" {  } { { "DUT.v" "mult_out\[4\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[33\] " "Logic cell \"mult_out\[5\]\[33\]\"" {  } { { "DUT.v" "mult_out\[5\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[32\] " "Logic cell \"mult_out\[4\]\[32\]\"" {  } { { "DUT.v" "mult_out\[4\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[32\] " "Logic cell \"mult_out\[5\]\[32\]\"" {  } { { "DUT.v" "mult_out\[5\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[31\] " "Logic cell \"mult_out\[4\]\[31\]\"" {  } { { "DUT.v" "mult_out\[4\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[31\] " "Logic cell \"mult_out\[5\]\[31\]\"" {  } { { "DUT.v" "mult_out\[5\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[30\] " "Logic cell \"mult_out\[4\]\[30\]\"" {  } { { "DUT.v" "mult_out\[4\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[30\] " "Logic cell \"mult_out\[5\]\[30\]\"" {  } { { "DUT.v" "mult_out\[5\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[29\] " "Logic cell \"mult_out\[4\]\[29\]\"" {  } { { "DUT.v" "mult_out\[4\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[29\] " "Logic cell \"mult_out\[5\]\[29\]\"" {  } { { "DUT.v" "mult_out\[5\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[28\] " "Logic cell \"mult_out\[4\]\[28\]\"" {  } { { "DUT.v" "mult_out\[4\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[28\] " "Logic cell \"mult_out\[5\]\[28\]\"" {  } { { "DUT.v" "mult_out\[5\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[27\] " "Logic cell \"mult_out\[4\]\[27\]\"" {  } { { "DUT.v" "mult_out\[4\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[27\] " "Logic cell \"mult_out\[5\]\[27\]\"" {  } { { "DUT.v" "mult_out\[5\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[26\] " "Logic cell \"mult_out\[4\]\[26\]\"" {  } { { "DUT.v" "mult_out\[4\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[26\] " "Logic cell \"mult_out\[5\]\[26\]\"" {  } { { "DUT.v" "mult_out\[5\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[25\] " "Logic cell \"mult_out\[4\]\[25\]\"" {  } { { "DUT.v" "mult_out\[4\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[25\] " "Logic cell \"mult_out\[5\]\[25\]\"" {  } { { "DUT.v" "mult_out\[5\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[24\] " "Logic cell \"mult_out\[4\]\[24\]\"" {  } { { "DUT.v" "mult_out\[4\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[24\] " "Logic cell \"mult_out\[5\]\[24\]\"" {  } { { "DUT.v" "mult_out\[5\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[23\] " "Logic cell \"mult_out\[4\]\[23\]\"" {  } { { "DUT.v" "mult_out\[4\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[23\] " "Logic cell \"mult_out\[5\]\[23\]\"" {  } { { "DUT.v" "mult_out\[5\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[22\] " "Logic cell \"mult_out\[4\]\[22\]\"" {  } { { "DUT.v" "mult_out\[4\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[22\] " "Logic cell \"mult_out\[5\]\[22\]\"" {  } { { "DUT.v" "mult_out\[5\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[21\] " "Logic cell \"mult_out\[4\]\[21\]\"" {  } { { "DUT.v" "mult_out\[4\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[21\] " "Logic cell \"mult_out\[5\]\[21\]\"" {  } { { "DUT.v" "mult_out\[5\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[20\] " "Logic cell \"mult_out\[4\]\[20\]\"" {  } { { "DUT.v" "mult_out\[4\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[20\] " "Logic cell \"mult_out\[5\]\[20\]\"" {  } { { "DUT.v" "mult_out\[5\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[19\] " "Logic cell \"mult_out\[4\]\[19\]\"" {  } { { "DUT.v" "mult_out\[4\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[19\] " "Logic cell \"mult_out\[5\]\[19\]\"" {  } { { "DUT.v" "mult_out\[5\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[18\] " "Logic cell \"mult_out\[4\]\[18\]\"" {  } { { "DUT.v" "mult_out\[4\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[18\] " "Logic cell \"mult_out\[5\]\[18\]\"" {  } { { "DUT.v" "mult_out\[5\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[4\]\[17\] " "Logic cell \"mult_out\[4\]\[17\]\"" {  } { { "DUT.v" "mult_out\[4\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[5\]\[17\] " "Logic cell \"mult_out\[5\]\[17\]\"" {  } { { "DUT.v" "mult_out\[5\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[34\] " "Logic cell \"mult_out\[2\]\[34\]\"" {  } { { "DUT.v" "mult_out\[2\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[34\] " "Logic cell \"mult_out\[3\]\[34\]\"" {  } { { "DUT.v" "mult_out\[3\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[33\] " "Logic cell \"mult_out\[2\]\[33\]\"" {  } { { "DUT.v" "mult_out\[2\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[33\] " "Logic cell \"mult_out\[3\]\[33\]\"" {  } { { "DUT.v" "mult_out\[3\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[32\] " "Logic cell \"mult_out\[2\]\[32\]\"" {  } { { "DUT.v" "mult_out\[2\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[32\] " "Logic cell \"mult_out\[3\]\[32\]\"" {  } { { "DUT.v" "mult_out\[3\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[31\] " "Logic cell \"mult_out\[2\]\[31\]\"" {  } { { "DUT.v" "mult_out\[2\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[31\] " "Logic cell \"mult_out\[3\]\[31\]\"" {  } { { "DUT.v" "mult_out\[3\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[30\] " "Logic cell \"mult_out\[2\]\[30\]\"" {  } { { "DUT.v" "mult_out\[2\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[30\] " "Logic cell \"mult_out\[3\]\[30\]\"" {  } { { "DUT.v" "mult_out\[3\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[29\] " "Logic cell \"mult_out\[2\]\[29\]\"" {  } { { "DUT.v" "mult_out\[2\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[29\] " "Logic cell \"mult_out\[3\]\[29\]\"" {  } { { "DUT.v" "mult_out\[3\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[28\] " "Logic cell \"mult_out\[2\]\[28\]\"" {  } { { "DUT.v" "mult_out\[2\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[28\] " "Logic cell \"mult_out\[3\]\[28\]\"" {  } { { "DUT.v" "mult_out\[3\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[27\] " "Logic cell \"mult_out\[2\]\[27\]\"" {  } { { "DUT.v" "mult_out\[2\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[27\] " "Logic cell \"mult_out\[3\]\[27\]\"" {  } { { "DUT.v" "mult_out\[3\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[26\] " "Logic cell \"mult_out\[2\]\[26\]\"" {  } { { "DUT.v" "mult_out\[2\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[26\] " "Logic cell \"mult_out\[3\]\[26\]\"" {  } { { "DUT.v" "mult_out\[3\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[25\] " "Logic cell \"mult_out\[2\]\[25\]\"" {  } { { "DUT.v" "mult_out\[2\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[25\] " "Logic cell \"mult_out\[3\]\[25\]\"" {  } { { "DUT.v" "mult_out\[3\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[24\] " "Logic cell \"mult_out\[2\]\[24\]\"" {  } { { "DUT.v" "mult_out\[2\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[24\] " "Logic cell \"mult_out\[3\]\[24\]\"" {  } { { "DUT.v" "mult_out\[3\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[23\] " "Logic cell \"mult_out\[2\]\[23\]\"" {  } { { "DUT.v" "mult_out\[2\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[23\] " "Logic cell \"mult_out\[3\]\[23\]\"" {  } { { "DUT.v" "mult_out\[3\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[22\] " "Logic cell \"mult_out\[2\]\[22\]\"" {  } { { "DUT.v" "mult_out\[2\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[22\] " "Logic cell \"mult_out\[3\]\[22\]\"" {  } { { "DUT.v" "mult_out\[3\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[21\] " "Logic cell \"mult_out\[2\]\[21\]\"" {  } { { "DUT.v" "mult_out\[2\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[21\] " "Logic cell \"mult_out\[3\]\[21\]\"" {  } { { "DUT.v" "mult_out\[3\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[20\] " "Logic cell \"mult_out\[2\]\[20\]\"" {  } { { "DUT.v" "mult_out\[2\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[20\] " "Logic cell \"mult_out\[3\]\[20\]\"" {  } { { "DUT.v" "mult_out\[3\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[19\] " "Logic cell \"mult_out\[2\]\[19\]\"" {  } { { "DUT.v" "mult_out\[2\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[19\] " "Logic cell \"mult_out\[3\]\[19\]\"" {  } { { "DUT.v" "mult_out\[3\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[18\] " "Logic cell \"mult_out\[2\]\[18\]\"" {  } { { "DUT.v" "mult_out\[2\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[18\] " "Logic cell \"mult_out\[3\]\[18\]\"" {  } { { "DUT.v" "mult_out\[3\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[2\]\[17\] " "Logic cell \"mult_out\[2\]\[17\]\"" {  } { { "DUT.v" "mult_out\[2\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[3\]\[17\] " "Logic cell \"mult_out\[3\]\[17\]\"" {  } { { "DUT.v" "mult_out\[3\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[34\] " "Logic cell \"mult_out\[0\]\[34\]\"" {  } { { "DUT.v" "mult_out\[0\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[34\] " "Logic cell \"mult_out\[1\]\[34\]\"" {  } { { "DUT.v" "mult_out\[1\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[33\] " "Logic cell \"mult_out\[0\]\[33\]\"" {  } { { "DUT.v" "mult_out\[0\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[33\] " "Logic cell \"mult_out\[1\]\[33\]\"" {  } { { "DUT.v" "mult_out\[1\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[32\] " "Logic cell \"mult_out\[0\]\[32\]\"" {  } { { "DUT.v" "mult_out\[0\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[32\] " "Logic cell \"mult_out\[1\]\[32\]\"" {  } { { "DUT.v" "mult_out\[1\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[31\] " "Logic cell \"mult_out\[0\]\[31\]\"" {  } { { "DUT.v" "mult_out\[0\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[31\] " "Logic cell \"mult_out\[1\]\[31\]\"" {  } { { "DUT.v" "mult_out\[1\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[30\] " "Logic cell \"mult_out\[0\]\[30\]\"" {  } { { "DUT.v" "mult_out\[0\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[30\] " "Logic cell \"mult_out\[1\]\[30\]\"" {  } { { "DUT.v" "mult_out\[1\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[29\] " "Logic cell \"mult_out\[0\]\[29\]\"" {  } { { "DUT.v" "mult_out\[0\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[29\] " "Logic cell \"mult_out\[1\]\[29\]\"" {  } { { "DUT.v" "mult_out\[1\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[28\] " "Logic cell \"mult_out\[0\]\[28\]\"" {  } { { "DUT.v" "mult_out\[0\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[28\] " "Logic cell \"mult_out\[1\]\[28\]\"" {  } { { "DUT.v" "mult_out\[1\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[27\] " "Logic cell \"mult_out\[0\]\[27\]\"" {  } { { "DUT.v" "mult_out\[0\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[27\] " "Logic cell \"mult_out\[1\]\[27\]\"" {  } { { "DUT.v" "mult_out\[1\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[26\] " "Logic cell \"mult_out\[0\]\[26\]\"" {  } { { "DUT.v" "mult_out\[0\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[26\] " "Logic cell \"mult_out\[1\]\[26\]\"" {  } { { "DUT.v" "mult_out\[1\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[25\] " "Logic cell \"mult_out\[0\]\[25\]\"" {  } { { "DUT.v" "mult_out\[0\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[25\] " "Logic cell \"mult_out\[1\]\[25\]\"" {  } { { "DUT.v" "mult_out\[1\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[24\] " "Logic cell \"mult_out\[0\]\[24\]\"" {  } { { "DUT.v" "mult_out\[0\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[24\] " "Logic cell \"mult_out\[1\]\[24\]\"" {  } { { "DUT.v" "mult_out\[1\]\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[23\] " "Logic cell \"mult_out\[0\]\[23\]\"" {  } { { "DUT.v" "mult_out\[0\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[23\] " "Logic cell \"mult_out\[1\]\[23\]\"" {  } { { "DUT.v" "mult_out\[1\]\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[22\] " "Logic cell \"mult_out\[0\]\[22\]\"" {  } { { "DUT.v" "mult_out\[0\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[22\] " "Logic cell \"mult_out\[1\]\[22\]\"" {  } { { "DUT.v" "mult_out\[1\]\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[21\] " "Logic cell \"mult_out\[0\]\[21\]\"" {  } { { "DUT.v" "mult_out\[0\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[21\] " "Logic cell \"mult_out\[1\]\[21\]\"" {  } { { "DUT.v" "mult_out\[1\]\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[20\] " "Logic cell \"mult_out\[0\]\[20\]\"" {  } { { "DUT.v" "mult_out\[0\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[20\] " "Logic cell \"mult_out\[1\]\[20\]\"" {  } { { "DUT.v" "mult_out\[1\]\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[19\] " "Logic cell \"mult_out\[0\]\[19\]\"" {  } { { "DUT.v" "mult_out\[0\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[19\] " "Logic cell \"mult_out\[1\]\[19\]\"" {  } { { "DUT.v" "mult_out\[1\]\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[18\] " "Logic cell \"mult_out\[0\]\[18\]\"" {  } { { "DUT.v" "mult_out\[0\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[18\] " "Logic cell \"mult_out\[1\]\[18\]\"" {  } { { "DUT.v" "mult_out\[1\]\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[0\]\[17\] " "Logic cell \"mult_out\[0\]\[17\]\"" {  } { { "DUT.v" "mult_out\[0\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[1\]\[17\] " "Logic cell \"mult_out\[1\]\[17\]\"" {  } { { "DUT.v" "mult_out\[1\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[25\] " "Logic cell \"mult_out\[6\]\[25\]\"" {  } { { "DUT.v" "mult_out\[6\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[25\] " "Logic cell \"mult_out\[7\]\[25\]\"" {  } { { "DUT.v" "mult_out\[7\]\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[26\] " "Logic cell \"mult_out\[6\]\[26\]\"" {  } { { "DUT.v" "mult_out\[6\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[26\] " "Logic cell \"mult_out\[7\]\[26\]\"" {  } { { "DUT.v" "mult_out\[7\]\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[27\] " "Logic cell \"mult_out\[6\]\[27\]\"" {  } { { "DUT.v" "mult_out\[6\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[27\] " "Logic cell \"mult_out\[7\]\[27\]\"" {  } { { "DUT.v" "mult_out\[7\]\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[28\] " "Logic cell \"mult_out\[6\]\[28\]\"" {  } { { "DUT.v" "mult_out\[6\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[28\] " "Logic cell \"mult_out\[7\]\[28\]\"" {  } { { "DUT.v" "mult_out\[7\]\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[29\] " "Logic cell \"mult_out\[6\]\[29\]\"" {  } { { "DUT.v" "mult_out\[6\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[29\] " "Logic cell \"mult_out\[7\]\[29\]\"" {  } { { "DUT.v" "mult_out\[7\]\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[30\] " "Logic cell \"mult_out\[6\]\[30\]\"" {  } { { "DUT.v" "mult_out\[6\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[30\] " "Logic cell \"mult_out\[7\]\[30\]\"" {  } { { "DUT.v" "mult_out\[7\]\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[31\] " "Logic cell \"mult_out\[6\]\[31\]\"" {  } { { "DUT.v" "mult_out\[6\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[31\] " "Logic cell \"mult_out\[7\]\[31\]\"" {  } { { "DUT.v" "mult_out\[7\]\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[32\] " "Logic cell \"mult_out\[6\]\[32\]\"" {  } { { "DUT.v" "mult_out\[6\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[32\] " "Logic cell \"mult_out\[7\]\[32\]\"" {  } { { "DUT.v" "mult_out\[7\]\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[33\] " "Logic cell \"mult_out\[6\]\[33\]\"" {  } { { "DUT.v" "mult_out\[6\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[33\] " "Logic cell \"mult_out\[7\]\[33\]\"" {  } { { "DUT.v" "mult_out\[7\]\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[6\]\[34\] " "Logic cell \"mult_out\[6\]\[34\]\"" {  } { { "DUT.v" "mult_out\[6\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[7\]\[34\] " "Logic cell \"mult_out\[7\]\[34\]\"" {  } { { "DUT.v" "mult_out\[7\]\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[0\] " "Logic cell \"Hsys\[6\]\[0\]\"" {  } { { "DUT.v" "Hsys\[6\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[1\] " "Logic cell \"Hsys\[6\]\[1\]\"" {  } { { "DUT.v" "Hsys\[6\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[2\] " "Logic cell \"Hsys\[6\]\[2\]\"" {  } { { "DUT.v" "Hsys\[6\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[3\] " "Logic cell \"Hsys\[6\]\[3\]\"" {  } { { "DUT.v" "Hsys\[6\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[4\] " "Logic cell \"Hsys\[6\]\[4\]\"" {  } { { "DUT.v" "Hsys\[6\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[5\] " "Logic cell \"Hsys\[6\]\[5\]\"" {  } { { "DUT.v" "Hsys\[6\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[6\] " "Logic cell \"Hsys\[6\]\[6\]\"" {  } { { "DUT.v" "Hsys\[6\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[7\] " "Logic cell \"Hsys\[6\]\[7\]\"" {  } { { "DUT.v" "Hsys\[6\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[8\] " "Logic cell \"Hsys\[6\]\[8\]\"" {  } { { "DUT.v" "Hsys\[6\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[9\] " "Logic cell \"Hsys\[6\]\[9\]\"" {  } { { "DUT.v" "Hsys\[6\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[10\] " "Logic cell \"Hsys\[6\]\[10\]\"" {  } { { "DUT.v" "Hsys\[6\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[11\] " "Logic cell \"Hsys\[6\]\[11\]\"" {  } { { "DUT.v" "Hsys\[6\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[12\] " "Logic cell \"Hsys\[6\]\[12\]\"" {  } { { "DUT.v" "Hsys\[6\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[13\] " "Logic cell \"Hsys\[6\]\[13\]\"" {  } { { "DUT.v" "Hsys\[6\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[14\] " "Logic cell \"Hsys\[6\]\[14\]\"" {  } { { "DUT.v" "Hsys\[6\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[15\] " "Logic cell \"Hsys\[6\]\[15\]\"" {  } { { "DUT.v" "Hsys\[6\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[16\] " "Logic cell \"Hsys\[6\]\[16\]\"" {  } { { "DUT.v" "Hsys\[6\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[17\] " "Logic cell \"Hsys\[6\]\[17\]\"" {  } { { "DUT.v" "Hsys\[6\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[0\] " "Logic cell \"Hsys\[7\]\[0\]\"" {  } { { "DUT.v" "Hsys\[7\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[1\] " "Logic cell \"Hsys\[7\]\[1\]\"" {  } { { "DUT.v" "Hsys\[7\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[2\] " "Logic cell \"Hsys\[7\]\[2\]\"" {  } { { "DUT.v" "Hsys\[7\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[3\] " "Logic cell \"Hsys\[7\]\[3\]\"" {  } { { "DUT.v" "Hsys\[7\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[4\] " "Logic cell \"Hsys\[7\]\[4\]\"" {  } { { "DUT.v" "Hsys\[7\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[5\] " "Logic cell \"Hsys\[7\]\[5\]\"" {  } { { "DUT.v" "Hsys\[7\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[6\] " "Logic cell \"Hsys\[7\]\[6\]\"" {  } { { "DUT.v" "Hsys\[7\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[7\] " "Logic cell \"Hsys\[7\]\[7\]\"" {  } { { "DUT.v" "Hsys\[7\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[8\] " "Logic cell \"Hsys\[7\]\[8\]\"" {  } { { "DUT.v" "Hsys\[7\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[9\] " "Logic cell \"Hsys\[7\]\[9\]\"" {  } { { "DUT.v" "Hsys\[7\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[10\] " "Logic cell \"Hsys\[7\]\[10\]\"" {  } { { "DUT.v" "Hsys\[7\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[11\] " "Logic cell \"Hsys\[7\]\[11\]\"" {  } { { "DUT.v" "Hsys\[7\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[12\] " "Logic cell \"Hsys\[7\]\[12\]\"" {  } { { "DUT.v" "Hsys\[7\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[13\] " "Logic cell \"Hsys\[7\]\[13\]\"" {  } { { "DUT.v" "Hsys\[7\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[14\] " "Logic cell \"Hsys\[7\]\[14\]\"" {  } { { "DUT.v" "Hsys\[7\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[15\] " "Logic cell \"Hsys\[7\]\[15\]\"" {  } { { "DUT.v" "Hsys\[7\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[16\] " "Logic cell \"Hsys\[7\]\[16\]\"" {  } { { "DUT.v" "Hsys\[7\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[7\]\[17\] " "Logic cell \"Hsys\[7\]\[17\]\"" {  } { { "DUT.v" "Hsys\[7\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[0\] " "Logic cell \"Hsys\[4\]\[0\]\"" {  } { { "DUT.v" "Hsys\[4\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[1\] " "Logic cell \"Hsys\[4\]\[1\]\"" {  } { { "DUT.v" "Hsys\[4\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[2\] " "Logic cell \"Hsys\[4\]\[2\]\"" {  } { { "DUT.v" "Hsys\[4\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[3\] " "Logic cell \"Hsys\[4\]\[3\]\"" {  } { { "DUT.v" "Hsys\[4\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[4\] " "Logic cell \"Hsys\[4\]\[4\]\"" {  } { { "DUT.v" "Hsys\[4\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[5\] " "Logic cell \"Hsys\[4\]\[5\]\"" {  } { { "DUT.v" "Hsys\[4\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[6\] " "Logic cell \"Hsys\[4\]\[6\]\"" {  } { { "DUT.v" "Hsys\[4\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[7\] " "Logic cell \"Hsys\[4\]\[7\]\"" {  } { { "DUT.v" "Hsys\[4\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[8\] " "Logic cell \"Hsys\[4\]\[8\]\"" {  } { { "DUT.v" "Hsys\[4\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[9\] " "Logic cell \"Hsys\[4\]\[9\]\"" {  } { { "DUT.v" "Hsys\[4\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[10\] " "Logic cell \"Hsys\[4\]\[10\]\"" {  } { { "DUT.v" "Hsys\[4\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[11\] " "Logic cell \"Hsys\[4\]\[11\]\"" {  } { { "DUT.v" "Hsys\[4\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[12\] " "Logic cell \"Hsys\[4\]\[12\]\"" {  } { { "DUT.v" "Hsys\[4\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[13\] " "Logic cell \"Hsys\[4\]\[13\]\"" {  } { { "DUT.v" "Hsys\[4\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[14\] " "Logic cell \"Hsys\[4\]\[14\]\"" {  } { { "DUT.v" "Hsys\[4\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[15\] " "Logic cell \"Hsys\[4\]\[15\]\"" {  } { { "DUT.v" "Hsys\[4\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[16\] " "Logic cell \"Hsys\[4\]\[16\]\"" {  } { { "DUT.v" "Hsys\[4\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[17\] " "Logic cell \"Hsys\[4\]\[17\]\"" {  } { { "DUT.v" "Hsys\[4\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[0\] " "Logic cell \"Hsys\[5\]\[0\]\"" {  } { { "DUT.v" "Hsys\[5\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[1\] " "Logic cell \"Hsys\[5\]\[1\]\"" {  } { { "DUT.v" "Hsys\[5\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[2\] " "Logic cell \"Hsys\[5\]\[2\]\"" {  } { { "DUT.v" "Hsys\[5\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[3\] " "Logic cell \"Hsys\[5\]\[3\]\"" {  } { { "DUT.v" "Hsys\[5\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[4\] " "Logic cell \"Hsys\[5\]\[4\]\"" {  } { { "DUT.v" "Hsys\[5\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[5\] " "Logic cell \"Hsys\[5\]\[5\]\"" {  } { { "DUT.v" "Hsys\[5\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[6\] " "Logic cell \"Hsys\[5\]\[6\]\"" {  } { { "DUT.v" "Hsys\[5\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[7\] " "Logic cell \"Hsys\[5\]\[7\]\"" {  } { { "DUT.v" "Hsys\[5\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[8\] " "Logic cell \"Hsys\[5\]\[8\]\"" {  } { { "DUT.v" "Hsys\[5\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[9\] " "Logic cell \"Hsys\[5\]\[9\]\"" {  } { { "DUT.v" "Hsys\[5\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[10\] " "Logic cell \"Hsys\[5\]\[10\]\"" {  } { { "DUT.v" "Hsys\[5\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[11\] " "Logic cell \"Hsys\[5\]\[11\]\"" {  } { { "DUT.v" "Hsys\[5\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[12\] " "Logic cell \"Hsys\[5\]\[12\]\"" {  } { { "DUT.v" "Hsys\[5\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[13\] " "Logic cell \"Hsys\[5\]\[13\]\"" {  } { { "DUT.v" "Hsys\[5\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[14\] " "Logic cell \"Hsys\[5\]\[14\]\"" {  } { { "DUT.v" "Hsys\[5\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[15\] " "Logic cell \"Hsys\[5\]\[15\]\"" {  } { { "DUT.v" "Hsys\[5\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[16\] " "Logic cell \"Hsys\[5\]\[16\]\"" {  } { { "DUT.v" "Hsys\[5\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[5\]\[17\] " "Logic cell \"Hsys\[5\]\[17\]\"" {  } { { "DUT.v" "Hsys\[5\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[0\] " "Logic cell \"Hsys\[2\]\[0\]\"" {  } { { "DUT.v" "Hsys\[2\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[1\] " "Logic cell \"Hsys\[2\]\[1\]\"" {  } { { "DUT.v" "Hsys\[2\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[2\] " "Logic cell \"Hsys\[2\]\[2\]\"" {  } { { "DUT.v" "Hsys\[2\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[3\] " "Logic cell \"Hsys\[2\]\[3\]\"" {  } { { "DUT.v" "Hsys\[2\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[4\] " "Logic cell \"Hsys\[2\]\[4\]\"" {  } { { "DUT.v" "Hsys\[2\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[5\] " "Logic cell \"Hsys\[2\]\[5\]\"" {  } { { "DUT.v" "Hsys\[2\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[6\] " "Logic cell \"Hsys\[2\]\[6\]\"" {  } { { "DUT.v" "Hsys\[2\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[7\] " "Logic cell \"Hsys\[2\]\[7\]\"" {  } { { "DUT.v" "Hsys\[2\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[8\] " "Logic cell \"Hsys\[2\]\[8\]\"" {  } { { "DUT.v" "Hsys\[2\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[9\] " "Logic cell \"Hsys\[2\]\[9\]\"" {  } { { "DUT.v" "Hsys\[2\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[10\] " "Logic cell \"Hsys\[2\]\[10\]\"" {  } { { "DUT.v" "Hsys\[2\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[11\] " "Logic cell \"Hsys\[2\]\[11\]\"" {  } { { "DUT.v" "Hsys\[2\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[12\] " "Logic cell \"Hsys\[2\]\[12\]\"" {  } { { "DUT.v" "Hsys\[2\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[13\] " "Logic cell \"Hsys\[2\]\[13\]\"" {  } { { "DUT.v" "Hsys\[2\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[14\] " "Logic cell \"Hsys\[2\]\[14\]\"" {  } { { "DUT.v" "Hsys\[2\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[15\] " "Logic cell \"Hsys\[2\]\[15\]\"" {  } { { "DUT.v" "Hsys\[2\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[16\] " "Logic cell \"Hsys\[2\]\[16\]\"" {  } { { "DUT.v" "Hsys\[2\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[17\] " "Logic cell \"Hsys\[2\]\[17\]\"" {  } { { "DUT.v" "Hsys\[2\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[0\] " "Logic cell \"Hsys\[3\]\[0\]\"" {  } { { "DUT.v" "Hsys\[3\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[1\] " "Logic cell \"Hsys\[3\]\[1\]\"" {  } { { "DUT.v" "Hsys\[3\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[2\] " "Logic cell \"Hsys\[3\]\[2\]\"" {  } { { "DUT.v" "Hsys\[3\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[3\] " "Logic cell \"Hsys\[3\]\[3\]\"" {  } { { "DUT.v" "Hsys\[3\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[4\] " "Logic cell \"Hsys\[3\]\[4\]\"" {  } { { "DUT.v" "Hsys\[3\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[5\] " "Logic cell \"Hsys\[3\]\[5\]\"" {  } { { "DUT.v" "Hsys\[3\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[6\] " "Logic cell \"Hsys\[3\]\[6\]\"" {  } { { "DUT.v" "Hsys\[3\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[7\] " "Logic cell \"Hsys\[3\]\[7\]\"" {  } { { "DUT.v" "Hsys\[3\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[8\] " "Logic cell \"Hsys\[3\]\[8\]\"" {  } { { "DUT.v" "Hsys\[3\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[9\] " "Logic cell \"Hsys\[3\]\[9\]\"" {  } { { "DUT.v" "Hsys\[3\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[10\] " "Logic cell \"Hsys\[3\]\[10\]\"" {  } { { "DUT.v" "Hsys\[3\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[11\] " "Logic cell \"Hsys\[3\]\[11\]\"" {  } { { "DUT.v" "Hsys\[3\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[12\] " "Logic cell \"Hsys\[3\]\[12\]\"" {  } { { "DUT.v" "Hsys\[3\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[13\] " "Logic cell \"Hsys\[3\]\[13\]\"" {  } { { "DUT.v" "Hsys\[3\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[14\] " "Logic cell \"Hsys\[3\]\[14\]\"" {  } { { "DUT.v" "Hsys\[3\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[15\] " "Logic cell \"Hsys\[3\]\[15\]\"" {  } { { "DUT.v" "Hsys\[3\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[16\] " "Logic cell \"Hsys\[3\]\[16\]\"" {  } { { "DUT.v" "Hsys\[3\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[3\]\[17\] " "Logic cell \"Hsys\[3\]\[17\]\"" {  } { { "DUT.v" "Hsys\[3\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[0\] " "Logic cell \"Hsys\[0\]\[0\]\"" {  } { { "DUT.v" "Hsys\[0\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[1\] " "Logic cell \"Hsys\[0\]\[1\]\"" {  } { { "DUT.v" "Hsys\[0\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[2\] " "Logic cell \"Hsys\[0\]\[2\]\"" {  } { { "DUT.v" "Hsys\[0\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[3\] " "Logic cell \"Hsys\[0\]\[3\]\"" {  } { { "DUT.v" "Hsys\[0\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[4\] " "Logic cell \"Hsys\[0\]\[4\]\"" {  } { { "DUT.v" "Hsys\[0\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[5\] " "Logic cell \"Hsys\[0\]\[5\]\"" {  } { { "DUT.v" "Hsys\[0\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[6\] " "Logic cell \"Hsys\[0\]\[6\]\"" {  } { { "DUT.v" "Hsys\[0\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[7\] " "Logic cell \"Hsys\[0\]\[7\]\"" {  } { { "DUT.v" "Hsys\[0\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[8\] " "Logic cell \"Hsys\[0\]\[8\]\"" {  } { { "DUT.v" "Hsys\[0\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[9\] " "Logic cell \"Hsys\[0\]\[9\]\"" {  } { { "DUT.v" "Hsys\[0\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[10\] " "Logic cell \"Hsys\[0\]\[10\]\"" {  } { { "DUT.v" "Hsys\[0\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[11\] " "Logic cell \"Hsys\[0\]\[11\]\"" {  } { { "DUT.v" "Hsys\[0\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[12\] " "Logic cell \"Hsys\[0\]\[12\]\"" {  } { { "DUT.v" "Hsys\[0\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[13\] " "Logic cell \"Hsys\[0\]\[13\]\"" {  } { { "DUT.v" "Hsys\[0\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[14\] " "Logic cell \"Hsys\[0\]\[14\]\"" {  } { { "DUT.v" "Hsys\[0\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[15\] " "Logic cell \"Hsys\[0\]\[15\]\"" {  } { { "DUT.v" "Hsys\[0\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[16\] " "Logic cell \"Hsys\[0\]\[16\]\"" {  } { { "DUT.v" "Hsys\[0\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[17\] " "Logic cell \"Hsys\[0\]\[17\]\"" {  } { { "DUT.v" "Hsys\[0\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[0\] " "Logic cell \"Hsys\[1\]\[0\]\"" {  } { { "DUT.v" "Hsys\[1\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[1\] " "Logic cell \"Hsys\[1\]\[1\]\"" {  } { { "DUT.v" "Hsys\[1\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[2\] " "Logic cell \"Hsys\[1\]\[2\]\"" {  } { { "DUT.v" "Hsys\[1\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[3\] " "Logic cell \"Hsys\[1\]\[3\]\"" {  } { { "DUT.v" "Hsys\[1\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[4\] " "Logic cell \"Hsys\[1\]\[4\]\"" {  } { { "DUT.v" "Hsys\[1\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[5\] " "Logic cell \"Hsys\[1\]\[5\]\"" {  } { { "DUT.v" "Hsys\[1\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[6\] " "Logic cell \"Hsys\[1\]\[6\]\"" {  } { { "DUT.v" "Hsys\[1\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[7\] " "Logic cell \"Hsys\[1\]\[7\]\"" {  } { { "DUT.v" "Hsys\[1\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[8\] " "Logic cell \"Hsys\[1\]\[8\]\"" {  } { { "DUT.v" "Hsys\[1\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[9\] " "Logic cell \"Hsys\[1\]\[9\]\"" {  } { { "DUT.v" "Hsys\[1\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[10\] " "Logic cell \"Hsys\[1\]\[10\]\"" {  } { { "DUT.v" "Hsys\[1\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[11\] " "Logic cell \"Hsys\[1\]\[11\]\"" {  } { { "DUT.v" "Hsys\[1\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[12\] " "Logic cell \"Hsys\[1\]\[12\]\"" {  } { { "DUT.v" "Hsys\[1\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[13\] " "Logic cell \"Hsys\[1\]\[13\]\"" {  } { { "DUT.v" "Hsys\[1\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[14\] " "Logic cell \"Hsys\[1\]\[14\]\"" {  } { { "DUT.v" "Hsys\[1\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[15\] " "Logic cell \"Hsys\[1\]\[15\]\"" {  } { { "DUT.v" "Hsys\[1\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[16\] " "Logic cell \"Hsys\[1\]\[16\]\"" {  } { { "DUT.v" "Hsys\[1\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[1\]\[17\] " "Logic cell \"Hsys\[1\]\[17\]\"" {  } { { "DUT.v" "Hsys\[1\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104749690 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1649104749690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649104749920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649104749920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sam_clk_en " "No output dependent on input pin \"sam_clk_en\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104750051 "|DUT|sam_clk_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104750051 "|DUT|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_in\[0\] " "No output dependent on input pin \"x_in\[0\]\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649104750051 "|DUT|x_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649104750051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1049 " "Implemented 1049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649104750051 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649104750051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "992 " "Implemented 992 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649104750051 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649104750051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649104750051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649104750091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 14:39:10 2022 " "Processing ended: Mon Apr  4 14:39:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649104750091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649104750091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649104750091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649104750091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649104750745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649104750747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 14:39:10 2022 " "Processing started: Mon Apr  4 14:39:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649104750747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649104750747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649104750747 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649104750769 ""}
{ "Info" "0" "" "Project  = DUT" {  } {  } 0 0 "Project  = DUT" 0 0 "Fitter" 0 0 1649104750770 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1649104750770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649104750840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649104750843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649104750862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649104750884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649104750884 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649104751114 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649104751162 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649104751162 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649104751165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649104751165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649104751165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649104751165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649104751165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649104751165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649104751166 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649104751631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649104751848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649104751848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649104751855 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1649104751855 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649104751855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649104751942 ""}  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 2483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649104751942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649104752154 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649104752156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649104752156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649104752159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649104752161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649104752164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649104752211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "144 Embedded multiplier block " "Packed 144 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649104752212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649104752212 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 22 18 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 22 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649104752221 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649104752221 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649104752221 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649104752222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649104752222 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649104752222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649104752408 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649104752423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649104753709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649104753965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649104753997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649104759206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649104759206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649104759451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649104761921 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649104761921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649104762661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649104762661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649104762662 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649104762788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649104762799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649104763007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649104763007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649104763199 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649104763503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649104763831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1777 " "Peak virtual memory: 1777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649104764260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 14:39:24 2022 " "Processing ended: Mon Apr  4 14:39:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649104764260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649104764260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649104764260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649104764260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649104764893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649104764896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 14:39:24 2022 " "Processing started: Mon Apr  4 14:39:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649104764896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649104764896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649104764896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649104765066 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649104766681 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649104766752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649104767041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 14:39:27 2022 " "Processing ended: Mon Apr  4 14:39:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649104767041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649104767041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649104767041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649104767041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649104767216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649104767674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649104767677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 14:39:27 2022 " "Processing started: Mon Apr  4 14:39:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649104767677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649104767677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DUT -c DUT " "Command: quartus_sta DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649104767677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649104767700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649104767784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649104767784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104767810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104767810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649104768145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768145 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649104768147 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649104768147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649104768150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649104768150 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649104768151 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649104768174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649104768212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649104768212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.459 " "Worst-case setup slack is -6.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.459           -1190.989 sys_clk  " "   -6.459           -1190.989 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 sys_clk  " "    0.427               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -967.332 sys_clk  " "   -3.000            -967.332 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768251 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649104768293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649104768304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649104768519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649104768577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649104768589 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649104768589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.667 " "Worst-case setup slack is -5.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.667           -1040.792 sys_clk  " "   -5.667           -1040.792 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.395 " "Worst-case hold slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 sys_clk  " "    0.395               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -966.990 sys_clk  " "   -3.000            -966.990 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768625 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649104768667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649104768738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649104768740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649104768740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.722 " "Worst-case setup slack is -2.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722            -417.977 sys_clk  " "   -2.722            -417.977 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 sys_clk  " "    0.188               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649104768775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -600.670 sys_clk  " "   -3.000            -600.670 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649104768783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649104768783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649104769125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649104769126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649104769212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 14:39:29 2022 " "Processing ended: Mon Apr  4 14:39:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649104769212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649104769212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649104769212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649104769212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649104769853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649104769856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 14:39:29 2022 " "Processing started: Mon Apr  4 14:39:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649104769856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649104769856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649104769856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649104770029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vo /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/simulation/modelsim/ simulation " "Generated file DUT.vo in folder \"/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649104770157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649104770202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 14:39:30 2022 " "Processing ended: Mon Apr  4 14:39:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649104770202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649104770202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649104770202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649104770202 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649104770307 ""}
