{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 15:34:41 2022 " "Info: Processing started: Tue Nov 29 15:34:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Double_dabble-dabble " "Info: Found design unit 1: Double_dabble-dabble" {  } { { "Double_dabble.vhd" "" { Text "M:/Lab3/Double_dabble.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Double_dabble " "Info: Found entity 1: Double_dabble" {  } { { "Double_dabble.vhd" "" { Text "M:/Lab3/Double_dabble.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab1/decoder_7_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /lab1/decoder_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_7_segment-DECODER " "Info: Found design unit 1: Decoder_7_segment-DECODER" {  } { { "../Lab1/Decoder_7_Segment.vhd" "" { Text "M:/Lab1/Decoder_7_Segment.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7_Segment " "Info: Found entity 1: Decoder_7_Segment" {  } { { "../Lab1/Decoder_7_Segment.vhd" "" { Text "M:/Lab1/Decoder_7_Segment.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chronometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chronometer-Chrono " "Info: Found design unit 1: Chronometer-Chrono" {  } { { "Chronometer.vhd" "" { Text "M:/Lab3/Chronometer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Chronometer " "Info: Found entity 1: Chronometer" {  } { { "Chronometer.vhd" "" { Text "M:/Lab3/Chronometer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_counter-counter " "Info: Found design unit 1: Generic_counter-counter" {  } { { "Generic_counter.vhd" "" { Text "M:/Lab3/Generic_counter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_counter " "Info: Found entity 1: Generic_counter" {  } { { "Generic_counter.vhd" "" { Text "M:/Lab3/Generic_counter.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble_seq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file double_dabble_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Double_dabble_seq-dabble " "Info: Found design unit 1: Double_dabble_seq-dabble" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Double_dabble_seq " "Info: Found entity 1: Double_dabble_seq" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chronometer " "Info: Elaborating entity \"Chronometer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divClk_hours_s Chronometer.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at Chronometer.vhd(21): object \"divClk_hours_s\" assigned a value but never read" {  } { { "Chronometer.vhd" "" { Text "M:/Lab3/Chronometer.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_hz_s Chronometer.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at Chronometer.vhd(24): object \"S_hz_s\" assigned a value but never read" {  } { { "Chronometer.vhd" "" { Text "M:/Lab3/Chronometer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_counter Generic_counter:Counter_HZ " "Info: Elaborating entity \"Generic_counter\" for hierarchy \"Generic_counter:Counter_HZ\"" {  } { { "Chronometer.vhd" "Counter_HZ" { Text "M:/Lab3/Chronometer.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_counter Generic_counter:Counter_secondes " "Info: Elaborating entity \"Generic_counter\" for hierarchy \"Generic_counter:Counter_secondes\"" {  } { { "Chronometer.vhd" "Counter_secondes" { Text "M:/Lab3/Chronometer.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Double_dabble_seq Double_dabble_seq:dabble_secondes " "Info: Elaborating entity \"Double_dabble_seq\" for hierarchy \"Double_dabble_seq:dabble_secondes\"" {  } { { "Chronometer.vhd" "dabble_secondes" { Text "M:/Lab3/Chronometer.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_7_Segment Decoder_7_Segment:Decode_secondes_unit " "Info: Elaborating entity \"Decoder_7_Segment\" for hierarchy \"Decoder_7_Segment:Decode_secondes_unit\"" {  } { { "Chronometer.vhd" "Decode_secondes_unit" { Text "M:/Lab3/Chronometer.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Generic_counter.vhd" "" { Text "M:/Lab3/Generic_counter.vhd" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[6\] Double_dabble_seq:dabble_secondes\|a_v\[6\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[6\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[6\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[6\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[6\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[6\] Double_dabble_seq:dabble_minutes\|a_v\[6\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[6\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[6\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[6\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[6\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[5\] Double_dabble_seq:dabble_secondes\|a_v\[5\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[5\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[5\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[5\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[5\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[5\] Double_dabble_seq:dabble_minutes\|a_v\[5\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[5\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[5\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[5\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[5\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[4\] Double_dabble_seq:dabble_secondes\|a_v\[4\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[4\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[4\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[4\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[4\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[4\] Double_dabble_seq:dabble_minutes\|a_v\[4\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[4\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[4\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[4\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[4\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[3\] Double_dabble_seq:dabble_secondes\|a_v\[3\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[3\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[3\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[3\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[3\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[3\] Double_dabble_seq:dabble_minutes\|a_v\[3\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[3\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[3\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[3\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[3\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[2\] Double_dabble_seq:dabble_secondes\|a_v\[2\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[2\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[2\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[2\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[2\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[2\] Double_dabble_seq:dabble_minutes\|a_v\[2\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[2\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[2\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[2\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[2\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[1\] Double_dabble_seq:dabble_secondes\|a_v\[1\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[1\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[1\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[1\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[1\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[1\] Double_dabble_seq:dabble_minutes\|a_v\[1\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[1\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[1\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[1\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[1\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_secondes\|a_v\[0\] Double_dabble_seq:dabble_secondes\|a_v\[0\]~_emulated Double_dabble_seq:dabble_secondes\|a_v\[0\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_secondes\|a_v\[0\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_secondes\|a_v\[0\]~_emulated\" and latch \"Double_dabble_seq:dabble_secondes\|a_v\[0\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Double_dabble_seq:dabble_minutes\|a_v\[0\] Double_dabble_seq:dabble_minutes\|a_v\[0\]~_emulated Double_dabble_seq:dabble_minutes\|a_v\[0\]~latch " "Warning (13310): Register \"Double_dabble_seq:dabble_minutes\|a_v\[0\]\" is converted into an equivalent circuit using register \"Double_dabble_seq:dabble_minutes\|a_v\[0\]~_emulated\" and latch \"Double_dabble_seq:dabble_minutes\|a_v\[0\]~latch\"" {  } { { "Double_dabble_seq.vhd" "" { Text "M:/Lab3/Double_dabble_seq.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Info: Implemented 184 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4456 " "Info: Peak virtual memory: 4456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 15:34:43 2022 " "Info: Processing ended: Tue Nov 29 15:34:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
