{
  "Top": "pid",
  "RtlTop": "pid",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "5",
    "Latency": "36",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pid",
    "Version": "1.0",
    "DisplayName": "Pid",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/pid.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pid_CMD_s_axi.vhd",
      "impl\/vhdl\/pid_CTRL_s_axi.vhd",
      "impl\/vhdl\/pid_fadd_32ns_32nbkb.vhd",
      "impl\/vhdl\/pid_fcmp_32ns_32ng8j.vhd",
      "impl\/vhdl\/pid_fmul_32ns_32ndEe.vhd",
      "impl\/vhdl\/pid_fsub_32ns_32ncud.vhd",
      "impl\/vhdl\/pid_GAINS_s_axi.vhd",
      "impl\/vhdl\/pid_MEAS_s_axi.vhd",
      "impl\/vhdl\/pid_OUT_r_m_axi.vhd",
      "impl\/vhdl\/pid_sitofp_32s_32fYi.vhd",
      "impl\/vhdl\/pid_uitofp_32ns_3eOg.vhd",
      "impl\/vhdl\/pid.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pid_CMD_s_axi.v",
      "impl\/verilog\/pid_CTRL_s_axi.v",
      "impl\/verilog\/pid_fadd_32ns_32nbkb.v",
      "impl\/verilog\/pid_fcmp_32ns_32ng8j.v",
      "impl\/verilog\/pid_fmul_32ns_32ndEe.v",
      "impl\/verilog\/pid_fsub_32ns_32ncud.v",
      "impl\/verilog\/pid_GAINS_s_axi.v",
      "impl\/verilog\/pid_MEAS_s_axi.v",
      "impl\/verilog\/pid_OUT_r_m_axi.v",
      "impl\/verilog\/pid_sitofp_32s_32fYi.v",
      "impl\/verilog\/pid_uitofp_32ns_3eOg.v",
      "impl\/verilog\/pid.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pid_v1_0\/data\/pid.mdd",
      "impl\/misc\/drivers\/pid_v1_0\/data\/pid.tcl",
      "impl\/misc\/drivers\/pid_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pid_v1_0\/src\/xpid.c",
      "impl\/misc\/drivers\/pid_v1_0\/src\/xpid.h",
      "impl\/misc\/drivers\/pid_v1_0\/src\/xpid_hw.h",
      "impl\/misc\/drivers\/pid_v1_0\/src\/xpid_linux.c",
      "impl\/misc\/drivers\/pid_v1_0\/src\/xpid_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/pid_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/pid_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/pid_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/pid_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/pid_ap_sitofp_4_no_dsp_32_ip.tcl",
      "impl\/misc\/pid_ap_uitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "pid_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pid_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "pid_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name pid_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "pid_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pid_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "pid_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pid_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "pid_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pid_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "pid_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name pid_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CMD s_axi_CTRL s_axi_GAINS s_axi_MEAS m_axi_OUT_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_OUT_r": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_OUT_r",
      "data_width": "32",
      "param_prefix": "C_M_AXI_OUT_R",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CMD": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CMD",
      "param_prefix": "C_S_AXI_CMD",
      "addr_bits": "5",
      "registers": [],
      "memories": "rcCmdIn {base_address 16 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_GAINS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_GAINS",
      "param_prefix": "C_S_AXI_GAINS",
      "addr_bits": "6",
      "registers": [],
      "memories": "kp {base_address 16 range 16} kd {base_address 32 range 8} ki {base_address 40 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_MEAS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_MEAS",
      "param_prefix": "C_S_AXI_MEAS",
      "addr_bits": "5",
      "registers": [],
      "memories": "measured {base_address 16 range 16}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CMD_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CMD_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CMD_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CMD_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CMD_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CMD_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CMD_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CMD_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CMD_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CMD_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CMD_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CMD_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CMD_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CMD_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CMD_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CMD_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CMD_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_GAINS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_GAINS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_GAINS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_GAINS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_GAINS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_GAINS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_GAINS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_GAINS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_GAINS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_GAINS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_GAINS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_GAINS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_GAINS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_GAINS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_GAINS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_GAINS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_GAINS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_MEAS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_MEAS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_MEAS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_MEAS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_MEAS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_MEAS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_MEAS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_MEAS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_MEAS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_MEAS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_MEAS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_MEAS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_MEAS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_MEAS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_MEAS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_MEAS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_MEAS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_OUT_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUT_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUT_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUT_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUT_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUT_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_OUT_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_OUT_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUT_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUT_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUT_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUT_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUT_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUT_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_OUT_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUT_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUT_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUT_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUT_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUT_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "rcCmdIn": {
      "interfaceRef": "s_axi_CMD",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "CMD"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CTRL",
      "dir": "in",
      "offset": "0"
    },
    "kp": {
      "interfaceRef": "s_axi_GAINS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "GAINS"
    },
    "kd": {
      "interfaceRef": "s_axi_GAINS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "Object": "GAINS"
    },
    "ki": {
      "interfaceRef": "s_axi_GAINS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "Object": "GAINS"
    },
    "measured": {
      "interfaceRef": "s_axi_MEAS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "MEAS"
    },
    "OUT_r": {
      "interfaceRef": "m_axi_OUT_r",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "pid"},
    "Metrics": {"pid": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "5",
          "PipelineDepth": "37",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "16.979"
        },
        "Area": {
          "BRAM_18K": "12",
          "DSP48E": "20",
          "FF": "5704",
          "LUT": "9540"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-16 22:09:50 -0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
