Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 25 05:58:49 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.438        0.000                      0                   17        0.264        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                6.438        0.000                      0                   17        0.264        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        6.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.816ns (50.610%)  route 1.772ns (49.390%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  U2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    U2/count_reg[8]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.736 r  U2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.736    U2/count_reg[12]_i_1_n_6
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)        0.062    15.175    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.795ns (50.319%)  route 1.772ns (49.681%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  U2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    U2/count_reg[8]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.715 r  U2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.715    U2/count_reg[12]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)        0.062    15.175    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.702ns (48.989%)  route 1.772ns (51.011%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.622 r  U2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.622    U2/count_reg[8]_i_1_n_6
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.062    15.149    U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.721ns (49.267%)  route 1.772ns (50.733%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  U2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    U2/count_reg[8]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.641 r  U2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.641    U2/count_reg[12]_i_1_n_5
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[14]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)        0.062    15.175    U2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.681ns (48.679%)  route 1.772ns (51.321%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  U2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.601    U2/count_reg[8]_i_1_n_4
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.062    15.149    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.705ns (49.033%)  route 1.772ns (50.967%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  U2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    U2/count_reg[8]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.625 r  U2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.625    U2/count_reg[12]_i_1_n_7
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)        0.062    15.175    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.607ns (47.555%)  route 1.772ns (52.445%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.527 r  U2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.527    U2/count_reg[8]_i_1_n_5
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.062    15.149    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.591ns (47.306%)  route 1.772ns (52.694%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  U2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    U2/count_reg[4]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.511 r  U2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.511    U2/count_reg[8]_i_1_n_7
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.062    15.149    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.588ns (47.259%)  route 1.772ns (52.741%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.508 r  U2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.508    U2/count_reg[4]_i_1_n_6
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.849    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y87         FDCE (Setup_fdce_C_D)        0.062    15.148    U2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.567ns (46.927%)  route 1.772ns (53.073%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.805     6.409    U2/count_reg[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  U2/clk_temp_i_4/O
                         net (fo=18, routed)          0.967     7.500    U2/clk_temp_i_4_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  U2/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.624    U2/count[0]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  U2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    U2/count_reg[0]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.487 r  U2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.487    U2/count_reg[4]_i_1_n_4
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.849    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y87         FDCE (Setup_fdce_C_D)        0.062    15.148    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.473    U2/clk_100Mhz
    SLICE_X64Y86         FDCE                                         r  U2/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U2/clk_temp_reg/Q
                         net (fo=3, routed)           0.175     1.813    U2/CLK
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  U2/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.858    U2/clk_temp_i_1_n_0
    SLICE_X64Y86         FDCE                                         r  U2/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X64Y86         FDCE                                         r  U2/clk_temp_reg/C
                         clock pessimism             -0.515     1.473    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.120     1.593    U2/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U2/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.475    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U2/count_reg[9]/Q
                         net (fo=2, routed)           0.154     1.771    U2/count_reg[9]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  U2/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.816    U2/count[8]_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.881 r  U2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    U2/count_reg[8]_i_1_n_6
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105     1.580    U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.475    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U2/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.787    U2/count_reg[15]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  U2/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U2/count[12]_i_2_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  U2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U2/count_reg[12]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105     1.580    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.474    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.786    U2/count_reg[7]
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U2/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.831    U2/count[4]_i_2_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  U2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    U2/count_reg[4]_i_1_n_4
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.105     1.579    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.473    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U2/count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.785    U2/count_reg[3]
    SLICE_X65Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U2/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.830    U2/count[0]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  U2/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U2/count_reg[0]_i_1_n_4
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.105     1.578    U2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.475    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U2/count_reg[8]/Q
                         net (fo=2, routed)           0.167     1.784    U2/count_reg[8]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U2/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.829    U2/count[8]_i_5_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  U2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    U2/count_reg[8]_i_1_n_7
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105     1.580    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.475    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U2/count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.785    U2/count_reg[12]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U2/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.830    U2/count[12]_i_5_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  U2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    U2/count_reg[12]_i_1_n_7
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105     1.580    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.474    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/count_reg[4]/Q
                         net (fo=2, routed)           0.168     1.784    U2/count_reg[4]
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.829    U2/count[4]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  U2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    U2/count_reg[4]_i_1_n_7
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.105     1.579    U2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.445%)  route 0.168ns (36.555%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.475    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U2/count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.785    U2/count_reg[12]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U2/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.830    U2/count[12]_i_5_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.936 r  U2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.936    U2/count_reg[12]_i_1_n_6
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105     1.580    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.445%)  route 0.168ns (36.555%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.474    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/count_reg[4]/Q
                         net (fo=2, routed)           0.168     1.784    U2/count_reg[4]
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.829    U2/count[4]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.935 r  U2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.935    U2/count_reg[4]_i_1_n_6
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.105     1.579    U2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86    U2/clk_temp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86    U2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88    U2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88    U2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89    U2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89    U2/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89    U2/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89    U2/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86    U2/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86    U2/clk_temp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86    U2/clk_temp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86    U2/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86    U2/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y89    U2/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y89    U2/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86    U2/clk_temp_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86    U2/clk_temp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86    U2/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86    U2/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88    U2/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y89    U2/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y89    U2/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            D0_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 5.337ns (53.816%)  route 4.580ns (46.184%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           2.513     3.956    U4/btn_IBUF[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I1_O)        0.152     4.108 r  U4/D0_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.067     6.175    D0_SEG_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.742     9.917 r  D0_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.917    D0_SEG[3]
    B7                                                                r  D0_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            D0_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 5.337ns (55.833%)  route 4.222ns (44.167%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           2.336     3.778    U4/btn_IBUF[1]
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.153     3.931 r  U4/D0_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.886     5.818    D0_SEG_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.741     9.559 r  D0_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.559    D0_SEG[7]
    A6                                                                r  D0_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            D0_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 5.336ns (56.436%)  route 4.119ns (43.564%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           2.262     3.723    U4/btn_IBUF[3]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.152     3.875 r  U4/D0_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857     5.733    D0_SEG_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.723     9.455 r  D0_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.455    D0_SEG[5]
    D6                                                                r  D0_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            D0_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 5.120ns (54.232%)  route 4.321ns (45.768%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           2.262     3.723    U4/btn_IBUF[3]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.847 r  U4/D0_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.907    D0_SEG_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535     9.442 r  D0_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.442    D0_SEG[4]
    A7                                                                r  D0_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            D0_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 5.336ns (56.609%)  route 4.090ns (43.391%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           2.173     3.629    U4/btn_IBUF[0]
    SLICE_X65Y84         LUT4 (Prop_lut4_I2_O)        0.152     3.781 r  U4/D0_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.699    D0_SEG_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.728     9.426 r  D0_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.426    D0_SEG[0]
    D7                                                                r  D0_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            D0_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 5.086ns (54.477%)  route 4.250ns (45.523%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 f  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           2.336     3.778    U4/btn_IBUF[1]
    SLICE_X65Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.902 r  U4/D0_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.915     5.817    D0_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     9.336 r  D0_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.336    D0_SEG[6]
    B5                                                                r  D0_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            D0_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 5.098ns (54.662%)  route 4.229ns (45.338%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           2.173     3.629    U4/btn_IBUF[0]
    SLICE_X65Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.753 r  U4/D0_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     5.809    D0_SEG_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518     9.327 r  D0_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.327    D0_SEG[1]
    C5                                                                r  D0_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            D0_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 5.110ns (54.948%)  route 4.189ns (45.052%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           2.513     3.956    U4/btn_IBUF[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.080 r  U4/D0_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.756    D0_SEG_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543     9.299 r  D0_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.299    D0_SEG[2]
    A5                                                                r  D0_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.399ns (61.077%)  route 2.804ns (38.923%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[0]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    U3/two_bit_count[0]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.150     1.560 r  U3/D0_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.912     3.472    D0_AN_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.731     7.203 r  D0_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.203    D0_AN[2]
    C7                                                                r  D0_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.118ns  (logic 4.176ns (58.674%)  route 2.942ns (41.326%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[0]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U3/count_reg[0]/Q
                         net (fo=6, routed)           0.882     1.400    U3/two_bit_count[0]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  U3/D0_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     3.584    D0_AN_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.534     7.118 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.118    D0_AN[3]
    A8                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[0]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U3/count_reg[0]/Q
                         net (fo=6, routed)           0.232     0.396    U3/two_bit_count[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  U3/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    U3/plusOp[0]
    SLICE_X64Y85         FDCE                                         r  U3/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[0]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/count_reg[0]/Q
                         net (fo=6, routed)           0.232     0.396    U3/two_bit_count[0]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  U3/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.441    U3/plusOp[1]
    SLICE_X64Y85         FDCE                                         r  U3/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.229ns (18.798%)  route 0.988ns (81.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          0.988     1.216    U3/AR[0]
    SLICE_X64Y85         FDCE                                         f  U3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.229ns (18.798%)  route 0.988ns (81.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          0.988     1.216    U3/AR[0]
    SLICE_X64Y85         FDCE                                         f  U3/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.471ns (76.694%)  route 0.447ns (23.306%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  U3/count_reg[1]/Q
                         net (fo=5, routed)           0.119     0.267    U3/two_bit_count[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.098     0.365 r  U3/D0_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.693    D0_AN_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         1.225     1.918 r  D0_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.918    D0_AN[1]
    C4                                                                r  D0_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.542ns (75.021%)  route 0.513ns (24.979%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  U3/count_reg[1]/Q
                         net (fo=5, routed)           0.123     0.271    U3/two_bit_count[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.101     0.372 r  U3/D0_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.762    D0_AN_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.293     2.055 r  D0_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.055    D0_AN[0]
    D5                                                                r  D0_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.543ns (73.394%)  route 0.559ns (26.606%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U3/count_reg[1]/Q
                         net (fo=5, routed)           0.119     0.267    U3/two_bit_count[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.101     0.368 r  U3/D0_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.441     0.808    D0_AN_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         1.294     2.103 r  D0_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.103    D0_AN[2]
    C7                                                                r  D0_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.481ns (70.315%)  route 0.625ns (29.685%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U3/count_reg[1]/Q
                         net (fo=5, routed)           0.123     0.271    U3/two_bit_count[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.098     0.369 r  U3/D0_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.503     0.871    D0_AN_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         1.235     2.106 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.106    D0_AN[3]
    A8                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            D0_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.514ns (58.143%)  route 1.090ns (41.857%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.763     0.988    U4/btn_IBUF[2]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  U4/D0_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.360    D0_SEG_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.244     2.604 r  D0_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.604    D0_SEG[2]
    A5                                                                r  D0_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            D0_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.557ns (56.982%)  route 1.175ns (43.018%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.763     0.988    U4/btn_IBUF[2]
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.049     1.037 r  U4/D0_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.450    D0_SEG_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.283     2.732 r  D0_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.732    D0_SEG[5]
    D6                                                                r  D0_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[12]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.461ns (31.759%)  route 3.138ns (68.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.138     4.599    U2/AR[0]
    SLICE_X65Y89         FDCE                                         f  U2/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[12]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[13]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.461ns (31.759%)  route 3.138ns (68.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.138     4.599    U2/AR[0]
    SLICE_X65Y89         FDCE                                         f  U2/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[13]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[14]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.461ns (31.759%)  route 3.138ns (68.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.138     4.599    U2/AR[0]
    SLICE_X65Y89         FDCE                                         f  U2/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[14]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[15]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.461ns (31.759%)  route 3.138ns (68.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.138     4.599    U2/AR[0]
    SLICE_X65Y89         FDCE                                         f  U2/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.851    U2/clk_100Mhz
    SLICE_X65Y89         FDCE                                         r  U2/count_reg[15]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[10]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.461ns (32.745%)  route 3.000ns (67.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.000     4.461    U2/AR[0]
    SLICE_X65Y88         FDCE                                         f  U2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503     4.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[10]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[11]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.461ns (32.745%)  route 3.000ns (67.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.000     4.461    U2/AR[0]
    SLICE_X65Y88         FDCE                                         f  U2/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503     4.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[11]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[8]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.461ns (32.745%)  route 3.000ns (67.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.000     4.461    U2/AR[0]
    SLICE_X65Y88         FDCE                                         f  U2/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503     4.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[8]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[9]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.461ns (32.745%)  route 3.000ns (67.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          3.000     4.461    U2/AR[0]
    SLICE_X65Y88         FDCE                                         f  U2/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503     4.850    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[9]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[4]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.312ns  (logic 1.461ns (33.871%)  route 2.852ns (66.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          2.852     4.312    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502     4.849    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[5]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.312ns  (logic 1.461ns (33.871%)  route 2.852ns (66.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          2.852     4.312    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502     4.849    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/clk_temp_reg/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.229ns (17.766%)  route 1.058ns (82.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.058     1.287    U2/AR[0]
    SLICE_X64Y86         FDCE                                         f  U2/clk_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X64Y86         FDCE                                         r  U2/clk_temp_reg/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[0]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.229ns (17.766%)  route 1.058ns (82.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.058     1.287    U2/AR[0]
    SLICE_X65Y86         FDCE                                         f  U2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[0]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[1]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.229ns (17.766%)  route 1.058ns (82.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.058     1.287    U2/AR[0]
    SLICE_X65Y86         FDCE                                         f  U2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[1]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[2]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.229ns (17.766%)  route 1.058ns (82.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.058     1.287    U2/AR[0]
    SLICE_X65Y86         FDCE                                         f  U2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[2]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[3]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.229ns (17.766%)  route 1.058ns (82.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.058     1.287    U2/AR[0]
    SLICE_X65Y86         FDCE                                         f  U2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.988    U2/clk_100Mhz
    SLICE_X65Y86         FDCE                                         r  U2/count_reg[3]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[4]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.933%)  route 1.122ns (83.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.122     1.350    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[5]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.933%)  route 1.122ns (83.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.122     1.350    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[5]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[6]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.933%)  route 1.122ns (83.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.122     1.350    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[6]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[7]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.933%)  route 1.122ns (83.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.122     1.350    U2/AR[0]
    SLICE_X65Y87         FDCE                                         f  U2/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.989    U2/clk_100Mhz
    SLICE_X65Y87         FDCE                                         r  U2/count_reg[7]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[10]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.229ns (16.175%)  route 1.185ns (83.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_main_IBUF_inst/O
                         net (fo=19, routed)          1.185     1.414    U2/AR[0]
    SLICE_X65Y88         FDCE                                         f  U2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.991    U2/clk_100Mhz
    SLICE_X65Y88         FDCE                                         r  U2/count_reg[10]/C





