// Seed: 134190648
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    output wire module_0,
    input wor id_15,
    input supply1 id_16,
    output tri1 id_17,
    output wand id_18,
    output supply1 id_19,
    input supply1 id_20
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_9,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input wire id_7
);
  assign id_9 = id_2;
  generate
    id_10(
        .id_0(1), .id_1(1'b0)
    );
  endgenerate
  module_0(
      id_6,
      id_5,
      id_4,
      id_9,
      id_9,
      id_9,
      id_6,
      id_1,
      id_1,
      id_1,
      id_9,
      id_9,
      id_2,
      id_1,
      id_9,
      id_3,
      id_7,
      id_9,
      id_9,
      id_9,
      id_6
  );
endmodule
