module jk_flipflop_tb();
reg J,K, clk, reset;
wire Q;
jk_flipflop dut (J,K,clk,reset,Q);
inital begin
clk=0;
forever #5 clk=~clk;
end
initial begin
J=0; K=0;
reset=1;
#10 reset=0;
J=0; K=0;
#10;
J=0; K=1;
#10;
J=1; K=0;
#10;
J=1; K=1;
#10;
$finish;
end
endmodule
