<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT3_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT3__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT3_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 3 (PORT3)  
 <a href="structPORT3__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a282c43ad08093fc1a89b061e3713c339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a282c43ad08093fc1a89b061e3713c339">OUT</a></td></tr>
<tr class="separator:a282c43ad08093fc1a89b061e3713c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5edd00f6f8f3feb2ea69c35bf41bd26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#ac5edd00f6f8f3feb2ea69c35bf41bd26">OMR</a></td></tr>
<tr class="separator:ac5edd00f6f8f3feb2ea69c35bf41bd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f2cb551328746af2940556145625a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a23f2cb551328746af2940556145625a6">RESERVED</a> [2]</td></tr>
<tr class="separator:a23f2cb551328746af2940556145625a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ebc721068d46599f57bd5bbcd69503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#ae0ebc721068d46599f57bd5bbcd69503">IOCR0</a></td></tr>
<tr class="separator:ae0ebc721068d46599f57bd5bbcd69503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bf0404cb41c54a3ce0cb1e9a7c3df3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#ab6bf0404cb41c54a3ce0cb1e9a7c3df3">IOCR4</a></td></tr>
<tr class="separator:ab6bf0404cb41c54a3ce0cb1e9a7c3df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4e24901a246c9a260d6f0bf15cd22e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a2a4e24901a246c9a260d6f0bf15cd22e">IOCR8</a></td></tr>
<tr class="separator:a2a4e24901a246c9a260d6f0bf15cd22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cfe6af002a9e7ba5bbde6e8bb6c5fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a38cfe6af002a9e7ba5bbde6e8bb6c5fd">IOCR12</a></td></tr>
<tr class="separator:a38cfe6af002a9e7ba5bbde6e8bb6c5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9582d0143b38bf2ba8d551a80ff8928"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#ab9582d0143b38bf2ba8d551a80ff8928">RESERVED1</a></td></tr>
<tr class="separator:ab9582d0143b38bf2ba8d551a80ff8928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ced63e2223af37d97cb0168fdf31d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a57ced63e2223af37d97cb0168fdf31d8">IN</a></td></tr>
<tr class="separator:a57ced63e2223af37d97cb0168fdf31d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb77bd7dda3104044268b6446c74e77a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#abb77bd7dda3104044268b6446c74e77a">RESERVED2</a> [6]</td></tr>
<tr class="separator:abb77bd7dda3104044268b6446c74e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dd687ace03c4b178e249b2c3dc3b3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a79dd687ace03c4b178e249b2c3dc3b3e">PDR0</a></td></tr>
<tr class="separator:a79dd687ace03c4b178e249b2c3dc3b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d87214a0db8b88c05053cde845a519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#aa0d87214a0db8b88c05053cde845a519">PDR1</a></td></tr>
<tr class="separator:aa0d87214a0db8b88c05053cde845a519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006f0c91931f4432361f9b379a02f7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a006f0c91931f4432361f9b379a02f7c6">RESERVED3</a> [6]</td></tr>
<tr class="separator:a006f0c91931f4432361f9b379a02f7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95ae20d8a002fba8ea4abf0941bcff2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#aa95ae20d8a002fba8ea4abf0941bcff2">PDISC</a></td></tr>
<tr class="separator:aa95ae20d8a002fba8ea4abf0941bcff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3f25157ba91ff3047b1660bee507b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a7c3f25157ba91ff3047b1660bee507b6">RESERVED4</a> [3]</td></tr>
<tr class="separator:a7c3f25157ba91ff3047b1660bee507b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc63ac1ae75ee6980304e959d7722e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#a2ddc63ac1ae75ee6980304e959d7722e">PPS</a></td></tr>
<tr class="separator:a2ddc63ac1ae75ee6980304e959d7722e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca11e47ecbf94d086f530497073d0c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT3__Type.html#aca11e47ecbf94d086f530497073d0c01">HWSEL</a></td></tr>
<tr class="separator:aca11e47ecbf94d086f530497073d0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02497">2497</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aca11e47ecbf94d086f530497073d0c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca11e47ecbf94d086f530497073d0c01">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028374) Port 3 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02514">2514</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a57ced63e2223af37d97cb0168fdf31d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ced63e2223af37d97cb0168fdf31d8">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028324) Port 3 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02506">2506</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae0ebc721068d46599f57bd5bbcd69503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ebc721068d46599f57bd5bbcd69503">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028310) Port 3 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02501">2501</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a38cfe6af002a9e7ba5bbde6e8bb6c5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cfe6af002a9e7ba5bbde6e8bb6c5fd">&#9670;&nbsp;</a></span>IOCR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::IOCR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4802831C) Port 3 Input/Output Control Register 12 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02504">2504</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab6bf0404cb41c54a3ce0cb1e9a7c3df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bf0404cb41c54a3ce0cb1e9a7c3df3">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028314) Port 3 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02502">2502</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2a4e24901a246c9a260d6f0bf15cd22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4e24901a246c9a260d6f0bf15cd22e">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028318) Port 3 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02503">2503</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac5edd00f6f8f3feb2ea69c35bf41bd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5edd00f6f8f3feb2ea69c35bf41bd26">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT3_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028304) Port 3 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02499">2499</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a282c43ad08093fc1a89b061e3713c339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282c43ad08093fc1a89b061e3713c339">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028300) PORT3 Structure <br  />
 (@ 0x48028300) Port 3 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02498">2498</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa95ae20d8a002fba8ea4abf0941bcff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95ae20d8a002fba8ea4abf0941bcff2">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028360) Port 3 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02511">2511</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a79dd687ace03c4b178e249b2c3dc3b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79dd687ace03c4b178e249b2c3dc3b3e">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028340) Port 3 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02508">2508</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa0d87214a0db8b88c05053cde845a519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d87214a0db8b88c05053cde845a519">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028344) Port 3 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02509">2509</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2ddc63ac1ae75ee6980304e959d7722e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddc63ac1ae75ee6980304e959d7722e">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT3_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028370) Port 3 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02513">2513</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a23f2cb551328746af2940556145625a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f2cb551328746af2940556145625a6">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02500">2500</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab9582d0143b38bf2ba8d551a80ff8928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9582d0143b38bf2ba8d551a80ff8928">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02505">2505</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abb77bd7dda3104044268b6446c74e77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb77bd7dda3104044268b6446c74e77a">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02507">2507</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a006f0c91931f4432361f9b379a02f7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006f0c91931f4432361f9b379a02f7c6">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02510">2510</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7c3f25157ba91ff3047b1660bee507b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3f25157ba91ff3047b1660bee507b6">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT3_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02512">2512</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
