C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_Tone_Organ.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_Tone_Organ.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Tone_Organ

Top level modules:
	tb_Tone_Organ

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_LED_side2side.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_LED_side2side.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_LED_side2side

Top level modules:
	tb_LED_side2side

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_Clk_Divider.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/tb_Clk_Divider.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Clk_Divider

Top level modules:
	tb_Clk_Divider

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/Tone_Organ.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/Tone_Organ.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Tone_Organ

Top level modules:
	Tone_Organ

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/LED_side2side.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/LED_side2side.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module LED_side2side

Top level modules:
	LED_side2side

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/Clk_Divider.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/lab1_de1soc/Clk_Divider.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clk_Divider

Top level modules:
	Clk_Divider

} {} {}}
