// Seed: 2343826556
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    output id_10
);
  logic id_11;
  assign id_8 = id_2;
  logic id_12;
  logic id_13;
  logic id_14;
  tri id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  logic id_24 = id_11 ? id_18[1'b0] : 1;
endmodule
