Running: /opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jam/Downloads/pulse_project/ise_project/top/TB_PULSE_isim_beh.exe -prj /home/jam/Downloads/pulse_project/ise_project/top/TB_PULSE_beh.prj work.TB_PULSE 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/jam/Downloads/pulse_project/ise_project/top/../../vhdl_additional/pack_exam.vhd" into library work
Parsing VHDL file "/home/jam/Downloads/pulse_project/ise_project/top/../../vhdl_additional/pulse.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84396 KB
Fuse CPU Usage: 1200 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package pack_exam
Compiling architecture arch_1 of entity PULSE [\PULSE(8)\]
Compiling architecture arch_2 of entity PULSE [\PULSE(8)\]
Compiling architecture test of entity tb_pulse
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/jam/Downloads/pulse_project/ise_project/top/TB_PULSE_isim_beh.exe
Fuse Memory Usage: 1180916 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 360 ms
