{
  "module_name": "defxx.h",
  "hash_id": "859abfaacef73a10a9fb9168ad5ef8e0701a97e53a6ac80a2d601fbb504a4250",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/fddi/defxx.h",
  "human_readable_source": " \n\n#ifndef _DEFXX_H_\n#define _DEFXX_H_\n\n \n\ntypedef u8\tPI_UINT8;\ntypedef u16\tPI_UINT16;\ntypedef u32\tPI_UINT32;\n\n \n\ntypedef struct\t\t\t\t\t\t\t \n\t{\n\tPI_UINT32  ms;\n\tPI_UINT32  ls;\n\t} PI_CNTR;\n\ntypedef struct\t\t\t\t\t\t\t \n\t{\n\tPI_UINT32  lwrd_0;\n\tPI_UINT32  lwrd_1;\n\t} PI_LAN_ADDR;\n\ntypedef struct\t\t\t\t\t\t\t \n\t{\n\tPI_UINT32  octet_7_4;\n\tPI_UINT32  octet_3_0;\n\t} PI_STATION_ID;\n\n\n \n\n#define PI_ALIGN_K_DESC_BLK\t  \t\t\t8192\t \n#define PI_ALIGN_K_CONS_BLK\t  \t \t\t64\t\t \n#define PI_ALIGN_K_CMD_REQ_BUFF  \t\t128\t \t \n#define PI_ALIGN_K_CMD_RSP_BUFF\t \t\t128\t \t \n#define PI_ALIGN_K_UNSOL_BUFF\t \t\t128\t \t \n#define PI_ALIGN_K_XMT_DATA_BUFF \t\t0\t   \t \n#define PI_ALIGN_K_RCV_DATA_BUFF \t\t128\t \t \n\n \n\n#define PI_PHY_K_S\t\t\t\t\t\t0\t\t \n#define PI_PHY_K_A\t\t\t\t\t\t0\t\t \n#define PI_PHY_K_B\t\t\t\t\t\t1\t\t \n#define PI_PHY_K_MAX\t\t\t\t\t2\t\t \n\n \n\n#define PI_FMC_DESCR_V_SOP\t\t\t\t31\n#define PI_FMC_DESCR_V_EOP\t\t\t\t30\n#define PI_FMC_DESCR_V_FSC\t\t\t\t27\n#define PI_FMC_DESCR_V_FSB_ERROR\t\t26\n#define PI_FMC_DESCR_V_FSB_ADDR_RECOG\t25\n#define PI_FMC_DESCR_V_FSB_ADDR_COPIED\t24\n#define PI_FMC_DESCR_V_FSB\t\t\t\t22\n#define PI_FMC_DESCR_V_RCC_FLUSH\t\t21\n#define PI_FMC_DESCR_V_RCC_CRC\t\t\t20\n#define PI_FMC_DESCR_V_RCC_RRR\t\t\t17\n#define PI_FMC_DESCR_V_RCC_DD\t\t\t15\n#define PI_FMC_DESCR_V_RCC_SS\t\t\t13\n#define PI_FMC_DESCR_V_RCC\t\t\t\t13\n#define PI_FMC_DESCR_V_LEN\t\t\t\t0\n\n#define PI_FMC_DESCR_M_SOP\t\t\t\t0x80000000\n#define PI_FMC_DESCR_M_EOP\t\t\t\t0x40000000\n#define PI_FMC_DESCR_M_FSC\t\t\t\t0x38000000\n#define PI_FMC_DESCR_M_FSB_ERROR\t\t0x04000000\n#define PI_FMC_DESCR_M_FSB_ADDR_RECOG\t0x02000000\n#define PI_FMC_DESCR_M_FSB_ADDR_COPIED\t0x01000000\n#define PI_FMC_DESCR_M_FSB\t\t\t\t0x07C00000\n#define PI_FMC_DESCR_M_RCC_FLUSH\t\t0x00200000\n#define PI_FMC_DESCR_M_RCC_CRC\t\t\t0x00100000\n#define PI_FMC_DESCR_M_RCC_RRR\t\t\t0x000E0000\n#define PI_FMC_DESCR_M_RCC_DD\t\t\t0x00018000\n#define PI_FMC_DESCR_M_RCC_SS\t\t\t0x00006000\n#define PI_FMC_DESCR_M_RCC\t\t\t\t0x003FE000\n#define PI_FMC_DESCR_M_LEN\t\t\t\t0x00001FFF\n\n#define PI_FMC_DESCR_K_RCC_FMC_INT_ERR\t0x01AA\n\n#define PI_FMC_DESCR_K_RRR_SUCCESS\t\t0x00\n#define PI_FMC_DESCR_K_RRR_SA_MATCH\t\t0x01\n#define PI_FMC_DESCR_K_RRR_DA_MATCH\t\t0x02\n#define PI_FMC_DESCR_K_RRR_FMC_ABORT\t0x03\n#define PI_FMC_DESCR_K_RRR_LENGTH_BAD\t0x04\n#define PI_FMC_DESCR_K_RRR_FRAGMENT\t\t0x05\n#define PI_FMC_DESCR_K_RRR_FORMAT_ERR\t0x06\n#define PI_FMC_DESCR_K_RRR_MAC_RESET\t0x07\n\n#define PI_FMC_DESCR_K_DD_NO_MATCH\t\t0x0\n#define PI_FMC_DESCR_K_DD_PROMISCUOUS\t0x1\n#define PI_FMC_DESCR_K_DD_CAM_MATCH\t\t0x2\n#define PI_FMC_DESCR_K_DD_LOCAL_MATCH\t0x3\n\n#define PI_FMC_DESCR_K_SS_NO_MATCH\t\t0x0\n#define PI_FMC_DESCR_K_SS_BRIDGE_MATCH\t0x1\n#define PI_FMC_DESCR_K_SS_NOT_POSSIBLE\t0x2\n#define PI_FMC_DESCR_K_SS_LOCAL_MATCH\t0x3\n\n \n\n#define PI_CMD_REQ_K_SIZE_MAX\t\t\t512\n#define PI_CMD_RSP_K_SIZE_MAX\t\t\t512\n#define PI_UNSOL_K_SIZE_MAX\t\t\t\t512\n#define PI_SMT_HOST_K_SIZE_MAX\t\t\t4608\t\t \n#define PI_RCV_DATA_K_SIZE_MAX\t\t\t4608\t\t \n#define PI_XMT_DATA_K_SIZE_MAX\t\t\t4608\t\t \n\n \n\n#define PI_STATE_K_RESET\t\t\t\t0\n#define PI_STATE_K_UPGRADE\t\t  \t\t1\n#define PI_STATE_K_DMA_UNAVAIL\t\t\t2\n#define PI_STATE_K_DMA_AVAIL\t\t\t3\n#define PI_STATE_K_LINK_AVAIL\t\t\t4\n#define PI_STATE_K_LINK_UNAVAIL\t \t\t5\n#define PI_STATE_K_HALTED\t\t   \t\t6\n#define PI_STATE_K_RING_MEMBER\t\t\t7\n#define PI_STATE_K_NUMBER\t\t\t\t8\n\n \n\n#define PI_CMD_K_START\t\t\t\t\t0x00\n#define PI_CMD_K_FILTERS_SET\t\t\t0x01\n#define PI_CMD_K_FILTERS_GET\t\t\t0x02\n#define PI_CMD_K_CHARS_SET\t\t\t\t0x03\n#define PI_CMD_K_STATUS_CHARS_GET\t\t0x04\n#define PI_CMD_K_CNTRS_GET\t\t\t\t0x05\n#define PI_CMD_K_CNTRS_SET\t\t\t\t0x06\n#define PI_CMD_K_ADDR_FILTER_SET\t\t0x07\n#define PI_CMD_K_ADDR_FILTER_GET\t\t0x08\n#define PI_CMD_K_ERROR_LOG_CLEAR\t\t0x09\n#define PI_CMD_K_ERROR_LOG_GET\t\t\t0x0A\n#define PI_CMD_K_FDDI_MIB_GET\t\t\t0x0B\n#define PI_CMD_K_DEC_EXT_MIB_GET\t\t0x0C\n#define PI_CMD_K_DEVICE_SPECIFIC_GET\t0x0D\n#define PI_CMD_K_SNMP_SET\t\t\t\t0x0E\n#define PI_CMD_K_UNSOL_TEST\t\t\t\t0x0F\n#define PI_CMD_K_SMT_MIB_GET\t\t\t0x10\n#define PI_CMD_K_SMT_MIB_SET\t\t\t0x11\n#define PI_CMD_K_MAX\t\t\t\t\t0x11\t \n\n \n\n#define PI_ITEM_K_EOL\t\t\t\t\t0x00 \t \n#define PI_ITEM_K_T_REQ\t\t\t\t\t0x01 \t \n#define PI_ITEM_K_TVX\t\t\t\t\t0x02 \t \n#define PI_ITEM_K_RESTRICTED_TOKEN\t\t0x03 \t \n#define PI_ITEM_K_LEM_THRESHOLD\t\t\t0x04 \t \n#define PI_ITEM_K_RING_PURGER\t\t\t0x05 \t \n#define PI_ITEM_K_CNTR_INTERVAL\t\t\t0x06 \t \n#define PI_ITEM_K_IND_GROUP_PROM\t\t0x07 \t \n#define PI_ITEM_K_GROUP_PROM\t\t\t0x08 \t \n#define PI_ITEM_K_BROADCAST\t\t\t\t0x09 \t \n#define PI_ITEM_K_SMT_PROM\t\t\t\t0x0A \t \n#define PI_ITEM_K_SMT_USER\t\t\t\t0x0B \t \n#define PI_ITEM_K_RESERVED\t\t\t\t0x0C \t \n#define PI_ITEM_K_IMPLEMENTOR\t\t\t0x0D \t \n#define PI_ITEM_K_LOOPBACK_MODE\t\t\t0x0E \t \n#define PI_ITEM_K_CONFIG_POLICY\t\t\t0x10 \t \n#define PI_ITEM_K_CON_POLICY\t\t\t0x11 \t \n#define PI_ITEM_K_T_NOTIFY\t\t\t\t0x12 \t \n#define PI_ITEM_K_STATION_ACTION\t\t0x13 \t \n#define PI_ITEM_K_MAC_PATHS_REQ\t   \t\t0x15 \t \n#define PI_ITEM_K_MAC_ACTION\t\t\t0x17 \t \n#define PI_ITEM_K_CON_POLICIES\t\t\t0x18 \t \n#define PI_ITEM_K_PORT_PATHS_REQ\t\t0x19 \t \n#define PI_ITEM_K_MAC_LOOP_TIME\t\t\t0x1A \t \n#define PI_ITEM_K_TB_MAX\t\t\t\t0x1B \t \n#define PI_ITEM_K_LER_CUTOFF\t\t\t0x1C \t \n#define PI_ITEM_K_LER_ALARM\t\t\t\t0x1D \t \n#define PI_ITEM_K_PORT_ACTION\t\t\t0x1E \t \n#define PI_ITEM_K_FLUSH_TIME\t\t\t0x20 \t \n#define PI_ITEM_K_MAC_T_REQ\t\t\t\t0x29 \t \n#define PI_ITEM_K_EMAC_RING_PURGER\t\t0x2A \t \n#define PI_ITEM_K_EMAC_RTOKEN_TIMEOUT\t0x2B \t \n#define PI_ITEM_K_FDX_ENB_DIS\t\t\t0x2C \t \n#define PI_ITEM_K_MAX\t\t\t\t\t0x2C \t \n\n \n\n#define PI_K_FALSE\t\t\t\t\t\t0\t    \n#define PI_K_TRUE\t\t\t\t\t\t1\t    \n\n#define PI_SNMP_K_TRUE\t\t\t\t\t1\t    \n#define PI_SNMP_K_FALSE\t\t\t\t\t2\n\n#define PI_FSTATE_K_BLOCK\t\t\t\t0\t    \n#define PI_FSTATE_K_PASS\t\t\t\t1\n\n \n\n#define PI_RSP_K_SUCCESS\t\t\t\t0x00\n#define PI_RSP_K_FAILURE\t\t\t\t0x01\n#define PI_RSP_K_WARNING\t\t\t\t0x02\n#define PI_RSP_K_LOOP_MODE_BAD\t\t\t0x03\n#define PI_RSP_K_ITEM_CODE_BAD\t\t\t0x04\n#define PI_RSP_K_TVX_BAD\t\t\t\t0x05\n#define PI_RSP_K_TREQ_BAD\t\t\t\t0x06\n#define PI_RSP_K_TOKEN_BAD\t\t\t\t0x07\n#define PI_RSP_K_NO_EOL\t\t\t\t\t0x0C\n#define PI_RSP_K_FILTER_STATE_BAD\t\t0x0D\n#define PI_RSP_K_CMD_TYPE_BAD\t\t\t0x0E\n#define PI_RSP_K_ADAPTER_STATE_BAD\t\t0x0F\n#define PI_RSP_K_RING_PURGER_BAD\t\t0x10\n#define PI_RSP_K_LEM_THRESHOLD_BAD\t\t0x11\n#define PI_RSP_K_LOOP_NOT_SUPPORTED\t\t0x12\n#define PI_RSP_K_FLUSH_TIME_BAD\t\t\t0x13\n#define PI_RSP_K_NOT_IMPLEMENTED\t\t0x14\n#define PI_RSP_K_CONFIG_POLICY_BAD\t\t0x15\n#define PI_RSP_K_STATION_ACTION_BAD\t\t0x16\n#define PI_RSP_K_MAC_ACTION_BAD\t\t\t0x17\n#define PI_RSP_K_CON_POLICIES_BAD\t\t0x18\n#define PI_RSP_K_MAC_LOOP_TIME_BAD\t\t0x19\n#define PI_RSP_K_TB_MAX_BAD\t\t\t\t0x1A\n#define PI_RSP_K_LER_CUTOFF_BAD\t\t\t0x1B\n#define PI_RSP_K_LER_ALARM_BAD\t\t\t0x1C\n#define PI_RSP_K_MAC_PATHS_REQ_BAD\t\t0x1D\n#define PI_RSP_K_MAC_T_REQ_BAD\t\t\t0x1E\n#define PI_RSP_K_EMAC_RING_PURGER_BAD\t0x1F\n#define PI_RSP_K_EMAC_RTOKEN_TIME_BAD\t0x20\n#define PI_RSP_K_NO_SUCH_ENTRY\t\t\t0x21\n#define PI_RSP_K_T_NOTIFY_BAD\t\t\t0x22\n#define PI_RSP_K_TR_MAX_EXP_BAD\t\t\t0x23\n#define PI_RSP_K_MAC_FRM_ERR_THR_BAD\t0x24\n#define PI_RSP_K_MAX_T_REQ_BAD\t\t\t0x25\n#define PI_RSP_K_FDX_ENB_DIS_BAD\t\t0x26\n#define PI_RSP_K_ITEM_INDEX_BAD\t\t\t0x27\n#define PI_RSP_K_PORT_ACTION_BAD\t\t0x28\n\n \n\ntypedef struct\t\t\t\t\t\t\t\t\t \n\t{\n\tPI_UINT32  item_code;\n\tPI_UINT32  value;\n\t} PI_ITEM_LIST;\n\ntypedef struct\t\t\t\t\t\t\t\t\t \n\t{\n\tPI_UINT32  reserved;\n\tPI_UINT32  cmd_type;\n\tPI_UINT32  status;\n\t} PI_RSP_HEADER;\n\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_START_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_START_RSP;\n\n \n\n#define PI_CMD_FILTERS_SET_K_ITEMS_MAX  63\t\t \n\ntypedef struct\n\t{\n\tPI_UINT32\t\tcmd_type;\n\tPI_ITEM_LIST\titem[PI_CMD_FILTERS_SET_K_ITEMS_MAX];\n\t} PI_CMD_FILTERS_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_FILTERS_SET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32\t\tcmd_type;\n\t} PI_CMD_FILTERS_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\tPI_UINT32\t\tind_group_prom;\n\tPI_UINT32\t\tgroup_prom;\n\tPI_UINT32\t\tbroadcast_all;\n\tPI_UINT32\t\tsmt_all;\n\tPI_UINT32\t\tsmt_user;\n\tPI_UINT32\t\treserved_all;\n\tPI_UINT32\t\timplementor_all;\n\t} PI_CMD_FILTERS_GET_RSP;\n\n\n \n\n#define PI_CMD_CHARS_SET_K_ITEMS_MAX 42\t\t \n\ntypedef struct\n\t{\n\tPI_UINT32\t\tcmd_type;\n\tstruct\t\t\t\t\t\t\t  \t\t \n\t\t{\n\t\tPI_UINT32\titem_code;\n\t\tPI_UINT32\tvalue;\n\t\tPI_UINT32\titem_index;\n\t\t} item[PI_CMD_CHARS_SET_K_ITEMS_MAX];\n\t} PI_CMD_CHARS_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_CHARS_SET_RSP;\n\n\n \n\n#define PI_CMD_SNMP_SET_K_ITEMS_MAX 42\t   \t \n\ntypedef struct\n\t{\n\tPI_UINT32\t\tcmd_type;\n\tstruct\t\t\t\t\t\t\t   \t\t \n\t\t{\n\t\tPI_UINT32\titem_code;\n\t\tPI_UINT32\tvalue;\n\t\tPI_UINT32\titem_index;\n\t\t} item[PI_CMD_SNMP_SET_K_ITEMS_MAX];\n\t} PI_CMD_SNMP_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_SNMP_SET_RSP;\n\n\n \n\n#define PI_CMD_SMT_MIB_SET_K_ITEMS_MAX 42\t \n\ntypedef struct\n\t{\n\tPI_UINT32\tcmd_type;\n\tstruct\n\t\t{\n\t\tPI_UINT32\titem_code;\n\t\tPI_UINT32\tvalue;\n\t\tPI_UINT32\titem_index;\n\t\t} item[PI_CMD_SMT_MIB_SET_K_ITEMS_MAX];\n\t} PI_CMD_SMT_MIB_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_SMT_MIB_SET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_SMT_MIB_GET_REQ;\n\n \n\ntypedef struct\t\t\t\t\t\t   \n\t{\n\tPI_RSP_HEADER  header;\n\n\t \n\n\tPI_STATION_ID  \tsmt_station_id;\n\tPI_UINT32 \t\tsmt_op_version_id;\n\tPI_UINT32\t   \tsmt_hi_version_id;\n\tPI_UINT32\t   \tsmt_lo_version_id;\n\tPI_UINT32\t   \tsmt_user_data[8];\n\tPI_UINT32\t   \tsmt_mib_version_id;\n\tPI_UINT32\t   \tsmt_mac_ct;\n\tPI_UINT32\t   \tsmt_non_master_ct;\n\tPI_UINT32\t   \tsmt_master_ct;\n\tPI_UINT32\t   \tsmt_available_paths;\n\tPI_UINT32\t   \tsmt_config_capabilities;\n\tPI_UINT32\t   \tsmt_config_policy;\n\tPI_UINT32\t   \tsmt_connection_policy;\n\tPI_UINT32\t   \tsmt_t_notify;\n\tPI_UINT32\t   \tsmt_stat_rpt_policy;\n\tPI_UINT32\t   \tsmt_trace_max_expiration;\n\tPI_UINT32\t   \tsmt_bypass_present;\n\tPI_UINT32\t  \tsmt_ecm_state;\n\tPI_UINT32\t   \tsmt_cf_state;\n\tPI_UINT32\t   \tsmt_remote_disconnect_flag;\n\tPI_UINT32\t   \tsmt_station_status;\n\tPI_UINT32\t   \tsmt_peer_wrap_flag;\n\tPI_CNTR\t   \t\tsmt_msg_time_stamp;\n\tPI_CNTR\t  \t\tsmt_transition_time_stamp;\n\n\t \n\n\tPI_UINT32\t\tmac_frame_status_functions;\n\tPI_UINT32\t\tmac_t_max_capability;\n\tPI_UINT32\t\tmac_tvx_capability;\n\tPI_UINT32\t\tmac_available_paths;\n\tPI_UINT32\t\tmac_current_path;\n\tPI_LAN_ADDR\t\tmac_upstream_nbr;\n\tPI_LAN_ADDR\t\tmac_downstream_nbr;\n\tPI_LAN_ADDR\t\tmac_old_upstream_nbr;\n\tPI_LAN_ADDR\t\tmac_old_downstream_nbr;\n\tPI_UINT32\t   \tmac_dup_address_test;\n\tPI_UINT32\t   \tmac_requested_paths;\n\tPI_UINT32\t   \tmac_downstream_port_type;\n\tPI_LAN_ADDR\t\tmac_smt_address;\n\tPI_UINT32\t\tmac_t_req;\n\tPI_UINT32\t\tmac_t_neg;\n\tPI_UINT32\t\tmac_t_max;\n\tPI_UINT32\t\tmac_tvx_value;\n\tPI_UINT32\t\tmac_frame_error_threshold;\n\tPI_UINT32\t\tmac_frame_error_ratio;\n\tPI_UINT32\t\tmac_rmt_state;\n\tPI_UINT32\t\tmac_da_flag;\n\tPI_UINT32\t\tmac_unda_flag;\n\tPI_UINT32\t\tmac_frame_error_flag;\n\tPI_UINT32\t\tmac_ma_unitdata_available;\n\tPI_UINT32\t\tmac_hardware_present;\n\tPI_UINT32\t\tmac_ma_unitdata_enable;\n\n\t \n\n\tPI_UINT32\t\tpath_configuration[8];\n\tPI_UINT32\t\tpath_tvx_lower_bound;\n\tPI_UINT32\t\tpath_t_max_lower_bound;\n\tPI_UINT32\t\tpath_max_t_req;\n\n\t \n\n\tPI_UINT32\t\tport_my_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_neighbor_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_connection_policies[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_mac_indicated[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_current_path[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_requested_paths[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_mac_placement[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_available_paths[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pmd_class[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_connection_capabilities[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_bs_flag[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_estimate[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_cutoff[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_alarm[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_connect_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pcm_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pc_withhold[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_flag[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_hardware_present[PI_PHY_K_MAX];\n\n\t \n\n\tPI_CNTR\t   \t\tpath_ring_latency;\n\n\t} PI_CMD_SMT_MIB_GET_RSP;\n\n\n \n\n#define PI_GRP_K_SMT_STATION_ID\t\t\t0x100A\n#define PI_ITEM_K_SMT_STATION_ID\t\t0x100B\n#define PI_ITEM_K_SMT_OP_VERS_ID\t\t0x100D\n#define PI_ITEM_K_SMT_HI_VERS_ID\t\t0x100E\n#define PI_ITEM_K_SMT_LO_VERS_ID\t\t0x100F\n#define PI_ITEM_K_SMT_USER_DATA\t\t\t0x1011\n#define PI_ITEM_K_SMT_MIB_VERS_ID\t  \t0x1012\n\n#define PI_GRP_K_SMT_STATION_CONFIG\t\t0x1014\n#define PI_ITEM_K_SMT_MAC_CT\t\t\t0x1015\n#define PI_ITEM_K_SMT_NON_MASTER_CT\t\t0x1016\n#define PI_ITEM_K_SMT_MASTER_CT\t\t\t0x1017\n#define PI_ITEM_K_SMT_AVAIL_PATHS\t\t0x1018\n#define PI_ITEM_K_SMT_CONFIG_CAPS\t\t0x1019\n#define PI_ITEM_K_SMT_CONFIG_POL\t\t0x101A\n#define PI_ITEM_K_SMT_CONN_POL\t\t\t0x101B\n#define PI_ITEM_K_SMT_T_NOTIFY\t\t\t0x101D\n#define PI_ITEM_K_SMT_STAT_POL\t\t\t0x101E\n#define PI_ITEM_K_SMT_TR_MAX_EXP\t\t0x101F\n#define PI_ITEM_K_SMT_PORT_INDEXES\t\t0x1020\n#define PI_ITEM_K_SMT_MAC_INDEXES\t\t0x1021\n#define PI_ITEM_K_SMT_BYPASS_PRESENT\t0x1022\n\n#define PI_GRP_K_SMT_STATUS\t\t\t\t0x1028\n#define PI_ITEM_K_SMT_ECM_STATE\t\t\t0x1029\n#define PI_ITEM_K_SMT_CF_STATE\t\t \t0x102A\n#define PI_ITEM_K_SMT_REM_DISC_FLAG\t\t0x102C\n#define PI_ITEM_K_SMT_STATION_STATUS\t0x102D\n#define PI_ITEM_K_SMT_PEER_WRAP_FLAG\t0x102E\n\n#define PI_GRP_K_SMT_MIB_OPERATION\t \t0x1032\n#define PI_ITEM_K_SMT_MSG_TIME_STAMP \t0x1033\n#define PI_ITEM_K_SMT_TRN_TIME_STAMP \t0x1034\n\n#define PI_ITEM_K_SMT_STATION_ACT\t\t0x103C\n\n#define PI_GRP_K_MAC_CAPABILITIES\t  \t0x200A\n#define PI_ITEM_K_MAC_FRM_STAT_FUNC\t\t0x200B\n#define PI_ITEM_K_MAC_T_MAX_CAP\t\t\t0x200D\n#define PI_ITEM_K_MAC_TVX_CAP\t\t  \t0x200E\n\n#define PI_GRP_K_MAC_CONFIG\t\t\t\t0x2014\n#define PI_ITEM_K_MAC_AVAIL_PATHS\t  \t0x2016\n#define PI_ITEM_K_MAC_CURRENT_PATH\t \t0x2017\n#define PI_ITEM_K_MAC_UP_NBR\t\t\t0x2018\n#define PI_ITEM_K_MAC_DOWN_NBR\t\t\t0x2019\n#define PI_ITEM_K_MAC_OLD_UP_NBR\t \t0x201A\n#define PI_ITEM_K_MAC_OLD_DOWN_NBR\t \t0x201B\n#define PI_ITEM_K_MAC_DUP_ADDR_TEST\t\t0x201D\n#define PI_ITEM_K_MAC_REQ_PATHS\t\t\t0x2020\n#define PI_ITEM_K_MAC_DOWN_PORT_TYPE   \t0x2021\n#define PI_ITEM_K_MAC_INDEX\t\t\t\t0x2022\n\n#define PI_GRP_K_MAC_ADDRESS\t\t\t0x2028\n#define PI_ITEM_K_MAC_SMT_ADDRESS\t\t0x2029\n\n#define PI_GRP_K_MAC_OPERATION\t\t\t0x2032\n#define PI_ITEM_K_MAC_TREQ\t\t\t\t0x2033\n#define PI_ITEM_K_MAC_TNEG\t\t\t\t0x2034\n#define PI_ITEM_K_MAC_TMAX\t\t\t\t0x2035\n#define PI_ITEM_K_MAC_TVX_VALUE\t\t\t0x2036\n\n#define PI_GRP_K_MAC_COUNTERS\t\t\t0x2046\n#define PI_ITEM_K_MAC_FRAME_CT\t\t\t0x2047\n#define PI_ITEM_K_MAC_COPIED_CT\t\t\t0x2048\n#define PI_ITEM_K_MAC_TRANSMIT_CT\t\t0x2049\n#define PI_ITEM_K_MAC_ERROR_CT\t\t\t0x2051\n#define PI_ITEM_K_MAC_LOST_CT\t\t\t0x2052\n\n#define PI_GRP_K_MAC_FRM_ERR_COND\t\t0x205A\n#define PI_ITEM_K_MAC_FRM_ERR_THR\t\t0x205F\n#define PI_ITEM_K_MAC_FRM_ERR_RAT\t\t0x2060\n\n#define PI_GRP_K_MAC_STATUS\t\t\t\t0x206E\n#define PI_ITEM_K_MAC_RMT_STATE\t\t\t0x206F\n#define PI_ITEM_K_MAC_DA_FLAG\t\t\t0x2070\n#define PI_ITEM_K_MAC_UNDA_FLAG\t\t\t0x2071\n#define PI_ITEM_K_MAC_FRM_ERR_FLAG\t\t0x2072\n#define PI_ITEM_K_MAC_MA_UNIT_AVAIL\t\t0x2074\n#define PI_ITEM_K_MAC_HW_PRESENT\t\t0x2075\n#define PI_ITEM_K_MAC_MA_UNIT_ENAB\t\t0x2076\n\n#define PI_GRP_K_PATH_CONFIG\t\t\t0x320A\n#define PI_ITEM_K_PATH_INDEX\t\t\t0x320B\n#define PI_ITEM_K_PATH_CONFIGURATION \t0x3212\n#define PI_ITEM_K_PATH_TVX_LB\t\t\t0x3215\n#define PI_ITEM_K_PATH_T_MAX_LB\t\t\t0x3216\n#define PI_ITEM_K_PATH_MAX_T_REQ\t\t0x3217\n\n#define PI_GRP_K_PORT_CONFIG\t\t\t0x400A\n#define PI_ITEM_K_PORT_MY_TYPE\t\t\t0x400C\n#define PI_ITEM_K_PORT_NBR_TYPE\t\t\t0x400D\n#define PI_ITEM_K_PORT_CONN_POLS\t\t0x400E\n#define PI_ITEM_K_PORT_MAC_INDICATED  \t0x400F\n#define PI_ITEM_K_PORT_CURRENT_PATH\t\t0x4010\n#define PI_ITEM_K_PORT_REQ_PATHS\t\t0x4011\n#define PI_ITEM_K_PORT_MAC_PLACEMENT \t0x4012\n#define PI_ITEM_K_PORT_AVAIL_PATHS\t\t0x4013\n#define PI_ITEM_K_PORT_PMD_CLASS\t\t0x4016\n#define PI_ITEM_K_PORT_CONN_CAPS\t\t0x4017\n#define PI_ITEM_K_PORT_INDEX\t\t\t0x401D\n\n#define PI_GRP_K_PORT_OPERATION\t\t\t0x401E\n#define PI_ITEM_K_PORT_BS_FLAG\t\t \t0x4021\n\n#define PI_GRP_K_PORT_ERR_CNTRS\t\t\t0x4028\n#define PI_ITEM_K_PORT_LCT_FAIL_CT\t \t0x402A\n\n#define PI_GRP_K_PORT_LER\t\t\t  \t0x4032\n#define PI_ITEM_K_PORT_LER_ESTIMATE\t\t0x4033\n#define PI_ITEM_K_PORT_LEM_REJ_CT\t\t0x4034\n#define PI_ITEM_K_PORT_LEM_CT\t\t\t0x4035\n#define PI_ITEM_K_PORT_LER_CUTOFF\t\t0x403A\n#define PI_ITEM_K_PORT_LER_ALARM\t\t0x403B\n\n#define PI_GRP_K_PORT_STATUS\t\t\t0x403C\n#define PI_ITEM_K_PORT_CONNECT_STATE\t0x403D\n#define PI_ITEM_K_PORT_PCM_STATE\t\t0x403E\n#define PI_ITEM_K_PORT_PC_WITHHOLD\t\t0x403F\n#define PI_ITEM_K_PORT_LER_FLAG\t\t\t0x4040\n#define PI_ITEM_K_PORT_HW_PRESENT\t\t0x4041\n\n#define PI_ITEM_K_PORT_ACT\t\t\t\t0x4046\n\n \n\n#define PI_CMD_ADDR_FILTER_K_SIZE   62\n\ntypedef struct\n\t{\n\tPI_UINT32\tcmd_type;\n\tPI_LAN_ADDR\tentry[PI_CMD_ADDR_FILTER_K_SIZE];\n\t} PI_CMD_ADDR_FILTER_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_ADDR_FILTER_SET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32\tcmd_type;\n\t} PI_CMD_ADDR_FILTER_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\tPI_LAN_ADDR\t\tentry[PI_CMD_ADDR_FILTER_K_SIZE];\n\t} PI_CMD_ADDR_FILTER_GET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_STATUS_CHARS_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\tPI_STATION_ID   station_id;\t\t\t\t\t\t \n\tPI_UINT32\t\tstation_type;\n\tPI_UINT32\t\tsmt_ver_id;\n\tPI_UINT32\t\tsmt_ver_id_max;\n\tPI_UINT32\t\tsmt_ver_id_min;\n\tPI_UINT32\t\tstation_state;\n\tPI_LAN_ADDR\t\tlink_addr;\t\t\t\t\t\t \n\tPI_UINT32\t\tt_req;\n\tPI_UINT32\t\ttvx;\n\tPI_UINT32\t\ttoken_timeout;\n\tPI_UINT32\t\tpurger_enb;\n\tPI_UINT32\t\tlink_state;\n\tPI_UINT32\t\ttneg;\n\tPI_UINT32\t\tdup_addr_flag;\n\tPI_LAN_ADDR\t\tuna;\n\tPI_LAN_ADDR\t\tuna_old;\n\tPI_UINT32\t\tun_dup_addr_flag;\n\tPI_LAN_ADDR\t\tdna;\n\tPI_LAN_ADDR\t\tdna_old;\n\tPI_UINT32\t\tpurger_state;\n\tPI_UINT32\t\tfci_mode;\n\tPI_UINT32\t\terror_reason;\n\tPI_UINT32\t\tloopback;\n\tPI_UINT32\t\tring_latency;\n\tPI_LAN_ADDR\t\tlast_dir_beacon_sa;\n\tPI_LAN_ADDR\t\tlast_dir_beacon_una;\n\tPI_UINT32\t\tphy_type[PI_PHY_K_MAX];\t\t\t \n\tPI_UINT32\t\tpmd_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\tlem_threshold[PI_PHY_K_MAX];\n\tPI_UINT32\t\tphy_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tnbor_phy_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\tlink_error_est[PI_PHY_K_MAX];\n\tPI_UINT32\t\tbroken_reason[PI_PHY_K_MAX];\n\tPI_UINT32\t\treject_reason[PI_PHY_K_MAX];\n\tPI_UINT32\t\tcntr_interval;\t\t\t\t\t \n\tPI_UINT32\t\tmodule_rev;\n\tPI_UINT32\t\tfirmware_rev;\n\tPI_UINT32\t\tmop_device_type;\n\tPI_UINT32\t\tphy_led[PI_PHY_K_MAX];\n\tPI_UINT32\t\tflush_time;\n\t} PI_CMD_STATUS_CHARS_GET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_FDDI_MIB_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\n\t \n\n\tPI_STATION_ID   smt_station_id;\n\tPI_UINT32\t\tsmt_op_version_id;\n\tPI_UINT32\t\tsmt_hi_version_id;\n\tPI_UINT32\t\tsmt_lo_version_id;\n\tPI_UINT32\t\tsmt_mac_ct;\n\tPI_UINT32\t\tsmt_non_master_ct;\n\tPI_UINT32\t\tsmt_master_ct;\n\tPI_UINT32\t\tsmt_paths_available;\n\tPI_UINT32\t\tsmt_config_capabilities;\n\tPI_UINT32\t\tsmt_config_policy;\n\tPI_UINT32\t\tsmt_connection_policy;\n\tPI_UINT32\t\tsmt_t_notify;\n\tPI_UINT32\t\tsmt_status_reporting;\n\tPI_UINT32\t\tsmt_ecm_state;\n\tPI_UINT32\t\tsmt_cf_state;\n\tPI_UINT32\t\tsmt_hold_state;\n\tPI_UINT32\t\tsmt_remote_disconnect_flag;\n\tPI_UINT32\t\tsmt_station_action;\n\n\t \n\n\tPI_UINT32\t\tmac_frame_status_capabilities;\n\tPI_UINT32\t\tmac_t_max_greatest_lower_bound;\n\tPI_UINT32\t\tmac_tvx_greatest_lower_bound;\n\tPI_UINT32\t\tmac_paths_available;\n\tPI_UINT32\t\tmac_current_path;\n\tPI_LAN_ADDR\t\tmac_upstream_nbr;\n\tPI_LAN_ADDR\t\tmac_old_upstream_nbr;\n\tPI_UINT32\t\tmac_dup_addr_test;\n\tPI_UINT32\t\tmac_paths_requested;\n\tPI_UINT32\t\tmac_downstream_port_type;\n\tPI_LAN_ADDR\t\tmac_smt_address;\n\tPI_UINT32\t\tmac_t_req;\n\tPI_UINT32\t\tmac_t_neg;\n\tPI_UINT32\t\tmac_t_max;\n\tPI_UINT32\t\tmac_tvx_value;\n\tPI_UINT32\t\tmac_t_min;\n\tPI_UINT32\t\tmac_current_frame_status;\n\t \n\t \n\t \n\tPI_UINT32\t\tmac_frame_error_threshold;\n\tPI_UINT32\t\tmac_frame_error_ratio;\n\tPI_UINT32\t\tmac_rmt_state;\n\tPI_UINT32\t\tmac_da_flag;\n\tPI_UINT32\t\tmac_una_da_flag;\n\tPI_UINT32\t\tmac_frame_condition;\n\tPI_UINT32\t\tmac_chip_set;\n\tPI_UINT32\t\tmac_action;\n\n\t \n\n\t \n\n\tPI_UINT32\t\tport_pc_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pc_neighbor[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_connection_policies[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_remote_mac_indicated[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ce_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_paths_requested[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_mac_placement[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_available_paths[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_mac_loop_time[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_tb_max[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_bs_flag[PI_PHY_K_MAX];\n\t \n\tPI_UINT32\t\tport_ler_estimate[PI_PHY_K_MAX];\n\t \n\t \n\tPI_UINT32\t\tport_ler_cutoff[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_alarm[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_connect_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pcm_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_pc_withhold[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_ler_condition[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_chip_set[PI_PHY_K_MAX];\n\tPI_UINT32\t\tport_action[PI_PHY_K_MAX];\n\n\t \n\n\tPI_UINT32\t\tattachment_class;\n\tPI_UINT32\t\tattachment_ob_present;\n\tPI_UINT32\t\tattachment_imax_expiration;\n\tPI_UINT32\t\tattachment_inserted_status;\n\tPI_UINT32\t\tattachment_insert_policy;\n\n\t \n\n\t} PI_CMD_FDDI_MIB_GET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_DEC_EXT_MIB_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\n\t \n\n\tPI_UINT32\t\tesmt_station_type;\n\n\t \n\n\tPI_UINT32\t\temac_link_state;\n\tPI_UINT32\t\temac_ring_purger_state;\n\tPI_UINT32\t\temac_ring_purger_enable;\n\tPI_UINT32\t\temac_frame_strip_mode;\n\tPI_UINT32\t\temac_ring_error_reason;\n\tPI_UINT32\t\temac_up_nbr_dup_addr_flag;\n\tPI_UINT32\t\temac_restricted_token_timeout;\n\n\t \n\n\tPI_UINT32\t\teport_pmd_type[PI_PHY_K_MAX];\n\tPI_UINT32\t\teport_phy_state[PI_PHY_K_MAX];\n\tPI_UINT32\t\teport_reject_reason[PI_PHY_K_MAX];\n\n\t \n\n\tPI_UINT32\t\tefdx_enable;\t\t\t\t \n\tPI_UINT32\t\tefdx_op;\t\t\t\t\t \n\tPI_UINT32\t\tefdx_state;\t\t\t\t\t \n\n\t} PI_CMD_DEC_EXT_MIB_GET_RSP;\n\ntypedef struct\n\t{\n\tPI_CNTR\t\ttraces_rcvd;\t\t\t\t\t \n\tPI_CNTR\t\tframe_cnt;\t\t\t\t\t\t \n\tPI_CNTR\t\terror_cnt;\n\tPI_CNTR\t\tlost_cnt;\n\tPI_CNTR\t\toctets_rcvd;\n\tPI_CNTR\t\toctets_sent;\n\tPI_CNTR\t\tpdus_rcvd;\n\tPI_CNTR\t\tpdus_sent;\n\tPI_CNTR\t\tmcast_octets_rcvd;\n\tPI_CNTR\t\tmcast_octets_sent;\n\tPI_CNTR\t\tmcast_pdus_rcvd;\n\tPI_CNTR\t\tmcast_pdus_sent;\n\tPI_CNTR\t\txmt_underruns;\n\tPI_CNTR\t\txmt_failures;\n\tPI_CNTR\t\tblock_check_errors;\n\tPI_CNTR\t\tframe_status_errors;\n\tPI_CNTR\t\tpdu_length_errors;\n\tPI_CNTR\t\trcv_overruns;\n\tPI_CNTR\t\tuser_buff_unavailable;\n\tPI_CNTR\t\tinits_initiated;\n\tPI_CNTR\t\tinits_rcvd;\n\tPI_CNTR\t\tbeacons_initiated;\n\tPI_CNTR\t\tdup_addrs;\n\tPI_CNTR\t\tdup_tokens;\n\tPI_CNTR\t\tpurge_errors;\n\tPI_CNTR\t\tfci_strip_errors;\n\tPI_CNTR\t\ttraces_initiated;\n\tPI_CNTR\t\tdirected_beacons_rcvd;\n\tPI_CNTR\t\temac_frame_alignment_errors;\n\tPI_CNTR\t\tebuff_errors[PI_PHY_K_MAX];\t\t \n\tPI_CNTR\t\tlct_rejects[PI_PHY_K_MAX];\n\tPI_CNTR\t\tlem_rejects[PI_PHY_K_MAX];\n\tPI_CNTR\t\tlink_errors[PI_PHY_K_MAX];\n\tPI_CNTR\t\tconnections[PI_PHY_K_MAX];\n\tPI_CNTR\t\tcopied_cnt;\t\t\t \t\t\t \n\tPI_CNTR\t\ttransmit_cnt;\t\t\t\t\t \n\tPI_CNTR\t\ttokens;\n\t} PI_CNTR_BLK;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_CNTRS_GET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\tPI_CNTR\t\ttime_since_reset;\n\tPI_CNTR_BLK\t\tcntrs;\n\t} PI_CMD_CNTRS_GET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32\tcmd_type;\n\tPI_CNTR_BLK\tcntrs;\n\t} PI_CMD_CNTRS_SET_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_CNTRS_SET_RSP;\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\t} PI_CMD_ERROR_LOG_CLEAR_REQ;\n\n \n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\t} PI_CMD_ERROR_LOG_CLEAR_RSP;\n\n \n\n#define PI_LOG_ENTRY_K_INDEX_MIN\t0\t\t \n\ntypedef struct\n\t{\n\tPI_UINT32  cmd_type;\n\tPI_UINT32  entry_index;\n\t} PI_CMD_ERROR_LOG_GET_REQ;\n\n \n\n#define PI_K_LOG_FW_SIZE\t\t\t111\t\t \n#define PI_K_LOG_DIAG_SIZE\t \t\t6\t\t \n\ntypedef struct\n\t{\n\tstruct\n\t\t{\n\t\tPI_UINT32\tfru_imp_mask;\n\t\tPI_UINT32\ttest_id;\n\t\tPI_UINT32\treserved[PI_K_LOG_DIAG_SIZE];\n\t\t} diag;\n\tPI_UINT32\t\tfw[PI_K_LOG_FW_SIZE];\n\t} PI_LOG_ENTRY;\n\ntypedef struct\n\t{\n\tPI_RSP_HEADER   header;\n\tPI_UINT32\t\tevent_status;\n\tPI_UINT32\t\tcaller_id;\n\tPI_UINT32\t\ttimestamp_l;\n\tPI_UINT32\t\ttimestamp_h;\n\tPI_UINT32\t\twrite_count;\n\tPI_LOG_ENTRY\tentry_info;\n\t} PI_CMD_ERROR_LOG_GET_RSP;\n\n \n \n \n\n#define PI_LOG_EVENT_STATUS_K_VALID\t\t0\t \n#define PI_LOG_EVENT_STATUS_K_INVALID\t1\t \n#define PI_LOG_CALLER_ID_K_NONE\t\t \t0\t \n#define PI_LOG_CALLER_ID_K_SELFTEST\t \t1\t \n#define PI_LOG_CALLER_ID_K_MFG\t\t \t2\t \n#define PI_LOG_CALLER_ID_K_ONLINE\t\t3\t \n#define PI_LOG_CALLER_ID_K_HW\t\t\t4\t \n#define PI_LOG_CALLER_ID_K_FW\t\t\t5\t \n#define PI_LOG_CALLER_ID_K_CNS_HW\t\t6\t \n#define PI_LOG_CALLER_ID_K_CNS_FW\t\t7\t \n#define PI_LOG_CALLER_ID_K_CONSOLE\t \t8    \n\n \n\ntypedef union\n\t{\n\tPI_UINT32\t\t\t\t\tcmd_type;\n\tPI_CMD_START_REQ\t\t\tstart;\n\tPI_CMD_FILTERS_SET_REQ\t\tfilter_set;\n\tPI_CMD_FILTERS_GET_REQ\t\tfilter_get;\n\tPI_CMD_CHARS_SET_REQ\t\tchar_set;\n\tPI_CMD_ADDR_FILTER_SET_REQ\taddr_filter_set;\n\tPI_CMD_ADDR_FILTER_GET_REQ\taddr_filter_get;\n\tPI_CMD_STATUS_CHARS_GET_REQ\tstat_char_get;\n\tPI_CMD_CNTRS_GET_REQ\t\tcntrs_get;\n\tPI_CMD_CNTRS_SET_REQ\t\tcntrs_set;\n\tPI_CMD_ERROR_LOG_CLEAR_REQ\terror_log_clear;\n\tPI_CMD_ERROR_LOG_GET_REQ\terror_log_read;\n\tPI_CMD_SNMP_SET_REQ\t\t\tsnmp_set;\n\tPI_CMD_FDDI_MIB_GET_REQ\t\tfddi_mib_get;\n\tPI_CMD_DEC_EXT_MIB_GET_REQ\tdec_mib_get;\n\tPI_CMD_SMT_MIB_SET_REQ\t\tsmt_mib_set;\n\tPI_CMD_SMT_MIB_GET_REQ\t\tsmt_mib_get;\n\tchar\t\t\t\t\t\tpad[PI_CMD_REQ_K_SIZE_MAX];\n\t} PI_DMA_CMD_REQ;\n\ntypedef union\n\t{\n\tPI_RSP_HEADER\t\t\t\theader;\n\tPI_CMD_START_RSP\t\t\tstart;\n\tPI_CMD_FILTERS_SET_RSP\t\tfilter_set;\n\tPI_CMD_FILTERS_GET_RSP\t\tfilter_get;\n\tPI_CMD_CHARS_SET_RSP\t\tchar_set;\n\tPI_CMD_ADDR_FILTER_SET_RSP\taddr_filter_set;\n\tPI_CMD_ADDR_FILTER_GET_RSP\taddr_filter_get;\n\tPI_CMD_STATUS_CHARS_GET_RSP\tstat_char_get;\n\tPI_CMD_CNTRS_GET_RSP\t\tcntrs_get;\n\tPI_CMD_CNTRS_SET_RSP\t\tcntrs_set;\n\tPI_CMD_ERROR_LOG_CLEAR_RSP\terror_log_clear;\n\tPI_CMD_ERROR_LOG_GET_RSP\terror_log_get;\n\tPI_CMD_SNMP_SET_RSP\t\t\tsnmp_set;\n\tPI_CMD_FDDI_MIB_GET_RSP\t\tfddi_mib_get;\n\tPI_CMD_DEC_EXT_MIB_GET_RSP\tdec_mib_get;\n\tPI_CMD_SMT_MIB_SET_RSP\t\tsmt_mib_set;\n\tPI_CMD_SMT_MIB_GET_RSP\t\tsmt_mib_get;\n\tchar\t\t\t\t\t\tpad[PI_CMD_RSP_K_SIZE_MAX];\n\t} PI_DMA_CMD_RSP;\n\ntypedef union\n\t{\n\tPI_DMA_CMD_REQ\trequest;\n\tPI_DMA_CMD_RSP\tresponse;\n\t} PI_DMA_CMD_BUFFER;\n\n\n \n\ntypedef struct\n\t{\n\tvolatile PI_UINT32\txmt_rcv_data;\n\tvolatile PI_UINT32\treserved_1;\n\tvolatile PI_UINT32\tsmt_host;\n\tvolatile PI_UINT32\treserved_2;\n\tvolatile PI_UINT32\tunsol;\n\tvolatile PI_UINT32\treserved_3;\n\tvolatile PI_UINT32\tcmd_rsp;\n\tvolatile PI_UINT32\treserved_4;\n\tvolatile PI_UINT32\tcmd_req;\n\tvolatile PI_UINT32\treserved_5;\n\t} PI_CONSUMER_BLOCK;\n\n#define PI_CONS_M_RCV_INDEX\t\t\t0x000000FF\n#define PI_CONS_M_XMT_INDEX\t\t\t0x00FF0000\n#define PI_CONS_V_RCV_INDEX\t\t\t0\n#define PI_CONS_V_XMT_INDEX\t\t\t16\n\n \n\n#define PI_CONS_BLK_K_XMT_RCV\t\t0x00\n#define PI_CONS_BLK_K_SMT_HOST\t\t0x08\n#define PI_CONS_BLK_K_UNSOL\t\t\t0x10\n#define PI_CONS_BLK_K_CMD_RSP\t\t0x18\n#define PI_CONS_BLK_K_CMD_REQ\t\t0x20\n\n \n\n#define PI_DESCR_BLK_K_RCV_DATA\t\t0x0000\n#define PI_DESCR_BLK_K_XMT_DATA\t\t0x0800\n#define PI_DESCR_BLK_K_SMT_HOST \t0x1000\n#define PI_DESCR_BLK_K_UNSOL\t\t0x1200\n#define PI_DESCR_BLK_K_CMD_RSP\t\t0x1280\n#define PI_DESCR_BLK_K_CMD_REQ\t\t0x1300\n\n \n \n \n \n \n \n\ntypedef struct\n\t{\n\tPI_UINT32\tlong_0;\n\tPI_UINT32\tlong_1;\n\t} PI_RCV_DESCR;\n\n#define\tPI_RCV_DESCR_M_SOP\t  \t\t0x80000000\n#define PI_RCV_DESCR_M_SEG_LEN_LO \t0x60000000\n#define PI_RCV_DESCR_M_MBZ\t  \t\t0x60000000\n#define PI_RCV_DESCR_M_SEG_LEN\t\t0x1F800000\n#define PI_RCV_DESCR_M_SEG_LEN_HI\t0x1FF00000\n#define PI_RCV_DESCR_M_SEG_CNT\t  \t0x000F0000\n#define PI_RCV_DESCR_M_BUFF_HI\t  \t0x0000FFFF\n\n#define\tPI_RCV_DESCR_V_SOP\t  \t\t31\n#define PI_RCV_DESCR_V_SEG_LEN_LO \t29\n#define PI_RCV_DESCR_V_MBZ\t  \t\t29\n#define PI_RCV_DESCR_V_SEG_LEN\t  \t23\n#define PI_RCV_DESCR_V_SEG_LEN_HI \t20\n#define PI_RCV_DESCR_V_SEG_CNT\t  \t16\n#define PI_RCV_DESCR_V_BUFF_HI\t \t0\n\n \n\ntypedef struct\n\t{\n\tPI_UINT32\tlong_0;\n\tPI_UINT32\tlong_1;\n\t} PI_XMT_DESCR;\n\n#define\tPI_XMT_DESCR_M_SOP\t\t\t0x80000000\n#define PI_XMT_DESCR_M_EOP\t\t\t0x40000000\n#define PI_XMT_DESCR_M_MBZ\t\t\t0x20000000\n#define PI_XMT_DESCR_M_SEG_LEN\t\t0x1FFF0000\n#define PI_XMT_DESCR_M_BUFF_HI\t\t0x0000FFFF\n\n#define\tPI_XMT_DESCR_V_SOP\t\t\t31\n#define\tPI_XMT_DESCR_V_EOP\t\t\t30\n#define PI_XMT_DESCR_V_MBZ\t\t\t29\n#define PI_XMT_DESCR_V_SEG_LEN\t\t16\n#define PI_XMT_DESCR_V_BUFF_HI\t\t0\n\n \n\n#define PI_RCV_DATA_K_NUM_ENTRIES\t\t\t256\n#define PI_XMT_DATA_K_NUM_ENTRIES\t\t\t256\n#define PI_SMT_HOST_K_NUM_ENTRIES\t\t\t64\n#define PI_UNSOL_K_NUM_ENTRIES\t\t\t\t16\n#define PI_CMD_RSP_K_NUM_ENTRIES\t\t\t16\n#define PI_CMD_REQ_K_NUM_ENTRIES\t\t\t16\n\ntypedef struct\n\t{\n\tPI_RCV_DESCR  rcv_data[PI_RCV_DATA_K_NUM_ENTRIES];\n\tPI_XMT_DESCR  xmt_data[PI_XMT_DATA_K_NUM_ENTRIES];\n\tPI_RCV_DESCR  smt_host[PI_SMT_HOST_K_NUM_ENTRIES];\n\tPI_RCV_DESCR  unsol[PI_UNSOL_K_NUM_ENTRIES];\n\tPI_RCV_DESCR  cmd_rsp[PI_CMD_RSP_K_NUM_ENTRIES];\n\tPI_XMT_DESCR  cmd_req[PI_CMD_REQ_K_NUM_ENTRIES];\n\t} PI_DESCR_BLOCK;\n\n \n\n#define PI_PDQ_K_REG_PORT_RESET\t\t\t0x00000000\n#define PI_PDQ_K_REG_HOST_DATA\t\t\t0x00000004\n#define PI_PDQ_K_REG_PORT_CTRL\t\t\t0x00000008\n#define PI_PDQ_K_REG_PORT_DATA_A\t\t0x0000000C\n#define PI_PDQ_K_REG_PORT_DATA_B\t\t0x00000010\n#define PI_PDQ_K_REG_PORT_STATUS\t\t0x00000014\n#define PI_PDQ_K_REG_TYPE_0_STATUS \t\t0x00000018\n#define PI_PDQ_K_REG_HOST_INT_ENB\t  \t0x0000001C\n#define PI_PDQ_K_REG_TYPE_2_PROD_NOINT \t0x00000020\n#define PI_PDQ_K_REG_TYPE_2_PROD\t\t0x00000024\n#define PI_PDQ_K_REG_CMD_RSP_PROD\t\t0x00000028\n#define PI_PDQ_K_REG_CMD_REQ_PROD\t\t0x0000002C\n#define PI_PDQ_K_REG_SMT_HOST_PROD   \t0x00000030\n#define PI_PDQ_K_REG_UNSOL_PROD\t\t\t0x00000034\n\n \n\n#define PI_PCTRL_M_CMD_ERROR\t\t\t0x8000\n#define PI_PCTRL_M_BLAST_FLASH\t\t\t0x4000\n#define PI_PCTRL_M_HALT\t\t\t\t\t0x2000\n#define PI_PCTRL_M_COPY_DATA\t\t\t0x1000\n#define PI_PCTRL_M_ERROR_LOG_START\t\t0x0800\n#define PI_PCTRL_M_ERROR_LOG_READ\t\t0x0400\n#define PI_PCTRL_M_XMT_DATA_FLUSH_DONE\t0x0200\n#define PI_PCTRL_M_INIT\t\t\t\t\t0x0100\n#define PI_PCTRL_M_INIT_START\t\t    0x0080\n#define PI_PCTRL_M_CONS_BLOCK\t\t\t0x0040\n#define PI_PCTRL_M_UNINIT\t\t\t\t0x0020\n#define PI_PCTRL_M_RING_MEMBER\t\t\t0x0010\n#define PI_PCTRL_M_MLA\t\t\t\t\t0x0008\n#define PI_PCTRL_M_FW_REV_READ\t\t\t0x0004\n#define PI_PCTRL_M_DEV_SPECIFIC\t\t\t0x0002\n#define PI_PCTRL_M_SUB_CMD\t\t\t\t0x0001\n\n \n\n#define PI_SUB_CMD_K_LINK_UNINIT\t\t0x0001\n#define PI_SUB_CMD_K_BURST_SIZE_SET\t\t0x0002\n#define PI_SUB_CMD_K_PDQ_REV_GET\t\t0x0004\n#define PI_SUB_CMD_K_HW_REV_GET\t\t\t0x0008\n\n \n\n#define PI_PDATA_B_DMA_BURST_SIZE_4\t \t0\t\t \n#define PI_PDATA_B_DMA_BURST_SIZE_8\t \t1\n#define PI_PDATA_B_DMA_BURST_SIZE_16\t2\n#define PI_PDATA_B_DMA_BURST_SIZE_32\t3\t\t \n#define PI_PDATA_B_DMA_BURST_SIZE_DEF\tPI_PDATA_B_DMA_BURST_SIZE_16\n\n \n\n#define PI_PDATA_A_RESET_M_UPGRADE\t\t0x00000001\n#define PI_PDATA_A_RESET_M_SOFT_RESET\t0x00000002\n#define PI_PDATA_A_RESET_M_SKIP_ST\t\t0x00000004\n\n \n\n#define PI_PDATA_A_MLA_K_LO\t\t\t\t0\n#define PI_PDATA_A_MLA_K_HI\t\t\t\t1\n\n \n\n#define PI_PDATA_A_INIT_M_DESC_BLK_ADDR\t\t\t0x0FFFFE000\n#define PI_PDATA_A_INIT_M_RESERVED\t\t\t\t0x000001FFC\n#define PI_PDATA_A_INIT_M_BSWAP_DATA\t\t\t0x000000002\n#define PI_PDATA_A_INIT_M_BSWAP_LITERAL\t\t\t0x000000001\n\n#define PI_PDATA_A_INIT_V_DESC_BLK_ADDR\t\t\t13\n#define PI_PDATA_A_INIT_V_RESERVED\t\t\t\t3\n#define PI_PDATA_A_INIT_V_BSWAP_DATA\t\t\t1\n#define PI_PDATA_A_INIT_V_BSWAP_LITERAL\t\t\t0\n\n \n\n#define PI_RESET_M_ASSERT_RESET\t\t\t1\n\n \n\n#define PI_PSTATUS_V_RCV_DATA_PENDING\t31\n#define PI_PSTATUS_V_XMT_DATA_PENDING\t30\n#define PI_PSTATUS_V_SMT_HOST_PENDING\t29\n#define PI_PSTATUS_V_UNSOL_PENDING\t\t28\n#define PI_PSTATUS_V_CMD_RSP_PENDING\t27\n#define PI_PSTATUS_V_CMD_REQ_PENDING\t26\n#define PI_PSTATUS_V_TYPE_0_PENDING\t\t25\n#define PI_PSTATUS_V_RESERVED_1\t\t\t16\n#define PI_PSTATUS_V_RESERVED_2\t\t\t11\n#define PI_PSTATUS_V_STATE\t\t\t\t8\n#define PI_PSTATUS_V_HALT_ID\t\t\t0\n\n#define PI_PSTATUS_M_RCV_DATA_PENDING\t0x80000000\n#define PI_PSTATUS_M_XMT_DATA_PENDING\t0x40000000\n#define PI_PSTATUS_M_SMT_HOST_PENDING\t0x20000000\n#define PI_PSTATUS_M_UNSOL_PENDING\t\t0x10000000\n#define PI_PSTATUS_M_CMD_RSP_PENDING\t0x08000000\n#define PI_PSTATUS_M_CMD_REQ_PENDING\t0x04000000\n#define PI_PSTATUS_M_TYPE_0_PENDING\t\t0x02000000\n#define PI_PSTATUS_M_RESERVED_1\t\t\t0x01FF0000\n#define PI_PSTATUS_M_RESERVED_2\t\t\t0x0000F800\n#define PI_PSTATUS_M_STATE\t\t\t\t0x00000700\n#define PI_PSTATUS_M_HALT_ID\t\t\t0x000000FF\n\n \n \n\n#define PI_HALT_ID_K_SELFTEST_TIMEOUT\t0\n#define PI_HALT_ID_K_PARITY_ERROR\t\t1\n#define PI_HALT_ID_K_HOST_DIR_HALT\t\t2\n#define PI_HALT_ID_K_SW_FAULT\t\t\t3\n#define PI_HALT_ID_K_HW_FAULT\t\t\t4\n#define PI_HALT_ID_K_PC_TRACE\t\t\t5\n#define PI_HALT_ID_K_DMA_ERROR\t\t\t6\t\t\t \n#define PI_HALT_ID_K_IMAGE_CRC_ERROR\t7   \t\t \n#define PI_HALT_ID_K_BUS_EXCEPTION\t \t8   \t\t \n\n \n\n#define PI_HOST_INT_M_XMT_DATA_ENB\t\t0x80000000\t \n#define PI_HOST_INT_M_RCV_DATA_ENB\t\t0x40000000\n#define PI_HOST_INT_M_SMT_HOST_ENB\t\t0x10000000\t \n#define PI_HOST_INT_M_UNSOL_ENB\t\t\t0x20000000\n#define PI_HOST_INT_M_CMD_RSP_ENB\t\t0x08000000\n#define PI_HOST_INT_M_CMD_REQ_ENB\t\t0x04000000\n#define\tPI_HOST_INT_M_TYPE_1_RESERVED\t0x00FF0000\n#define\tPI_HOST_INT_M_TYPE_0_RESERVED\t0x0000FF00\t \n#define PI_HOST_INT_M_1MS\t\t\t\t0x00000080\n#define PI_HOST_INT_M_20MS\t\t\t\t0x00000040\n#define PI_HOST_INT_M_CSR_CMD_DONE\t\t0x00000020\n#define PI_HOST_INT_M_STATE_CHANGE\t\t0x00000010\n#define PI_HOST_INT_M_XMT_FLUSH\t\t\t0x00000008\n#define PI_HOST_INT_M_NXM\t\t\t\t0x00000004\n#define PI_HOST_INT_M_PM_PAR_ERR\t\t0x00000002\n#define PI_HOST_INT_M_BUS_PAR_ERR\t\t0x00000001\n\n#define PI_HOST_INT_V_XMT_DATA_ENB\t\t31\t\t\t \n#define PI_HOST_INT_V_RCV_DATA_ENB\t\t30\n#define PI_HOST_INT_V_SMT_HOST_ENB\t\t29\t\t\t \n#define PI_HOST_INT_V_UNSOL_ENB\t\t\t28\n#define PI_HOST_INT_V_CMD_RSP_ENB\t\t27\n#define PI_HOST_INT_V_CMD_REQ_ENB\t\t26\n#define\tPI_HOST_INT_V_TYPE_1_RESERVED\t16\n#define\tPI_HOST_INT_V_TYPE_0_RESERVED   8\t\t\t \n#define PI_HOST_INT_V_1MS_ENB\t\t\t7\n#define PI_HOST_INT_V_20MS_ENB\t\t\t6\n#define PI_HOST_INT_V_CSR_CMD_DONE_ENB\t5\n#define PI_HOST_INT_V_STATE_CHANGE_ENB\t4\n#define PI_HOST_INT_V_XMT_FLUSH_ENB \t3\n#define PI_HOST_INT_V_NXM_ENB\t\t\t2\n#define PI_HOST_INT_V_PM_PAR_ERR_ENB\t1\n#define PI_HOST_INT_V_BUS_PAR_ERR_ENB\t0\n\n#define PI_HOST_INT_K_ACK_ALL_TYPE_0\t0x000000FF\n#define PI_HOST_INT_K_DISABLE_ALL_INTS\t0x00000000\n#define PI_HOST_INT_K_ENABLE_ALL_INTS\t0xFFFFFFFF\n#define PI_HOST_INT_K_ENABLE_DEF_INTS\t0xC000001F\n\n \n\n#define PI_TYPE_0_STAT_M_1MS\t\t\t0x00000080\n#define PI_TYPE_0_STAT_M_20MS\t\t\t0x00000040\n#define PI_TYPE_0_STAT_M_CSR_CMD_DONE\t0x00000020\n#define PI_TYPE_0_STAT_M_STATE_CHANGE\t0x00000010\n#define PI_TYPE_0_STAT_M_XMT_FLUSH\t\t0x00000008\n#define PI_TYPE_0_STAT_M_NXM\t\t\t0x00000004\n#define PI_TYPE_0_STAT_M_PM_PAR_ERR\t\t0x00000002\n#define PI_TYPE_0_STAT_M_BUS_PAR_ERR\t0x00000001\n\n#define PI_TYPE_0_STAT_V_1MS\t\t\t7\n#define PI_TYPE_0_STAT_V_20MS\t\t\t6\n#define PI_TYPE_0_STAT_V_CSR_CMD_DONE\t5\n#define PI_TYPE_0_STAT_V_STATE_CHANGE\t4\n#define PI_TYPE_0_STAT_V_XMT_FLUSH\t\t3\n#define PI_TYPE_0_STAT_V_NXM\t\t\t2\n#define PI_TYPE_0_STAT_V_PM_PAR_ERR\t\t1\n#define PI_TYPE_0_STAT_V_BUS_PAR_ERR\t0\n\n \n\n#ifndef __BIG_ENDIAN\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\tprod;\n\t\tPI_UINT8\tcomp;\n\t\tPI_UINT8\tmbz_1;\n\t\tPI_UINT8\tmbz_2;\n\t\t} index;\n\t} PI_TYPE_1_PROD_REG;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\trcv_prod;\n\t\tPI_UINT8\txmt_prod;\n\t\tPI_UINT8\trcv_comp;\n\t\tPI_UINT8\txmt_comp;\n\t\t} index;\n\t} PI_TYPE_2_PROD_REG;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\tcons;\n\t\tPI_UINT8\tres0;\n\t\tPI_UINT8\tres1;\n\t\tPI_UINT8\tres2;\n\t\t} index;\n\t} PI_TYPE_1_CONSUMER;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\trcv_cons;\n\t\tPI_UINT8\tres0;\n\t\tPI_UINT8\txmt_cons;\n\t\tPI_UINT8\tres1;\n\t\t} index;\n\t} PI_TYPE_2_CONSUMER;\n\n \n#define PI_PDATA_A_INIT_M_BSWAP_INIT\t\\\n\t(PI_PDATA_A_INIT_M_BSWAP_DATA)\n\n#else  \n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\tmbz_2;\n\t\tPI_UINT8\tmbz_1;\n\t\tPI_UINT8\tcomp;\n\t\tPI_UINT8\tprod;\n\t\t} index;\n\t} PI_TYPE_1_PROD_REG;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\txmt_comp;\n\t\tPI_UINT8\trcv_comp;\n\t\tPI_UINT8\txmt_prod;\n\t\tPI_UINT8\trcv_prod;\n\t\t} index;\n\t} PI_TYPE_2_PROD_REG;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\tres2;\n\t\tPI_UINT8\tres1;\n\t\tPI_UINT8\tres0;\n\t\tPI_UINT8\tcons;\n\t\t} index;\n\t} PI_TYPE_1_CONSUMER;\n\n \n\ntypedef union\n\t{\n\tPI_UINT32\tlword;\n\tstruct\n\t\t{\n\t\tPI_UINT8\tres1;\n\t\tPI_UINT8\txmt_cons;\n\t\tPI_UINT8\tres0;\n\t\tPI_UINT8\trcv_cons;\n\t\t} index;\n\t} PI_TYPE_2_CONSUMER;\n\n \n#define PI_PDATA_A_INIT_M_BSWAP_INIT\t\\\n\t(PI_PDATA_A_INIT_M_BSWAP_DATA | PI_PDATA_A_INIT_M_BSWAP_LITERAL)\n\n#endif  \n\n \n\n#define PI_TC_K_CSR_OFFSET\t\t0x100000\n#define PI_TC_K_CSR_LEN\t\t\t0x40\t\t \n\n \n\n#define PI_ESIC_K_CSR_IO_LEN\t\t0x40\t\t \n#define PI_ESIC_K_BURST_HOLDOFF_LEN\t0x04\t\t \n#define PI_ESIC_K_ESIC_CSR_LEN\t\t0x40\t\t \n\n#define PI_DEFEA_K_CSR_IO\t\t0x000\n#define PI_DEFEA_K_BURST_HOLDOFF\t0x040\n#define PI_ESIC_K_ESIC_CSR\t\t0xC80\n\n#define PI_ESIC_K_SLOT_ID            \t0xC80\n#define PI_ESIC_K_SLOT_CNTRL\t\t0xC84\n#define PI_ESIC_K_MEM_ADD_CMP_0     \t0xC85\n#define PI_ESIC_K_MEM_ADD_CMP_1     \t0xC86\n#define PI_ESIC_K_MEM_ADD_CMP_2     \t0xC87\n#define PI_ESIC_K_MEM_ADD_HI_CMP_0  \t0xC88\n#define PI_ESIC_K_MEM_ADD_HI_CMP_1  \t0xC89\n#define PI_ESIC_K_MEM_ADD_HI_CMP_2  \t0xC8A\n#define PI_ESIC_K_MEM_ADD_MASK_0     \t0xC8B\n#define PI_ESIC_K_MEM_ADD_MASK_1     \t0xC8C\n#define PI_ESIC_K_MEM_ADD_MASK_2     \t0xC8D\n#define PI_ESIC_K_MEM_ADD_LO_CMP_0  \t0xC8E\n#define PI_ESIC_K_MEM_ADD_LO_CMP_1  \t0xC8F\n#define PI_ESIC_K_MEM_ADD_LO_CMP_2  \t0xC90\n#define PI_ESIC_K_IO_ADD_CMP_0_0\t0xC91\n#define PI_ESIC_K_IO_ADD_CMP_0_1\t0xC92\n#define PI_ESIC_K_IO_ADD_CMP_1_0\t0xC93\n#define PI_ESIC_K_IO_ADD_CMP_1_1\t0xC94\n#define PI_ESIC_K_IO_ADD_CMP_2_0\t0xC95\n#define PI_ESIC_K_IO_ADD_CMP_2_1\t0xC96\n#define PI_ESIC_K_IO_ADD_CMP_3_0\t0xC97\n#define PI_ESIC_K_IO_ADD_CMP_3_1\t0xC98\n#define PI_ESIC_K_IO_ADD_MASK_0_0    \t0xC99\n#define PI_ESIC_K_IO_ADD_MASK_0_1    \t0xC9A\n#define PI_ESIC_K_IO_ADD_MASK_1_0    \t0xC9B\n#define PI_ESIC_K_IO_ADD_MASK_1_1    \t0xC9C\n#define PI_ESIC_K_IO_ADD_MASK_2_0    \t0xC9D\n#define PI_ESIC_K_IO_ADD_MASK_2_1    \t0xC9E\n#define PI_ESIC_K_IO_ADD_MASK_3_0    \t0xC9F\n#define PI_ESIC_K_IO_ADD_MASK_3_1    \t0xCA0\n#define PI_ESIC_K_MOD_CONFIG_1\t\t0xCA1\n#define PI_ESIC_K_MOD_CONFIG_2\t\t0xCA2\n#define PI_ESIC_K_MOD_CONFIG_3\t\t0xCA3\n#define PI_ESIC_K_MOD_CONFIG_4\t\t0xCA4\n#define PI_ESIC_K_MOD_CONFIG_5    \t0xCA5\n#define PI_ESIC_K_MOD_CONFIG_6\t\t0xCA6\n#define PI_ESIC_K_MOD_CONFIG_7\t\t0xCA7\n#define PI_ESIC_K_DIP_SWITCH         \t0xCA8\n#define PI_ESIC_K_IO_CONFIG_STAT_0   \t0xCA9\n#define PI_ESIC_K_IO_CONFIG_STAT_1   \t0xCAA\n#define PI_ESIC_K_DMA_CONFIG         \t0xCAB\n#define PI_ESIC_K_INPUT_PORT         \t0xCAC\n#define PI_ESIC_K_OUTPUT_PORT        \t0xCAD\n#define PI_ESIC_K_FUNCTION_CNTRL\t0xCAE\n\n \n\n#define PI_FUNCTION_CNTRL_M_IOCS0\t0x01\n#define PI_FUNCTION_CNTRL_M_IOCS1\t0x02\n#define PI_FUNCTION_CNTRL_M_IOCS2\t0x04\n#define PI_FUNCTION_CNTRL_M_IOCS3\t0x08\n#define PI_FUNCTION_CNTRL_M_MEMCS0\t0x10\n#define PI_FUNCTION_CNTRL_M_MEMCS1\t0x20\n#define PI_FUNCTION_CNTRL_M_DMA\t\t0x80\n\n \n\n#define PI_SLOT_CNTRL_M_RESET\t\t0x04\t \n#define PI_SLOT_CNTRL_M_ERROR\t\t0x02\t \n#define PI_SLOT_CNTRL_M_ENB\t\t0x01\t \n\n \n\n#define PI_BURST_HOLDOFF_M_HOLDOFF\t0xFC\n#define PI_BURST_HOLDOFF_M_RESERVED\t0x02\n#define PI_BURST_HOLDOFF_M_MEM_MAP\t0x01\n\n#define PI_BURST_HOLDOFF_V_HOLDOFF\t2\n#define PI_BURST_HOLDOFF_V_RESERVED\t1\n#define PI_BURST_HOLDOFF_V_MEM_MAP\t0\n\n \n\n#define PI_MEM_ADD_MASK_M\t\t0x3ff\n\n \n\n#define PI_IO_CMP_M_SLOT\t\t0xf0\n\n#define PI_IO_CMP_V_SLOT\t\t4\n\n \n\n#define PI_CONFIG_STAT_0_M_PEND\t\t\t0x80\n#define PI_CONFIG_STAT_0_M_RES_1\t\t0x40\n#define PI_CONFIG_STAT_0_M_IREQ_OUT\t\t0x20\n#define PI_CONFIG_STAT_0_M_IREQ_IN\t\t0x10\n#define PI_CONFIG_STAT_0_M_INT_ENB\t\t0x08\n#define PI_CONFIG_STAT_0_M_RES_0\t\t0x04\n#define PI_CONFIG_STAT_0_M_IRQ\t\t\t0x03\n\n#define PI_CONFIG_STAT_0_V_PEND\t\t\t7\n#define PI_CONFIG_STAT_0_V_RES_1\t\t6\n#define PI_CONFIG_STAT_0_V_IREQ_OUT\t\t5\n#define PI_CONFIG_STAT_0_V_IREQ_IN\t\t4\n#define PI_CONFIG_STAT_0_V_INT_ENB\t\t3\n#define PI_CONFIG_STAT_0_V_RES_0\t\t2\n#define PI_CONFIG_STAT_0_V_IRQ\t\t\t0\n\n#define PI_CONFIG_STAT_0_IRQ_K_9\t\t0\n#define PI_CONFIG_STAT_0_IRQ_K_10\t\t1\n#define PI_CONFIG_STAT_0_IRQ_K_11\t\t2\n#define PI_CONFIG_STAT_0_IRQ_K_15\t\t3\n\n \n\n#define DEFEA_PRODUCT_ID\t0x0030A310\t\t \n#define DEFEA_PROD_ID_1\t\t0x0130A310\t\t \n#define DEFEA_PROD_ID_2\t\t0x0230A310\t\t \n#define DEFEA_PROD_ID_3\t\t0x0330A310\t\t \n#define DEFEA_PROD_ID_4\t\t0x0430A310\t\t \n\n \n \n \n\n \n\n#define PFI_K_LAT_TIMER_DEF\t\t\t0x88\t \n#define PFI_K_LAT_TIMER_MIN\t\t\t0x20\t \n#define PFI_K_CSR_MEM_LEN\t\t\t0x80\t \n#define PFI_K_CSR_IO_LEN\t\t\t0x80\t \n#define PFI_K_PKT_MEM_LEN\t\t\t0x10000\t \n\n \n\n#define PFI_K_REG_RESERVED_0\t\t 0X00000038\n#define PFI_K_REG_RESERVED_1\t\t 0X0000003C\n#define PFI_K_REG_MODE_CTRL\t\t 0X00000040\n#define PFI_K_REG_STATUS\t\t 0X00000044\n#define PFI_K_REG_FIFO_WRITE\t\t 0X00000048\n#define PFI_K_REG_FIFO_READ\t\t 0X0000004C\n\n \n\n#define PFI_MODE_M_RESERVED\t\t 0XFFFFFFF0\n#define PFI_MODE_M_TGT_ABORT_ENB\t 0X00000008\n#define PFI_MODE_M_PDQ_INT_ENB\t\t 0X00000004\n#define PFI_MODE_M_PFI_INT_ENB\t\t 0X00000002\n#define PFI_MODE_M_DMA_ENB\t\t 0X00000001\n\n#define PFI_MODE_V_RESERVED\t\t 4\n#define PFI_MODE_V_TGT_ABORT_ENB\t 3\n#define PFI_MODE_V_PDQ_INT_ENB\t\t 2\n#define PFI_MODE_V_PFI_INT_ENB\t\t 1\n#define PFI_MODE_V_DMA_ENB\t\t 0\n\n#define PFI_MODE_K_ALL_DISABLE\t\t 0X00000000\n\n \n\n#define PFI_STATUS_M_RESERVED\t\t 0XFFFFFFC0\n#define PFI_STATUS_M_PFI_ERROR\t\t 0X00000020\t\t \n#define PFI_STATUS_M_PDQ_INT\t\t 0X00000010\n#define PFI_STATUS_M_PDQ_DMA_ABORT\t 0X00000008\n#define PFI_STATUS_M_FIFO_FULL\t\t 0X00000004\n#define PFI_STATUS_M_FIFO_EMPTY\t\t 0X00000002\n#define PFI_STATUS_M_DMA_IN_PROGRESS\t 0X00000001\n\n#define PFI_STATUS_V_RESERVED\t\t 6\n#define PFI_STATUS_V_PFI_ERROR\t\t 5\t\t\t \n#define PFI_STATUS_V_PDQ_INT\t\t 4\n#define PFI_STATUS_V_PDQ_DMA_ABORT\t 3\n#define PFI_STATUS_V_FIFO_FULL\t\t 2\n#define PFI_STATUS_V_FIFO_EMPTY\t\t 1\n#define PFI_STATUS_V_DMA_IN_PROGRESS 0\n\n#define DFX_FC_PRH2_PRH1_PRH0\t\t0x54003820\t \n#define DFX_PRH0_BYTE\t\t\t0x20\t\t \n#define DFX_PRH1_BYTE\t\t\t0x38\t\t \n#define DFX_PRH2_BYTE\t\t\t0x00\t\t \n\n \n\n#define DFX_K_SUCCESS\t\t\t0\t\t\t \n#define DFX_K_FAILURE\t\t\t1\t\t\t \n#define DFX_K_OUTSTATE\t\t\t2\t\t\t \n#define DFX_K_HW_TIMEOUT\t\t3\t\t\t \n\n \n\n#define RCV_BUFS_MIN\t2\t\t\t\t\t \n#define RCV_BUFS_MAX\t32\t\t\t\t\t \n#define RCV_BUFS_DEF\t8\t\t\t\t\t \n\n \n\n#define RCV_BUFF_K_DESCR\t0\t\t\t\t \n#define RCV_BUFF_K_PADDING\t4\t\t\t\t \n#define RCV_BUFF_K_FC\t\t7\t\t\t\t \n#define RCV_BUFF_K_DA\t\t8\t\t\t\t \n#define RCV_BUFF_K_SA\t\t14\t\t\t\t \n#define RCV_BUFF_K_DATA\t\t20\t\t\t\t \n\n \n\n#define XMT_BUFF_K_FC\t\t0\t\t\t\t \n#define XMT_BUFF_K_DA\t\t1\t\t\t\t \n#define XMT_BUFF_K_SA\t\t7\t\t\t\t \n#define XMT_BUFF_K_DATA\t\t13\t\t\t\t \n\n \n\n#define IN_RANGE(value,low,high) ((value >= low) && (value <= high))\n\n \n\n#ifdef DEFXX_DEBUG\n#define DBG_printk(args...) printk(args)\n#else\n#define DBG_printk(args...)\n#endif\n\n \n\n#define DFX_MASK_INTERRUPTS\t\t1\n#define DFX_UNMASK_INTERRUPTS\t\t0\n\n \n\ntypedef struct\n\t{\n\tstruct sk_buff\t*p_skb;\t\t\t\t\t \n\t} XMT_DRIVER_DESCR;\n\ntypedef struct DFX_board_tag\n\t{\n\t \n\n\tchar\t\t\t\t*kmalloced;\t\t\t\t\t \n\tdma_addr_t\t\t\tkmalloced_dma;\n\t \n\tPI_DESCR_BLOCK\t\t\t*descr_block_virt;\t\t\t\t \n\tdma_addr_t\t\t\tdescr_block_phys;\t\t\t\t \n\tPI_DMA_CMD_REQ\t\t\t*cmd_req_virt;\t\t\t\t\t \n\tdma_addr_t\t\t\tcmd_req_phys;\t\t\t\t\t \n\tPI_DMA_CMD_RSP\t\t\t*cmd_rsp_virt;\t\t\t\t\t \n\tdma_addr_t\t\t\tcmd_rsp_phys;\t\t\t\t\t \n\tchar\t\t\t\t*rcv_block_virt;\t\t\t\t \n\tdma_addr_t\t\t\trcv_block_phys;\t\t\t\t\t \n\tPI_CONSUMER_BLOCK\t\t*cons_block_virt;\t\t\t\t \n\tdma_addr_t\t\t\tcons_block_phys;\t\t\t\t \n\n\t \n\n\tPI_TYPE_1_PROD_REG\t\tcmd_req_reg;\t\t\t\t\t \n\tPI_TYPE_1_PROD_REG\t\tcmd_rsp_reg;\t\t\t\t\t \n\tPI_TYPE_2_PROD_REG\t\trcv_xmt_reg;\t\t\t\t\t \n\n\t \n\n\tu8\t\t\t\tuc_table[1*FDDI_K_ALEN];\n\tu32\t\t\t\tuc_count;\t\t\t\t\t\t \n\tu8\t\t\t\tmc_table[PI_CMD_ADDR_FILTER_K_SIZE*FDDI_K_ALEN];\n\tu32\t\t\t\tmc_count;\t\t\t\t\t\t \n\n\t \n\n\tu32\t\t\t\tind_group_prom;\t\t\t\t\t \n\tu32\t\t\t\tgroup_prom;\t\t\t\t\t \n\n\t \n\n\tu32\t\t\t\tlink_available;\t\t\t\t\t \n\n\t \n\n\tu32\t\t\t\treset_type;\t\t\t\t\t \n\n\t \n\n\tchar\t\t\t\t*p_rcv_buff_va[PI_RCV_DATA_K_NUM_ENTRIES];\n\n\t \n\n\tXMT_DRIVER_DESCR\t\txmt_drv_descr_blk[PI_XMT_DATA_K_NUM_ENTRIES];\n\n\t \n\n\tspinlock_t\t\t\tlock;\n\n\t \n\n\tstruct net_device\t\t*dev;\t\t\t\t\t\t \n\tunion {\n\t\tvoid __iomem *mem;\n\t\tint port;\n\t} base;\t\t\t\t\t\t\t\t\t\t \n\tstruct device\t\t\t*bus_dev;\n\t \n\tbool\t\t\t\tmmio;\n\tu32\t\t\t\tfull_duplex_enb;\t\t\t\t \n\tu32\t\t\t\treq_ttrt;\t\t\t\t\t \n\tu32\t\t\t\tburst_size;\t\t\t\t\t \n\tu32\t\t\t\trcv_bufs_to_post;\t\t\t\t \n\tu8\t\t\t\tfactory_mac_addr[FDDI_K_ALEN];\t\t\t \n\n\t \n\n\tstruct fddi_statistics\tstats;\n\n\tu32\t\t\t\trcv_discards;\n\tu32\t\t\t\trcv_crc_errors;\n\tu32\t\t\t\trcv_frame_status_errors;\n\tu32\t\t\t\trcv_length_errors;\n\tu32\t\t\t\trcv_total_frames;\n\tu32\t\t\t\trcv_multicast_frames;\n\tu32\t\t\t\trcv_total_bytes;\n\n\tu32\t\t\t\txmt_discards;\n\tu32\t\t\t\txmt_length_errors;\n\tu32\t\t\t\txmt_total_frames;\n\tu32\t\t\t\txmt_total_bytes;\n\t} DFX_board_t;\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}