; ModuleID = 'x86_64.90a7ece1-cgu.0'
source_filename = "x86_64.90a7ece1-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::num::error::TryFromIntError" = type { {} }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::v1::FormatSpec" = type { { i64, i64 }, { i64, i64 }, i32, i32, i8, [7 x i8] }
%"core::fmt::rt::v1::Argument" = type { %"core::fmt::rt::v1::FormatSpec", i64 }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h814e315e72e7075dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0ff0097014a66214E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h06ccbf0544161f52E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfe653e325e0193fE" }>, align 8, !dbg !22
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h537a474b941fd92dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h91a47dc815968b8cE" }>, align 8, !dbg !70
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h8373c29a9b494984E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hea1c0c275c36f190E" }>, align 8, !dbg !79
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_bf47d7cf946e324312b7aba9afabb742 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\9D\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_560206a49c61adca6f3f0639a12632eb = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_0e0da1257467e00be4bc17cc4a166d8a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\9E\01\00\00\0D\00\00\00" }>, align 8
@alloc_3565e73f34d7302748197a3f0bc50374 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\91\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_20b3d155afd5c58c42e598b7e6d186ef = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_e99e678f89ee62d4580b38bed88d0a81 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_d6d021b7b5beea1da58eadf8360228d1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e99e678f89ee62d4580b38bed88d0a81, [16 x i8] c"m\00\00\00\00\00\00\00:\01\00\00\1B\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he40507a60fef9a32E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c5fd976c34c6809E" }>, align 8, !dbg !88
@alloc_760c32ae471123cf5821639a4137e90b = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs" }>, align 1
@alloc_452e2cd57462288f59b0f290dcac7a6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00k\01\00\00$\00\00\00" }>, align 8
@alloc_d9e3d38381cd5d21218a809b53de410a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00q\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_ffa3cdb3ae88e54a1cc225f31dd07672 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h20cf449c63b54803E", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h98a9607a47ef8709E" }>, align 8, !dbg !99
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_6918487e00f1778b5f784ee4db0636b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00V\00\00\00\14\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_3d3eb5c560ed88996f412367f383dbd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_216d2b7fe3dc4444e2fb2e20d13158f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00\12\00\00\00" }>, align 8
@alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00*\00\00\00" }>, align 8
@alloc_bbd2b91df7b01a348143948f46e658c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_4d92b421a6e7ae9f91879b9241e20245 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00o\01\00\00\14\00\00\00" }>, align 8
@alloc_910c016f3eb9032fea2ad7959bd871d5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00r\01\00\00\16\00\00\00" }>, align 8
@alloc_7649aa2fd9bfdf80f2f4176d4b654c95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\86\01\00\00\14\00\00\00" }>, align 8
@alloc_f8d0c70be38e5a86b8347c843f72fc43 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\89\01\00\00\16\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_6b3cbf07f263ead70067ad39fb864d53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_08b13c9e01ea58d326fde16f43de4d77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_dcf4a231b15b9b7c33e0581769121491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_13d948e797d3694374429c3a938ca8f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_0fe610ff7590c82191b1e5648c46cdd1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_d034d979382ae7927c9a0cc74333cbc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_ff0bc940585e76f908cabf47d2ac8531 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_be7a26ba1dc8a11180f0964335b9b8a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_a8f5db7067e5f5644320e9995e2e2466 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_c451b9e534c9b2ec28cd96ad5d2ca857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\98\01\00\00#\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_b62770e8f7745eb66ffb9e68a475712f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_98124367f7c4c797dc16fb1b43151d99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\9F\01\00\00\0E\00\00\00" }>, align 8
@alloc_d603eb8956fedb7c08f3928fc09c23bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A4\01\00\00\1E\00\00\00" }>, align 8
@alloc_53e61b04acf9ee54cc3439795aa00b55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_1e0cd32f91d454c565f5520cc8f258e0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\AB\01\00\00\0E\00\00\00" }>, align 8
@alloc_e523cde381684d9f52dd98fd9b24c407 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/segmentation.rs" }>, align 1
@alloc_8411d1a1d95567483d1ca6e44fac85d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e523cde381684d9f52dd98fd9b24c407, [16 x i8] c"l\00\00\00\00\00\00\00_\00\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h290b58f591f1f169E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcdbb76ea91ab5d6aE" }>, align 8, !dbg !243
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc7dbaf187f86c51fE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f90c881d3b2aa2E" }>, align 8, !dbg !251
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_dd554e7f79648186da0f0bea6c2d968c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_19026ea6d406f3723e38a7b6d4ee430b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_e47e48d51c5b2e21b8ffef7f2cf178ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f68c91b1fe55d32f1f776cd5a9203358 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_844546bcd63c4682852ccf14fd8e8cdf = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_bad851b0c8a6beeb1e6da7856cc05ed8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_da763c3f38b1c7702de074f090d41442 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h5c1bb78c64dc0504E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h7c2712b911a1ecd8E" }>, align 8, !dbg !265
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h324b8ae550c3f2a9E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h432a6cf4f8c1669bE" }>, align 8, !dbg !273
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h931b29a5b9d9bee0E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd8b2db6af37cd6d5E" }>, align 8, !dbg !281
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h0c0270e5b531538fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h19e6a95bf6d344c5E" }>, align 8, !dbg !289
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_26c6703477ce5d906cb40d560a68730f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\EC\03\00\00\14\00\00\00" }>, align 8
@alloc_bc8a80b7b62cd2639d68ed1c748acd1c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F1\03\00\00\1A\00\00\00" }>, align 8
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_e372999cc8dcf8407e31d1400e62547b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_218156b9cdd7b761f0f0aa7373f8e345 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\FC\03\00\00\14\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h902121a7a67007f4E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h185be07f0a2655d5E" }>, align 8, !dbg !302
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h5dd68e1feb8b6648E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc2cfe6830acfe22cE" }>, align 8, !dbg !311
@alloc_7f33e7b4ad207d5def664cd6707bb124 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_16c364e42b7ea14dd228eac7ba1681f0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_cacf685ea14e679c7dda5fbf204ebab4 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_7f33e7b4ad207d5def664cd6707bb124, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_16c364e42b7ea14dd228eac7ba1681f0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_e6dfe46153603f7008f6e4ed3827cfd5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_f1029fdadd6e02ba62cce1778e85ba8f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e6dfe46153603f7008f6e4ed3827cfd5, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_d21fd8dc9eeb19084d46dcfabc547875 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_1914a9e91283e9898b71d35cec735d27 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d21fd8dc9eeb19084d46dcfabc547875, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_10aa8c5a67e037c4eaae3841f2901929 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_91221bf8b03d178b33e1b4ad68c5ad2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_10aa8c5a67e037c4eaae3841f2901929, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_a95a0b457629b417ac8fd8f8d1908034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_f9486180d201020833fe27c8c979c972 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_9a6189aa2753cf588fe3471d39d7ee62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_e687f8d1399596590849290cb1ca609e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_624920e76d8e77f63974df8962c5c2fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_0fa731dfaef3d7160024590042e153b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3cfb63368972b7688adac51ffad6ea71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_0c6e74810f23b59e34001235df6da1d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_f96c32de213dd37d4af7c80bf5305335 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_a012a2d5568931ba7759dec8b79e6300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_e49d7f54d596c71961c7d084000f6b96 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_4661768543da789cc4a50e3b8e5eab6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_cceb61b1de929d354e2be5200b3c24e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_dc791151ff68a4fc763c6c07843994e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_25524b0dfb2b035253b2ca52ffb32881 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd732a78ef33ed91abc10c53bd468d57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_8e19c7ddee1c871107f69dec7426ca28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_b657a4c4ff5efe93cec2fba755fee7c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_4340c41f255aac2350e63ddfd307faf3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_9a4d86002eabb22cf4f7e6b375735891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_94216e6a87fa8579761092081f231f87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_b2bf25620c79aaf77c930b672db4afde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_afe0fc63a63662a583b80b14f6ebf31a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_05063ac544da63e4a10ea91a23a48449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_1e78a03426b39f1d05f856c7cf10b4f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_7ddd4296b0cca063206382ee2adee55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_d9313b2ffffcd4fc73f17c8ae390507d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_3e881621e5965f0bbfb6b77f1bffa15c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_e16e50f882c154e653680e69a6f45ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_4a0622e8c74313de8bfb323fc5a25d4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b3d7a6a870c080dc69e1211d679611af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_e507f10f0ccb9a77ee68db163ad2a418 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_2b21cdc598fa161ed73f5f1354396b78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_88a00d696d08d55bd1b7ea18548e6dc7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_32243c10459a9b9325d7e418fe9e9451 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_fd35f70f3dac313b5537a0c60b38dc2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_32343ff7cb6f0452cbb142ce175f9440 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_bd4a02a435fafe76386072a956fea121 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_2dd32a027b2d765ba8c1071a94cf5c65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_70b7457eef065696772809dc8627c201 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_b8c2770e6920350a995e6226693d2797 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_776034be02dff32e0e9e0ce3a158360b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_2b6f60439f0df9b04fb5dc8699720cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_7ed56fb6be1c30407296140d4be4e11c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_336c3aafbdaf40076c012509ce3bb908 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_3e0f59a5e7e7affb24d3914df566861e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_0bc66bbda974f4d70fdb35c285cabacc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_d970ea7651e239fffa929a725f65e56a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_6c6eb9e7c7312ea44202867f8fb72046 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_c2d13148eed7844dbcf0e57fd1f8caaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_14fa683fb883b9547f78c2d1380aafc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_3bc6ce6d73639fb10dc0fff7e4f5036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_74f79559ac794d7ddbe9f6789bd0ee06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_95da37d02c5de4915c7b700b83493d72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_cb57162efb264f51503bfcc4762e6dd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_e7306704ecde77a3b68666ca399c777d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_07a2bee958e26c1662e05027929cc0c4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_b94af50a7a28aa2c31ad841ef89794a1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h5e3136cc4c89e18fE = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !324
@alloc_37909da72598a72dc630559e02e88a40 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page.rs" }>, align 1
@alloc_3f1ced20105279b0944b88ea453f96e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D0\00\00\00\0E\00\00\00" }>, align 8
@alloc_2c5fa592d8c2f3d8c0fe48a5960d9024 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D1\00\00\00\0E\00\00\00" }>, align 8
@alloc_618bb7f48ca2d47fa464a6a9648471c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D2\00\00\00\0E\00\00\00" }>, align 8
@alloc_82236e13cbc0c2f0f1ad91a6e86dd447 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D3\00\00\00\0E\00\00\00" }>, align 8
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_9adaaeda530e60a914b4b1a812b64ee9 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17heb3c5254be357060E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3edd436dc6fdfebE" }>, align 8, !dbg !347
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h6938fa1a702a4400E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2960709c5d9bf329E" }>, align 8, !dbg !358
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_323efa96658456ae93519ffa98d2fb0f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_650203527b15c64a4f753ab85d5e73c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_cf562a9d5b72243d076045b937719af5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_62dee01d13712bc34b376dfcbf090a7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_ab4ab28bf2d8b2394bee482a63379ea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_fa8ce10a02406d536f81a6d1a34f5dae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_ea811f8279ca741649d285690a060206 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_a80c07b965f7afb785a543a0ed99a28d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_394c49cb3b968ab3294627bd400b6bcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_7dbf889c4646f27498b04e74a893bfc9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h8251a55a441c074cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d18a58dfbccda88E" }>, align 8, !dbg !369
@alloc_80c09ca433ea81d6b3a0264c44de55ca = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_b457e14e532e5df6d1dd610fea8f93c5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_8414242f6e692d2a9968f50684dee321 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_4d5c031864f12060c5e19e58d795833f = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_c35a81c35ed8801894f4dd4be694cdd4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_036f2d6762fc914bd663145cc8efae12 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h43e91b6111d11b81E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha36c4e834b5f12ccE" }>, align 8, !dbg !378
@alloc_e586c157db65a89a65447732bfda5e04 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_0d5cb03592b112afbbe1a94eb903b132 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_dd8936737fe83d3ca2c12c3e57f06e7d = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_5e7dcbf984fd5f356e631e4f53bf4c8f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_93bed4b718694894d6a4be8b6e3bc00c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8800fa50a98ef1d3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h84bf9d1b4c1aefd2E" }>, align 8, !dbg !392
@alloc_64ab1085534fe63b16468acc37de6316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_83e027adf44c00c5636c3ad9327cbff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_04e6946a1fbfee24491af9ce7d6beabc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_591edd8428415594649dd0765e61c1bd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_21324578705b3e29e1d50cfd294399df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_d1adf407ba86cd0b0853ef4b7c3df042 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_bacdbc4f826faa44d922efc62cdc89f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_ef3cf46842062f323c057a8121f9703e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_83d91b9c784bde285b1963f8558d3383 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_377b59473549406b6f1ec59b10a6f930 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_19d3e50ce6abf7d70e04aa8f2b4cd021 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_dc90d5a02695d507dad390ccee86a9a4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_b5c89721b99157a0fd7c3f0fc0db9988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_5ef0b7f853dad8dc0012b4b6d040f66b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_07796cbc38a891ed9cebb75e2c5679a8 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_12af9d2367133006951bb8451ee74c9f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_f2d454b829913153a5819081b3682bc7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_313d8bbf74ab73e43c86e40d63f0a272 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_51f9aa5dcaa5b22d835103377a098edb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_65c64021bbb754f8522fbd95db167c02 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_2f4fe2ba8be8857d8d709326c4649a1f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_677ed602fede75cd9261793d21eb0813 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f6a9358950ec1349a43e73350c75bce0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_56410eb15c1a0c73cd1e25e985d77d4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_a85527125fb9d1b0c401051e6d1e7aa4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_a0116388acdf2b3b6b694c0b90de7fff = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h447ce769c4a4dff5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h03207b162034f1bcE" }>, align 8, !dbg !401
@alloc_67f33833c579fa50bbf60f379fb4d60e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_cf30cdee6f4a4930774ceabe6622b7bd = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_cfca1f07d92222b5c97bb5c0de9fcfbb = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_783d816df70f5a5f1f4b396a80dd3305 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_85c0d3064aec1b08ba3f573812e15308 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_932323223ca66329388a60fd4c0ccc09 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_77d19bb56f4f501426aae6adda6a93ba = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_32c9e06596222b572d2c0103be8f59b1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_345adc70ced25b29e518d09afb574f88 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_3acab0b4698b4b5995e23f030a0671db = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_b58a2c4d86d96af7e04e5d661f572598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_a03ec7eaec177fc228db6cadc3af98d0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_76e6faaf27d5c9129a7c31b16d4ffdcf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_98375afb55e90f96f57ab62a1fa27cd9 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_6b11ef8a9190c43c951bec7a40cac59a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_3b607e04088b2e7242a777869149471c = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_e948a861ba631e650e60399081c93095 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_5571647c858c361d1c071a9c1a49a0cd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_bea79a7c9df5c2071640f13b85c51d25 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_280ce539e2c734d501835e1b4f95c081 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_270088cf93e65edde50733bc51c15e30 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_6f20379aa2a1d56d01c571e34dc2a40c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_31b9803b92f4133f50a8f77a91f280cf = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h5f5e27f405ffa089E", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5d8324cb0e2d7afcE" }>, align 8, !dbg !410
@alloc_f92b1a49cd2fef011d7606f6333298f2 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1efb1a0f0dbfd000E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h88f4105b6abf0d09E" }>, align 8, !dbg !421
@alloc_2feb0312c51e30b5442145f45f5b8b8c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_c3f6f9be125b7bcc4f28552e6284928b = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_2077f8aa27d09c38abe7ee1bd6e0b503 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_e6e35f392acd713d7de76e1162317ce5 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_49980782a71042ae11e58a340900d8a3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_7aefa4edd509d1e01beb6cbfa55da994 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_9a346fed4a296d7f961ca8b40349f5d4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_ba7c5867f1e4ad88a0ad2a64b2400b74 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_2359a489fa80dab2ff88b5c5ca086f95 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_8c279f6fe2d00a912f0609b5385ee7fa = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_e3b2fe3143b841897a865d61b3099769 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_d296a39fc8352e4a4eda252494e3d8b9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_91813877f6169bf19e0924c69ab08db8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_e1df3c8194c100f265143459cc2d7a6a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_b85089638dcd3819aca7f78ac05952f0 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_9222da5245a20477d2129e95f30694dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_b164a40d3b03f6b21d3a619353f3de17 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_e7751901298353597d98b8e062ea85ab = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_3414e2c18412015dde61e756ef61d832 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_5298468628bd383f9e09c38789fe869d = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_12ade667ddcbdc819bff7c8da75e703e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_43aee894ea03bcdce682555db8fcd659 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_433399b1b6556fba543f3fa17b666005 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_0bdd4e52f9f15ee4c7019b87d62298d7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_44be7b20aa20a15519790e74fbecfd5b = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_a25e668a1c29e12f495471cbe2e22068 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_2b5e24915c81070603c094976717fb4a = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_cb7ad6a655d3152aaf7e993a5a603133 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_783feeef52daefd25ee23910e55acba3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_b745c1ab226cb9315275421c6d234d8b = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e6e35f392acd713d7de76e1162317ce5, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_49980782a71042ae11e58a340900d8a3, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_7aefa4edd509d1e01beb6cbfa55da994, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_9a346fed4a296d7f961ca8b40349f5d4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_ba7c5867f1e4ad88a0ad2a64b2400b74, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_2359a489fa80dab2ff88b5c5ca086f95, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_8c279f6fe2d00a912f0609b5385ee7fa, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_e3b2fe3143b841897a865d61b3099769, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_d296a39fc8352e4a4eda252494e3d8b9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_91813877f6169bf19e0924c69ab08db8, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_e1df3c8194c100f265143459cc2d7a6a, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_b85089638dcd3819aca7f78ac05952f0, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_9222da5245a20477d2129e95f30694dd, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_b164a40d3b03f6b21d3a619353f3de17, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_e7751901298353597d98b8e062ea85ab, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_5298468628bd383f9e09c38789fe869d, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_12ade667ddcbdc819bff7c8da75e703e, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_43aee894ea03bcdce682555db8fcd659, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_433399b1b6556fba543f3fa17b666005, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0bdd4e52f9f15ee4c7019b87d62298d7, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a25e668a1c29e12f495471cbe2e22068, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_2b5e24915c81070603c094976717fb4a, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_783feeef52daefd25ee23910e55acba3, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hfaf3708374d64c13E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f098c29c1e4ea59E" }>, align 8, !dbg !430
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7a61e53dbd0ad079E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h642eaa09e378c329E" }>, align 8, !dbg !438
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h61b3277ce812d891E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2f038ba9cb0484bdE" }>, align 8, !dbg !464
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h30434166528b8aa7E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h38d45ac7709f1097E" }>, align 8, !dbg !489
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4bc3453e06bc6883E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h84fedf233d9c01a1E" }>, align 8, !dbg !517
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h6339153b1546aceeE", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heabdff05faca4c55E" }>, align 8, !dbg !542
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17hb5cef79bb23b609cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc6beebd24b5c725bE" }>, align 8, !dbg !551
@alloc_c955a8fc1384540f87bc38e4121a6162 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_db4171ae4a6e4093bf7f382a23d85368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_bc9bdefa257a580b61270336b68a564d = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_d04655f6c5018b01ec3c6e09ea9b9b15 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_b59578317741371a4033d59e4adbb89b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_4b712cb8288b26717e06a22c963b4921 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_4322e2131bfeb91799eb52a37674f543 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2c2f7dfa132a9546329c76f0c8be6306 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_1d021a359ec23a646761bad3e1526fa4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_09f3893f7c633b1523c5f4f9a23e3cc3 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_c86c3c9eb78bb2acff6ff35bb14839f8 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_80b114fb6ac4f8f512c31de1e61941db = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_64745f184c81f62da7602c9e2b10a4c8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_6ad77b3be6a3944d6ce80c0365ddb31a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_b61f2032cbc3d090a75b07f8aa767b03 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_fed11176ff4da6a94b16acb7477b7288 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_2cc5d2992d3ac05d8f5c53377da74273 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_59d76f6704edfe5daff03d376ffd4f11 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_3a21bdc4d346f56b28c0449f15bf0a4f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_239c6a21892f0322d8d6119767691661 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_b7a152112125deca422bf9d901c258b8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_0c6b6138cf71a77dbd5246027014c008 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_96abca9bcf0289be18b0174890500370 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_98d1fdfdfa3e3c6a28fa90462ffc134e = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_70e890022e97a2e07df89c3273dce6d5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_bf07de937f9dd1f553a71f394fd9dd05 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h9f94ee73accfc7a6E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h939111f152772522E" }>, align 8, !dbg !563
@alloc_7b2cc78064fe03c3405ca8a2529e3046 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h84a6ce27c0afbb4aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2681ee49228f4472E" }>, align 8, !dbg !581
@alloc_38e2335b87cc4a299f12c32e03854b05 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_dd40e5863eb869d932ee7b157e155ab8 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h790cdc837b55a2fdE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17heee0829c4b6edcd6E" }>, align 8, !dbg !597
@alloc_84ae1eb1df5c6189d150b58f2d584f50 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_3ba9f8e95362044024541af4b4058bfe = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_4d43d5d7bf152c99f3bc8ea52b75e43d = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_285daa4d0b1023762cfae8e4b10d7b44 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_6c342f467cee9eb46aaa013cf1ccd49c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hf838d4b77d431b6bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h907cbec64539b7b6E" }>, align 8, !dbg !606
@alloc_d412c2ec2cb2f769019259776819e198 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_1e53ba104d58866e1181caf8b9b4ff0f = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_48e50f37464ed1f26e22a292f2b34de7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hc5cc1e2da30e7042E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e6525b1115bb64aE" }>, align 8, !dbg !619
@alloc_ac2844eb38dd880c45087eb2263984ec = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17ha518745c299554d4E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f9b0f3960b2ad93E" }>, align 8, !dbg !627
@alloc_c6ac8b74fec8dabeaf603ceb05cce202 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_bf4db639885a360b75c94e25c1200b09 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_e3e1c33a94341d12adc71a813cabc58a = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h283c42136e656e22E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h25abb259db5cab74E" }>, align 8, !dbg !639
@alloc_805c84506a9de2c27b85e017759cf18e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_41c8c1c0eecfc69de30a9c2c27b916de = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3c144070a2d4b116E", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hbddc871759626e9cE" }>, align 8, !dbg !648
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5bc8b91ede65243fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4af3464072c01961E" }>, align 8, !dbg !711
@alloc_255a2bfa7c3628a36355234172e1c706 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0deb06d3f405a915E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h487f558405152e88E" }>, align 8, !dbg !720
@alloc_d408b2d4a318285f06540f038d8f9567 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h83af451471452e3fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce7bb308fbee2797E" }>, align 8, !dbg !729
@alloc_94657c504be2388292c096e8164cb1aa = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h0dd3f76376b28e0cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h96bd30ce290d3111E" }>, align 8, !dbg !738
@alloc_566508f82726b088e9b31614fbd7f6c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_70d0f5fb7518bbc6fd53a741e94dca51 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_2c85744c717760a85b03e5ba9dac3a74 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_bfd03b28f1eb0f1516855fd7f594e951 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_46c8cf39a32c3e5dbefc978ba68743fb = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_56ac6cc87769dce11ccb7c003db4b3c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_51c708f532f8bd3b460099dd591760ff = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_a8ce44ce3845b24ba5dfeef8cfda2d65 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_c80e08efdaead885d3a45381e5cd20f1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_460442126579dd15a4cc4f66a722a171 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_da1d77dfe6c47b0702ad778dd22ebff8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_e813fda33c33e38665803c55f01a1a57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_a8dbd27176c38bc9e64e411c4f427e55 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_2b146486e0c0afe34bcc1d3cb9dba7da = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_aef9fa4754c9b4fc5a7f6619d0497dbd = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_2b5f13e3e381e4ce480fe877b2654bbe = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a8dbd27176c38bc9e64e411c4f427e55, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2b146486e0c0afe34bcc1d3cb9dba7da, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_aef9fa4754c9b4fc5a7f6619d0497dbd, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6cf0d96d5da5a037E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h70e5d6825443a26fE" }>, align 8, !dbg !747
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17he5031589a183a3baE", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h90f6c89f40d6b5baE" }>, align 8, !dbg !755
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2839054aeac4d0e5E", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he820ad50be5e6091E" }>, align 8, !dbg !764
@alloc_e5e0822bae167f253a4cb2947d762ec0 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_e935021b2c7ba681913f048554e1c5c1 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_2024958bb37f15a1794a32079e00722f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_bd79480061b020810849620981049cb4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2669e933f5b63aaeE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !854 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !926, metadata !DIExpression()), !dbg !931
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !932
  %e.0 = load i64, ptr %6, align 8, !dbg !932, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !932
  %e.1 = load i64, ptr %7, align 8, !dbg !932
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !932
  store i64 %e.0, ptr %8, align 8, !dbg !932
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !932
  store i64 %e.1, ptr %9, align 8, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !927, metadata !DIExpression()), !dbg !934
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !944
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !946
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !946
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !947
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !947
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !948
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !948
  store i64 %_3.0, ptr %14, align 8, !dbg !948
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !948
  store i64 %_3.1, ptr %15, align 8, !dbg !948
  store i64 1, ptr %0, align 8, !dbg !948
  ret void, !dbg !949
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !950 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !980, metadata !DIExpression()), !dbg !984
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !985
  %e.0 = load i64, ptr %6, align 8, !dbg !985, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !985
  %e.1 = load i64, ptr %7, align 8, !dbg !985
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !985
  store i64 %e.0, ptr %8, align 8, !dbg !985
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !985
  store i64 %e.1, ptr %9, align 8, !dbg !985
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !981, metadata !DIExpression()), !dbg !986
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !987
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !989
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !989
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !990
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !990
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !991
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !991
  store i64 %_3.0, ptr %14, align 8, !dbg !991
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !991
  store i64 %_3.1, ptr %15, align 8, !dbg !991
  store i64 1, ptr %0, align 8, !dbg !991
  ret void, !dbg !992
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h65de41dadb43fca0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !993 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1023, metadata !DIExpression()), !dbg !1027
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1028
  %e.0 = load i64, ptr %6, align 8, !dbg !1028, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1028
  %e.1 = load i64, ptr %7, align 8, !dbg !1028
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1028
  store i64 %e.0, ptr %8, align 8, !dbg !1028
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1028
  store i64 %e.1, ptr %9, align 8, !dbg !1028
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1024, metadata !DIExpression()), !dbg !1029
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !1030
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !1032
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1032
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1033
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1033
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1034
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1034
  store i64 %_3.0, ptr %14, align 8, !dbg !1034
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1034
  store i64 %_3.1, ptr %15, align 8, !dbg !1034
  store i64 1, ptr %0, align 8, !dbg !1034
  ret void, !dbg !1035
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h185be07f0a2655d5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1043, metadata !DIExpression()), !dbg !1045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1044, metadata !DIExpression()), !dbg !1046
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h5bc4d75f2223d7a0E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1047
  ret i1 %0, !dbg !1048
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0ff0097014a66214E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1055, metadata !DIExpression()), !dbg !1059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  %_3 = load ptr, ptr %self, align 8, !dbg !1061, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hab73419c6a18ce4bE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1063
  ret i1 %0, !dbg !1064
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f9b0f3960b2ad93E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1070, metadata !DIExpression()), !dbg !1074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  %_3 = load ptr, ptr %self, align 8, !dbg !1076, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e7425e2806ebc0dE"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1078
  ret i1 %0, !dbg !1079
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h25abb259db5cab74E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1085, metadata !DIExpression()), !dbg !1089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1086, metadata !DIExpression()), !dbg !1090
  %_3 = load ptr, ptr %self, align 8, !dbg !1091, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3edd436dc6fdfebE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1092
  ret i1 %0, !dbg !1093
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2681ee49228f4472E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1099, metadata !DIExpression()), !dbg !1103
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1100, metadata !DIExpression()), !dbg !1104
  %_3 = load ptr, ptr %self, align 8, !dbg !1105, !nonnull !21, !align !1062, !noundef !21
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e6525b1115bb64aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1106
  ret i1 %0, !dbg !1107
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h487f558405152e88E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1108 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1113, metadata !DIExpression()), !dbg !1117
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1114, metadata !DIExpression()), !dbg !1118
  %_3 = load ptr, ptr %self, align 8, !dbg !1119, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h375178248619326dE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1120
  ret i1 %0, !dbg !1121
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4af3464072c01961E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1122 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1127, metadata !DIExpression()), !dbg !1131
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1128, metadata !DIExpression()), !dbg !1132
  %_3 = load ptr, ptr %self, align 8, !dbg !1133, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2960709c5d9bf329E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1134
  ret i1 %0, !dbg !1135
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d58026f5418e77eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1136 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1146, metadata !DIExpression()), !dbg !1150
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1147, metadata !DIExpression()), !dbg !1151
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1152
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1152, !nonnull !21, !align !1153, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1152
  %_3.1 = load i64, ptr %1, align 8, !dbg !1152, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h18e85303ee4a7f9fE"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1154
  ret i1 %2, !dbg !1155
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ac42950dc4d04dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1156 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1166, metadata !DIExpression()), !dbg !1170
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1167, metadata !DIExpression()), !dbg !1171
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1172
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1172, !nonnull !21, !align !1062, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1172
  %_3.1 = load i64, ptr %1, align 8, !dbg !1172, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17had6b7f414eb7c91aE"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1173
  ret i1 %2, !dbg !1174
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h907cbec64539b7b6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1175 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1180, metadata !DIExpression()), !dbg !1184
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1181, metadata !DIExpression()), !dbg !1185
  %_3 = load ptr, ptr %self, align 8, !dbg !1186, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9be4d651f07c451E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1187
  ret i1 %0, !dbg !1188
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h96bd30ce290d3111E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1189 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1194, metadata !DIExpression()), !dbg !1198
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1195, metadata !DIExpression()), !dbg !1199
  %_3 = load ptr, ptr %self, align 8, !dbg !1200, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb44d47878290376fE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1201
  ret i1 %0, !dbg !1202
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha36c4e834b5f12ccE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1203 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1208, metadata !DIExpression()), !dbg !1212
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1209, metadata !DIExpression()), !dbg !1213
  %_3 = load ptr, ptr %self, align 8, !dbg !1214, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h350106b2799d5071E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1215
  ret i1 %0, !dbg !1216
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd4f221890bc3903E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1217 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1227, metadata !DIExpression()), !dbg !1231
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1228, metadata !DIExpression()), !dbg !1232
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1233
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1233, !nonnull !21, !align !1062, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1233
  %_3.1 = load i64, ptr %1, align 8, !dbg !1233, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h86464d7f5390a720E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1234
  ret i1 %2, !dbg !1235
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc6beebd24b5c725bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1236 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1241, metadata !DIExpression()), !dbg !1245
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1242, metadata !DIExpression()), !dbg !1246
  %_3 = load ptr, ptr %self, align 8, !dbg !1247, !nonnull !21, !align !1153, !noundef !21
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he4edf544b9a8d7b5E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1248
  ret i1 %0, !dbg !1249
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce7bb308fbee2797E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1250 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1255, metadata !DIExpression()), !dbg !1259
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1256, metadata !DIExpression()), !dbg !1260
  %_3 = load ptr, ptr %self, align 8, !dbg !1261, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d7ce302aef45903E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1262
  ret i1 %0, !dbg !1263
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfe653e325e0193fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1264 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1269, metadata !DIExpression()), !dbg !1271
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1270, metadata !DIExpression()), !dbg !1272
  %_3 = load ptr, ptr %self, align 8, !dbg !1273, !nonnull !21, !align !1153, !noundef !21
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f098c29c1e4ea59E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1274
  ret i1 %0, !dbg !1275
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hea1c0c275c36f190E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1276 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1281, metadata !DIExpression()), !dbg !1283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1282, metadata !DIExpression()), !dbg !1284
  %_3 = load ptr, ptr %self, align 8, !dbg !1285, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h432a6cf4f8c1669bE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1286
  ret i1 %0, !dbg !1287
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17heee0829c4b6edcd6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1288 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1293, metadata !DIExpression()), !dbg !1297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1294, metadata !DIExpression()), !dbg !1298
  %_3 = load ptr, ptr %self, align 8, !dbg !1299, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h13e979ebb8be93ecE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1300
  ret i1 %0, !dbg !1301
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h50207a9c1d566fe5E"(ptr align 2 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1302 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1325
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1318, metadata !DIExpression()), !dbg !1326
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h868ba4781f72cfc6E(ptr align 8 %range, i64 16) #8, !dbg !1327
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1327
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1327
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1327
  store i64 %range.0, ptr %6, align 8, !dbg !1327
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1327
  store i64 %range.1, ptr %7, align 8, !dbg !1327
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1319, metadata !DIExpression()), !dbg !1328
  %_6 = icmp ult i64 %range.0, 16, !dbg !1329
  %_5 = xor i1 %_6, true, !dbg !1330
  br i1 %_5, label %bb2, label %bb3, !dbg !1330

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1331
  %_9 = xor i1 %_10, true, !dbg !1332
  br i1 %_9, label %bb4, label %bb5, !dbg !1332

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1330
  unreachable, !dbg !1330

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1333
  %_13 = xor i1 %_14, true, !dbg !1334
  br i1 %_13, label %bb6, label %bb7, !dbg !1334

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1332
  unreachable, !dbg !1332

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1335, !noundef !21
  %_23.0 = sub i64 16, %range.1, !dbg !1336
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1336
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1336
  br i1 %8, label %panic, label %bb8, !dbg !1336

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1334
  unreachable, !dbg !1334

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 16, !dbg !1335
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1335
  br i1 %9, label %bb9, label %panic1, !dbg !1335

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1336
  unreachable, !dbg !1336

bb9:                                              ; preds = %bb8
  %10 = trunc i64 %_23.0 to i16, !dbg !1335
  %11 = and i16 %10, 15, !dbg !1335
  %_19 = shl i16 %_20, %11, !dbg !1335
  %_27.0 = sub i64 16, %range.1, !dbg !1337
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1337
  %12 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1337
  br i1 %12, label %panic2, label %bb10, !dbg !1337

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 16, !dbg !1335
  %13 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1335
  br i1 %13, label %bb11, label %panic3, !dbg !1335

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1337
  unreachable, !dbg !1337

bb11:                                             ; preds = %bb10
  %14 = trunc i64 %_27.0 to i16, !dbg !1335
  %15 = and i16 %14, 15, !dbg !1335
  %bits = lshr i16 %_19, %15, !dbg !1335
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !1335
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1321, metadata !DIExpression()), !dbg !1338
  %_30 = icmp ult i64 %range.0, 16, !dbg !1339
  %16 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1339
  br i1 %16, label %bb12, label %panic4, !dbg !1339

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb12:                                             ; preds = %bb11
  %17 = trunc i64 %range.0 to i16, !dbg !1339
  %18 = and i16 %17, 15, !dbg !1339
  %19 = lshr i16 %bits, %18, !dbg !1339
  ret i16 %19, !dbg !1340

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1339
  unreachable, !dbg !1339
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf2a3d30f10db61ccE"(ptr align 8 %self, i64 %bit, ptr align 8 %0) unnamed_addr #0 !dbg !1341 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1346, metadata !DIExpression()), !dbg !1348
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1347, metadata !DIExpression()), !dbg !1349
  %_4 = icmp ult i64 %bit, 64, !dbg !1350
  %_3 = xor i1 %_4, true, !dbg !1351
  br i1 %_3, label %bb1, label %bb2, !dbg !1351

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1352, !noundef !21
  %_9 = icmp ult i64 %bit, 64, !dbg !1353
  %1 = call i1 @llvm.expect.i1(i1 %_9, i1 true), !dbg !1353
  br i1 %1, label %bb3, label %panic, !dbg !1353

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 %0) #9, !dbg !1351
  unreachable, !dbg !1351

bb3:                                              ; preds = %bb2
  %2 = and i64 %bit, 63, !dbg !1353
  %_8 = shl i64 1, %2, !dbg !1353
  %_6 = and i64 %_7, %_8, !dbg !1354
  %3 = icmp ne i64 %_6, 0, !dbg !1354
  ret i1 %3, !dbg !1355

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %0) #9, !dbg !1353
  unreachable, !dbg !1353
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1356 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1360, metadata !DIExpression()), !dbg !1366
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1361, metadata !DIExpression()), !dbg !1367
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h868ba4781f72cfc6E(ptr align 8 %range, i64 64) #8, !dbg !1368
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1368
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1368
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1368
  store i64 %range.0, ptr %6, align 8, !dbg !1368
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1368
  store i64 %range.1, ptr %7, align 8, !dbg !1368
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1362, metadata !DIExpression()), !dbg !1369
  %_6 = icmp ult i64 %range.0, 64, !dbg !1370
  %_5 = xor i1 %_6, true, !dbg !1371
  br i1 %_5, label %bb2, label %bb3, !dbg !1371

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1372
  %_9 = xor i1 %_10, true, !dbg !1373
  br i1 %_9, label %bb4, label %bb5, !dbg !1373

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1371
  unreachable, !dbg !1371

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1374
  %_13 = xor i1 %_14, true, !dbg !1375
  br i1 %_13, label %bb6, label %bb7, !dbg !1375

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1373
  unreachable, !dbg !1373

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1376, !noundef !21
  %_23.0 = sub i64 64, %range.1, !dbg !1377
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1377
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1377
  br i1 %8, label %panic, label %bb8, !dbg !1377

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1375
  unreachable, !dbg !1375

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1376
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1376
  br i1 %9, label %bb9, label %panic1, !dbg !1376

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1377
  unreachable, !dbg !1377

bb9:                                              ; preds = %bb8
  %10 = and i64 %_23.0, 63, !dbg !1376
  %_19 = shl i64 %_20, %10, !dbg !1376
  %_27.0 = sub i64 64, %range.1, !dbg !1378
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1378
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1378
  br i1 %11, label %panic2, label %bb10, !dbg !1378

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1376
  %12 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1376
  br i1 %12, label %bb11, label %panic3, !dbg !1376

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1378
  unreachable, !dbg !1378

bb11:                                             ; preds = %bb10
  %13 = and i64 %_27.0, 63, !dbg !1376
  %bits = lshr i64 %_19, %13, !dbg !1376
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1376
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1364, metadata !DIExpression()), !dbg !1379
  %_30 = icmp ult i64 %range.0, 64, !dbg !1380
  %14 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1380
  br i1 %14, label %bb12, label %panic4, !dbg !1380

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb12:                                             ; preds = %bb11
  %15 = and i64 %range.0, 63, !dbg !1380
  %16 = lshr i64 %bits, %15, !dbg !1380
  ret i64 %16, !dbg !1381

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1380
  unreachable, !dbg !1380
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hf4ea856d0fb22479E"(ptr align 8 %self, i64 %0, ptr align 8 %1) unnamed_addr #0 !dbg !1382 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1397
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1390, metadata !DIExpression()), !dbg !1398
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h35c5581fa1808ed2E(ptr align 8 %range, i64 64) #8, !dbg !1399
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1399
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1399
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1399
  store i64 %range.0, ptr %3, align 8, !dbg !1399
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1399
  store i64 %range.1, ptr %4, align 8, !dbg !1399
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1400
  %_6 = icmp ult i64 %range.0, 64, !dbg !1401
  %_5 = xor i1 %_6, true, !dbg !1402
  br i1 %_5, label %bb2, label %bb3, !dbg !1402

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1403
  %_9 = xor i1 %_10, true, !dbg !1404
  br i1 %_9, label %bb4, label %bb5, !dbg !1404

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1402
  unreachable, !dbg !1402

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1405
  %_13 = xor i1 %_14, true, !dbg !1406
  br i1 %_13, label %bb6, label %bb7, !dbg !1406

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1404
  unreachable, !dbg !1404

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1407, !noundef !21
  %_23.0 = sub i64 64, %range.1, !dbg !1408
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1408
  %5 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1408
  br i1 %5, label %panic, label %bb8, !dbg !1408

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1406
  unreachable, !dbg !1406

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1407
  %6 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1407
  br i1 %6, label %bb9, label %panic1, !dbg !1407

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1408
  unreachable, !dbg !1408

bb9:                                              ; preds = %bb8
  %7 = and i64 %_23.0, 63, !dbg !1407
  %_19 = shl i64 %_20, %7, !dbg !1407
  %_27.0 = sub i64 64, %range.1, !dbg !1409
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1409
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1409
  br i1 %8, label %panic2, label %bb10, !dbg !1409

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1407
  %9 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1407
  br i1 %9, label %bb11, label %panic3, !dbg !1407

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1409
  unreachable, !dbg !1409

bb11:                                             ; preds = %bb10
  %10 = and i64 %_27.0, 63, !dbg !1407
  %bits = lshr i64 %_19, %10, !dbg !1407
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1407
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1393, metadata !DIExpression()), !dbg !1410
  %_30 = icmp ult i64 %range.0, 64, !dbg !1411
  %11 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1411
  br i1 %11, label %bb12, label %panic4, !dbg !1411

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb12:                                             ; preds = %bb11
  %12 = and i64 %range.0, 63, !dbg !1411
  %13 = lshr i64 %bits, %12, !dbg !1411
  ret i64 %13, !dbg !1412

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1411
  unreachable, !dbg !1411
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3283ce4707ab0e0E"(ptr align 8 %self, i64 %0, i64 %value, ptr align 8 %1) unnamed_addr #0 !dbg !1413 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1418, metadata !DIExpression()), !dbg !1425
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1419, metadata !DIExpression()), !dbg !1426
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1420, metadata !DIExpression()), !dbg !1427
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h35c5581fa1808ed2E(ptr align 8 %range, i64 64) #8, !dbg !1428
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1428
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1428
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1428
  store i64 %range.0, ptr %3, align 8, !dbg !1428
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1428
  store i64 %range.1, ptr %4, align 8, !dbg !1428
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1421, metadata !DIExpression()), !dbg !1429
  %_7 = icmp ult i64 %range.0, 64, !dbg !1430
  %_6 = xor i1 %_7, true, !dbg !1431
  br i1 %_6, label %bb2, label %bb3, !dbg !1431

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1432
  %_10 = xor i1 %_11, true, !dbg !1433
  br i1 %_10, label %bb4, label %bb5, !dbg !1433

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1431
  unreachable, !dbg !1431

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1434
  %_14 = xor i1 %_15, true, !dbg !1435
  br i1 %_14, label %bb6, label %bb7, !dbg !1435

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1433
  unreachable, !dbg !1433

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1436
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1436
  %5 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1436
  br i1 %5, label %panic, label %bb8, !dbg !1436

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1435
  unreachable, !dbg !1435

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1437
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1437
  %6 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1437
  br i1 %6, label %panic1, label %bb9, !dbg !1437

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1436
  unreachable, !dbg !1436

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1438
  %7 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1438
  br i1 %7, label %bb10, label %panic2, !dbg !1438

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1437
  unreachable, !dbg !1437

bb10:                                             ; preds = %bb9
  %8 = and i64 %_28.0, 63, !dbg !1438
  %_22 = shl i64 %value, %8, !dbg !1438
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1439
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1439
  %9 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1439
  br i1 %9, label %panic3, label %bb11, !dbg !1439

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1440
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1440
  %10 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1440
  br i1 %10, label %panic4, label %bb12, !dbg !1440

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1438
  %11 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1438
  br i1 %11, label %bb13, label %panic5, !dbg !1438

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1440
  unreachable, !dbg !1440

bb13:                                             ; preds = %bb12
  %12 = and i64 %_35.0, 63, !dbg !1438
  %_21 = lshr i64 %_22, %12, !dbg !1438
  %_20 = icmp eq i64 %_21, %value, !dbg !1438
  %_19 = xor i1 %_20, true, !dbg !1441
  br i1 %_19, label %bb14, label %bb15, !dbg !1441

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1442
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1442
  %13 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1442
  br i1 %13, label %panic6, label %bb16, !dbg !1442

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %1) #9, !dbg !1441
  unreachable, !dbg !1441

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1443
  %14 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1443
  br i1 %14, label %bb17, label %panic7, !dbg !1443

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1442
  unreachable, !dbg !1442

bb17:                                             ; preds = %bb16
  %15 = and i64 %_46.0, 63, !dbg !1443
  %_42 = shl i64 -1, %15, !dbg !1443
  %_50.0 = sub i64 64, %range.1, !dbg !1444
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1444
  %16 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1444
  br i1 %16, label %panic8, label %bb18, !dbg !1444

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1443
  %17 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1443
  br i1 %17, label %bb19, label %panic9, !dbg !1443

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1444
  unreachable, !dbg !1444

bb19:                                             ; preds = %bb18
  %18 = and i64 %_50.0, 63, !dbg !1443
  %_41 = lshr i64 %_42, %18, !dbg !1443
  %_53 = icmp ult i64 %range.0, 64, !dbg !1443
  %19 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1443
  br i1 %19, label %bb20, label %panic10, !dbg !1443

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb20:                                             ; preds = %bb19
  %20 = and i64 %range.0, 63, !dbg !1443
  %_40 = lshr i64 %_41, %20, !dbg !1443
  %_55 = icmp ult i64 %range.0, 64, !dbg !1445
  %21 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1445
  br i1 %21, label %bb21, label %panic11, !dbg !1445

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb21:                                             ; preds = %bb20
  %22 = and i64 %range.0, 63, !dbg !1445
  %_39 = shl i64 %_40, %22, !dbg !1445
  %bitmask = xor i64 %_39, -1, !dbg !1446
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1446
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1423, metadata !DIExpression()), !dbg !1447
  %_57 = load i64, ptr %self, align 8, !dbg !1448, !noundef !21
  %_56 = and i64 %_57, %bitmask, !dbg !1449
  %_60 = icmp ult i64 %range.0, 64, !dbg !1450
  %23 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1450
  br i1 %23, label %bb22, label %panic12, !dbg !1450

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1445
  unreachable, !dbg !1445

bb22:                                             ; preds = %bb21
  %24 = and i64 %range.0, 63, !dbg !1450
  %_58 = shl i64 %value, %24, !dbg !1450
  %25 = or i64 %_56, %_58, !dbg !1451
  store i64 %25, ptr %self, align 8, !dbg !1451
  ret ptr %self, !dbg !1452

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1450
  unreachable, !dbg !1450
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value, ptr align 8 %2) unnamed_addr #0 !dbg !1453 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1457, metadata !DIExpression()), !dbg !1464
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1458, metadata !DIExpression()), !dbg !1465
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1459, metadata !DIExpression()), !dbg !1466
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h868ba4781f72cfc6E(ptr align 8 %range, i64 64) #8, !dbg !1467
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1467
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1467
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1467
  store i64 %range.0, ptr %6, align 8, !dbg !1467
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1467
  store i64 %range.1, ptr %7, align 8, !dbg !1467
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1460, metadata !DIExpression()), !dbg !1468
  %_7 = icmp ult i64 %range.0, 64, !dbg !1469
  %_6 = xor i1 %_7, true, !dbg !1470
  br i1 %_6, label %bb2, label %bb3, !dbg !1470

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1471
  %_10 = xor i1 %_11, true, !dbg !1472
  br i1 %_10, label %bb4, label %bb5, !dbg !1472

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1470
  unreachable, !dbg !1470

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1473
  %_14 = xor i1 %_15, true, !dbg !1474
  br i1 %_14, label %bb6, label %bb7, !dbg !1474

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1472
  unreachable, !dbg !1472

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1475
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1475
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1475
  br i1 %8, label %panic, label %bb8, !dbg !1475

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1474
  unreachable, !dbg !1474

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1476
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1476
  %9 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1476
  br i1 %9, label %panic1, label %bb9, !dbg !1476

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1475
  unreachable, !dbg !1475

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1477
  %10 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1477
  br i1 %10, label %bb10, label %panic2, !dbg !1477

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1476
  unreachable, !dbg !1476

bb10:                                             ; preds = %bb9
  %11 = and i64 %_28.0, 63, !dbg !1477
  %_22 = shl i64 %value, %11, !dbg !1477
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1478
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1478
  %12 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1478
  br i1 %12, label %panic3, label %bb11, !dbg !1478

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1479
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1479
  %13 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1479
  br i1 %13, label %panic4, label %bb12, !dbg !1479

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1477
  %14 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1477
  br i1 %14, label %bb13, label %panic5, !dbg !1477

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1479
  unreachable, !dbg !1479

bb13:                                             ; preds = %bb12
  %15 = and i64 %_35.0, 63, !dbg !1477
  %_21 = lshr i64 %_22, %15, !dbg !1477
  %_20 = icmp eq i64 %_21, %value, !dbg !1477
  %_19 = xor i1 %_20, true, !dbg !1480
  br i1 %_19, label %bb14, label %bb15, !dbg !1480

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1481
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1481
  %16 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1481
  br i1 %16, label %panic6, label %bb16, !dbg !1481

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %2) #9, !dbg !1480
  unreachable, !dbg !1480

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1482
  %17 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1482
  br i1 %17, label %bb17, label %panic7, !dbg !1482

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1481
  unreachable, !dbg !1481

bb17:                                             ; preds = %bb16
  %18 = and i64 %_46.0, 63, !dbg !1482
  %_42 = shl i64 -1, %18, !dbg !1482
  %_50.0 = sub i64 64, %range.1, !dbg !1483
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1483
  %19 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1483
  br i1 %19, label %panic8, label %bb18, !dbg !1483

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1482
  %20 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1482
  br i1 %20, label %bb19, label %panic9, !dbg !1482

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1483
  unreachable, !dbg !1483

bb19:                                             ; preds = %bb18
  %21 = and i64 %_50.0, 63, !dbg !1482
  %_41 = lshr i64 %_42, %21, !dbg !1482
  %_53 = icmp ult i64 %range.0, 64, !dbg !1482
  %22 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1482
  br i1 %22, label %bb20, label %panic10, !dbg !1482

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb20:                                             ; preds = %bb19
  %23 = and i64 %range.0, 63, !dbg !1482
  %_40 = lshr i64 %_41, %23, !dbg !1482
  %_55 = icmp ult i64 %range.0, 64, !dbg !1484
  %24 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1484
  br i1 %24, label %bb21, label %panic11, !dbg !1484

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb21:                                             ; preds = %bb20
  %25 = and i64 %range.0, 63, !dbg !1484
  %_39 = shl i64 %_40, %25, !dbg !1484
  %bitmask = xor i64 %_39, -1, !dbg !1485
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1485
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1462, metadata !DIExpression()), !dbg !1486
  %_57 = load i64, ptr %self, align 8, !dbg !1487, !noundef !21
  %_56 = and i64 %_57, %bitmask, !dbg !1488
  %_60 = icmp ult i64 %range.0, 64, !dbg !1489
  %26 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1489
  br i1 %26, label %bb22, label %panic12, !dbg !1489

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1484
  unreachable, !dbg !1484

bb22:                                             ; preds = %bb21
  %27 = and i64 %range.0, 63, !dbg !1489
  %_58 = shl i64 %value, %27, !dbg !1489
  %28 = or i64 %_56, %_58, !dbg !1490
  store i64 %28, ptr %self, align 8, !dbg !1490
  ret ptr %self, !dbg !1491

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1489
  unreachable, !dbg !1489
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fa3b195d1a36bc8E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1502, metadata !DIExpression()), !dbg !1504
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1503, metadata !DIExpression()), !dbg !1505
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf44a0ea569d6c2caE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1506
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hb1cc451aad73ca8eE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1507
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1507
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1507
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h6a639abb2356d64eE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1506
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h8386d39d175a1a26E(ptr align 8 %_4) #8, !dbg !1506
  ret i1 %3, !dbg !1508
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h18e85303ee4a7f9fE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1509 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1513, metadata !DIExpression()), !dbg !1515
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1514, metadata !DIExpression()), !dbg !1516
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf44a0ea569d6c2caE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1517
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17ha609dba13226567fE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1518
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1518
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1518
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb149e1cceddd106cE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1517
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h8386d39d175a1a26E(ptr align 8 %_4) #8, !dbg !1517
  ret i1 %3, !dbg !1519
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h86464d7f5390a720E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1520 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1524, metadata !DIExpression()), !dbg !1526
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1525, metadata !DIExpression()), !dbg !1527
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf44a0ea569d6c2caE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1528
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h1f8ca0e054abe07bE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1529
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1529
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1529
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hda4ecd74b28cf691E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1528
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h8386d39d175a1a26E(ptr align 8 %_4) #8, !dbg !1528
  ret i1 %3, !dbg !1530
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17had6b7f414eb7c91aE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1531 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1535, metadata !DIExpression()), !dbg !1537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1536, metadata !DIExpression()), !dbg !1538
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf44a0ea569d6c2caE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1539
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc0a8453441a5e184E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1540
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1540
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1540
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17he8102a5f41d8ae62E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1539
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h8386d39d175a1a26E(ptr align 8 %_4) #8, !dbg !1539
  ret i1 %3, !dbg !1541
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %x) unnamed_addr #0 !dbg !1542 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1546, metadata !DIExpression()), !dbg !1547
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hff38262718737e36E(ptr align 8 %x, ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE") #8, !dbg !1548
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1548
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1548
  %3 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !1549
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1549
  ret { ptr, ptr } %4, !dbg !1549
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %x) unnamed_addr #0 !dbg !1550 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1555
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h33a0aeb866708d4eE(ptr align 8 %x, ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h24467f2e7ae40056E") #8, !dbg !1556
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1556
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1556
  %3 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !1557
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1557
  ret { ptr, ptr } %4, !dbg !1557
}

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h33a0aeb866708d4eE(ptr align 8 %x, ptr %f) unnamed_addr #0 !dbg !1558 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %x.dbg.spill = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1565, metadata !DIExpression()), !dbg !1567
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1566, metadata !DIExpression()), !dbg !1568
  store ptr %x, ptr %0, align 8, !dbg !1569
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !1569
  store ptr %f, ptr %1, align 8, !dbg !1569
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !1570
  %3 = load ptr, ptr %2, align 8, !dbg !1570, !nonnull !21, !align !1571, !noundef !21
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !1570
  %5 = load ptr, ptr %4, align 8, !dbg !1570, !nonnull !21, !noundef !21
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !1570
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !1570
  ret { ptr, ptr } %7, !dbg !1570
}

; core::fmt::rt::v1::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17ha89202fcf77a82beE(i64 %_1) unnamed_addr #0 !dbg !1572 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1579, metadata !DIExpression()), !dbg !1580
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1580
  store i64 %_1, ptr %1, align 8, !dbg !1580
  store i64 0, ptr %0, align 8, !dbg !1580
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1580
  %3 = load i64, ptr %2, align 8, !dbg !1580, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1580
  %5 = load i64, ptr %4, align 8, !dbg !1580
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !1580
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1580
  ret { i64, i64 } %7, !dbg !1580
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcdbb76ea91ab5d6aE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1588, metadata !DIExpression()), !dbg !1590
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1589, metadata !DIExpression()), !dbg !1591
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h41ca6b16ba65727eE(ptr align 8 %f) #8, !dbg !1592
  br i1 %_3, label %bb2, label %bb3, !dbg !1592

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h1b93910475cacd94E(ptr align 8 %f) #8, !dbg !1593
  br i1 %_5, label %bb5, label %bb6, !dbg !1593

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17hfb7076faee6b605bE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1594
  %2 = zext i1 %1 to i8, !dbg !1594
  store i8 %2, ptr %0, align 1, !dbg !1594
  br label %bb7, !dbg !1594

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1595, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1595
  ret i1 %4, !dbg !1595

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h9880e286c09873aaE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1597
  %6 = zext i1 %5 to i8, !dbg !1597
  store i8 %6, ptr %0, align 1, !dbg !1597
  br label %bb7, !dbg !1597

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h2fa4aac34665496cE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1598
  %8 = zext i1 %7 to i8, !dbg !1598
  store i8 %8, ptr %0, align 1, !dbg !1598
  br label %bb7, !dbg !1598
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h70e5d6825443a26fE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1599 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1604, metadata !DIExpression()), !dbg !1606
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1605, metadata !DIExpression()), !dbg !1607
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h41ca6b16ba65727eE(ptr align 8 %f) #8, !dbg !1608
  br i1 %_3, label %bb2, label %bb3, !dbg !1608

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h1b93910475cacd94E(ptr align 8 %f) #8, !dbg !1609
  br i1 %_5, label %bb5, label %bb6, !dbg !1609

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h87cb2e342e5141a4E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1610
  %2 = zext i1 %1 to i8, !dbg !1610
  store i8 %2, ptr %0, align 1, !dbg !1610
  br label %bb7, !dbg !1610

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1611, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1611
  ret i1 %4, !dbg !1611

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h9c863612f56988d3E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1612
  %6 = zext i1 %5 to i8, !dbg !1612
  store i8 %6, ptr %0, align 1, !dbg !1612
  br label %bb7, !dbg !1612

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h2f2ab6e4739c3556E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1613
  %8 = zext i1 %7 to i8, !dbg !1613
  store i8 %8, ptr %0, align 1, !dbg !1613
  br label %bb7, !dbg !1613
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd8b2db6af37cd6d5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1614 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1619, metadata !DIExpression()), !dbg !1621
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1620, metadata !DIExpression()), !dbg !1622
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h41ca6b16ba65727eE(ptr align 8 %f) #8, !dbg !1623
  br i1 %_3, label %bb2, label %bb3, !dbg !1623

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h1b93910475cacd94E(ptr align 8 %f) #8, !dbg !1624
  br i1 %_5, label %bb5, label %bb6, !dbg !1624

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1625
  %2 = zext i1 %1 to i8, !dbg !1625
  store i8 %2, ptr %0, align 1, !dbg !1625
  br label %bb7, !dbg !1625

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1626, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1626
  ret i1 %4, !dbg !1626

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17ha7e2c62b9562228dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1627
  %6 = zext i1 %5 to i8, !dbg !1627
  store i8 %6, ptr %0, align 1, !dbg !1627
  br label %bb7, !dbg !1627

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1628
  %8 = zext i1 %7 to i8, !dbg !1628
  store i8 %8, ptr %0, align 1, !dbg !1628
  br label %bb7, !dbg !1628
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h6a639abb2356d64eE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1629 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1660, metadata !DIExpression()), !dbg !1669
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1661, metadata !DIExpression()), !dbg !1670
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1662, metadata !DIExpression()), !dbg !1671
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1664, metadata !DIExpression()), !dbg !1672
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h80729f09023250e2E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1673
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1673
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1673
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1673
  store ptr %_3.0, ptr %3, align 8, !dbg !1673
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1673
  store ptr %_3.1, ptr %4, align 8, !dbg !1673
  br label %bb2, !dbg !1674

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h30e7d59b5acba078E"(ptr align 8 %iter) #8, !dbg !1671
  store ptr %5, ptr %_5, align 8, !dbg !1671
  %6 = load ptr, ptr %_5, align 8, !dbg !1671, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1671
  %8 = icmp eq i64 %7, 0, !dbg !1671
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1671
  %9 = icmp eq i64 %_7, 0, !dbg !1671
  br i1 %9, label %bb6, label %bb4, !dbg !1671

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1675

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1676, !nonnull !21, !align !1062, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1676
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7271bd8a3d508d11E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1677
  br label %bb2, !dbg !1678

bb5:                                              ; No predecessors!
  unreachable, !dbg !1671
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb149e1cceddd106cE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1679 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1695, metadata !DIExpression()), !dbg !1704
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1696, metadata !DIExpression()), !dbg !1705
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1697, metadata !DIExpression()), !dbg !1706
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1699, metadata !DIExpression()), !dbg !1707
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3e54b295cfe56d96E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1708
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1708
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1708
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1708
  store ptr %_3.0, ptr %3, align 8, !dbg !1708
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1708
  store ptr %_3.1, ptr %4, align 8, !dbg !1708
  br label %bb2, !dbg !1709

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7dccda48d8104db8E"(ptr align 8 %iter) #8, !dbg !1706
  store ptr %5, ptr %_5, align 8, !dbg !1706
  %6 = load ptr, ptr %_5, align 8, !dbg !1706, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1706
  %8 = icmp eq i64 %7, 0, !dbg !1706
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1706
  %9 = icmp eq i64 %_7, 0, !dbg !1706
  br i1 %9, label %bb6, label %bb4, !dbg !1706

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1710

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1711, !nonnull !21, !align !1153, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1711
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7271bd8a3d508d11E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1712
  br label %bb2, !dbg !1713

bb5:                                              ; No predecessors!
  unreachable, !dbg !1706
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hda4ecd74b28cf691E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1714 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1730, metadata !DIExpression()), !dbg !1739
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1731, metadata !DIExpression()), !dbg !1740
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1732, metadata !DIExpression()), !dbg !1741
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1734, metadata !DIExpression()), !dbg !1742
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h979d7034091ff0dbE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1743
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1743
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1743
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1743
  store ptr %_3.0, ptr %3, align 8, !dbg !1743
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1743
  store ptr %_3.1, ptr %4, align 8, !dbg !1743
  br label %bb2, !dbg !1744

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdfa0795ca951fb3dE"(ptr align 8 %iter) #8, !dbg !1741
  store ptr %5, ptr %_5, align 8, !dbg !1741
  %6 = load ptr, ptr %_5, align 8, !dbg !1741, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1741
  %8 = icmp eq i64 %7, 0, !dbg !1741
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1741
  %9 = icmp eq i64 %_7, 0, !dbg !1741
  br i1 %9, label %bb6, label %bb4, !dbg !1741

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1745

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1746, !nonnull !21, !align !1062, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1746
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7271bd8a3d508d11E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1747
  br label %bb2, !dbg !1748

bb5:                                              ; No predecessors!
  unreachable, !dbg !1741
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17he8102a5f41d8ae62E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1749 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1765, metadata !DIExpression()), !dbg !1774
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1766, metadata !DIExpression()), !dbg !1775
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1767, metadata !DIExpression()), !dbg !1776
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1769, metadata !DIExpression()), !dbg !1777
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd18e8c44b7fbcc38E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1778
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1778
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1778
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1778
  store ptr %_3.0, ptr %3, align 8, !dbg !1778
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1778
  store ptr %_3.1, ptr %4, align 8, !dbg !1778
  br label %bb2, !dbg !1779

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4dbb5e17b4aaeb58E"(ptr align 8 %iter) #8, !dbg !1776
  store ptr %5, ptr %_5, align 8, !dbg !1776
  %6 = load ptr, ptr %_5, align 8, !dbg !1776, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1776
  %8 = icmp eq i64 %7, 0, !dbg !1776
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1776
  %9 = icmp eq i64 %_7, 0, !dbg !1776
  br i1 %9, label %bb6, label %bb4, !dbg !1776

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1780

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1781, !nonnull !21, !align !1062, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1781
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7271bd8a3d508d11E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1782
  br label %bb2, !dbg !1783

bb5:                                              ; No predecessors!
  unreachable, !dbg !1776
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1784 {
start:
  %_4.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1794, metadata !DIExpression()), !dbg !1796
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1791, metadata !DIExpression()), !dbg !1797
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1792, metadata !DIExpression()), !dbg !1798
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0
  store ptr %fmt.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1
  store i64 %fmt.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1793, metadata !DIExpression()), !dbg !1799
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !1795, metadata !DIExpression()), !dbg !1796
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1800
  store ptr %fmt.0, ptr %7, align 8, !dbg !1800
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1800
  store i64 %fmt.1, ptr %8, align 8, !dbg !1800
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1801
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1801
  store ptr %pieces.0, ptr %10, align 8, !dbg !1801
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1801
  store i64 %pieces.1, ptr %11, align 8, !dbg !1801
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1801
  %13 = load ptr, ptr %12, align 8, !dbg !1801, !align !1062, !noundef !21
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1801
  %15 = load i64, ptr %14, align 8, !dbg !1801
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1801
  store ptr %13, ptr %16, align 8, !dbg !1801
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1801
  store i64 %15, ptr %17, align 8, !dbg !1801
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1801
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1801
  store ptr %args.0, ptr %19, align 8, !dbg !1801
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1801
  store i64 %args.1, ptr %20, align 8, !dbg !1801
  ret void, !dbg !1802
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h0580c8b9fa0fbe76E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1803 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_15 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1807, metadata !DIExpression()), !dbg !1809
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1808, metadata !DIExpression()), !dbg !1810
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1811
  br i1 %_4, label %bb1, label %bb2, !dbg !1811

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1812
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1812
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1812
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1812
  br i1 %6, label %panic, label %bb4, !dbg !1812

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1811
  br label %bb3, !dbg !1811

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1811, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !1811
  br i1 %8, label %bb5, label %bb7, !dbg !1811

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1813
  %9 = zext i1 %_7 to i8, !dbg !1811
  store i8 %9, ptr %_3, align 1, !dbg !1811
  br label %bb3, !dbg !1811

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_bf47d7cf946e324312b7aba9afabb742) #9, !dbg !1812
  unreachable, !dbg !1812

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_15, align 8, !dbg !1814
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1815
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1815
  store ptr %pieces.0, ptr %11, align 8, !dbg !1815
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1815
  store i64 %pieces.1, ptr %12, align 8, !dbg !1815
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 0, !dbg !1815
  %14 = load ptr, ptr %13, align 8, !dbg !1815, !align !1062, !noundef !21
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 1, !dbg !1815
  %16 = load i64, ptr %15, align 8, !dbg !1815
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1815
  store ptr %14, ptr %17, align 8, !dbg !1815
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1815
  store i64 %16, ptr %18, align 8, !dbg !1815
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1815
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1815
  store ptr %args.0, ptr %20, align 8, !dbg !1815
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1815
  store i64 %args.1, ptr %21, align 8, !dbg !1815
  ret void, !dbg !1816

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1817
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcab56c0eeadf4812E(ptr %_13, ptr align 8 @alloc_0e0da1257467e00be4bc17cc4a166d8a) #9, !dbg !1817
  unreachable, !dbg !1817
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !1818 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1822, metadata !DIExpression()), !dbg !1823
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !1824
  br i1 %_2, label %bb1, label %bb3, !dbg !1824

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !1825
  %3 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1826
  %4 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 0, !dbg !1826
  store ptr %pieces.0, ptr %4, align 8, !dbg !1826
  %5 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 1, !dbg !1826
  store i64 %pieces.1, ptr %5, align 8, !dbg !1826
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !1826
  %7 = load ptr, ptr %6, align 8, !dbg !1826, !align !1062, !noundef !21
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !1826
  %9 = load i64, ptr %8, align 8, !dbg !1826
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1826
  store ptr %7, ptr %10, align 8, !dbg !1826
  %11 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1826
  store i64 %9, ptr %11, align 8, !dbg !1826
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1826
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !1826
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %13, align 8, !dbg !1826
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !1826
  store i64 0, ptr %14, align 8, !dbg !1826
  ret void, !dbg !1827

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1828
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcab56c0eeadf4812E(ptr %_5, ptr align 8 @alloc_3565e73f34d7302748197a3f0bc50374) #9, !dbg !1828
  unreachable, !dbg !1828
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hd79415b55f86530fE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1829 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1847, metadata !DIExpression()), !dbg !1852
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1848, metadata !DIExpression()), !dbg !1853
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1854, metadata !DIExpression()), !dbg !1867
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1869
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1870
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1870
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1870
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1871
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1864, metadata !DIExpression()), !dbg !1872
  %4 = zext i1 %_5.1.i to i8, !dbg !1873
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1873
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1874
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1875
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1875
  %6 = zext i1 %_5.1.i to i8, !dbg !1875
  store i8 %6, ptr %5, align 8, !dbg !1875
  %7 = load i64, ptr %0, align 8, !dbg !1876, !noundef !21
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1876
  %9 = load i8, ptr %8, align 8, !dbg !1876, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !1876
  %11 = zext i1 %10 to i8, !dbg !1876
  %12 = insertvalue { i64, i8 } poison, i64 %7, 0, !dbg !1876
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1876
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1877
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1877
  %_5.1 = trunc i8 %14 to i1, !dbg !1877
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1878
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1849, metadata !DIExpression()), !dbg !1879
  %15 = zext i1 %_5.1 to i8, !dbg !1880
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1880
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1851, metadata !DIExpression()), !dbg !1881
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1882
  %17 = zext i1 %16 to i8, !dbg !1882
  store i8 %17, ptr %1, align 1, !dbg !1882
  %18 = load i8, ptr %1, align 1, !dbg !1882, !range !1596, !noundef !21
  %_6 = trunc i8 %18 to i1, !dbg !1882
  br i1 %_6, label %bb3, label %bb4, !dbg !1882

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1883
  store i64 %_5.0, ptr %19, align 8, !dbg !1883
  store i64 1, ptr %2, align 8, !dbg !1883
  br label %bb5, !dbg !1884

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1885
  br label %bb5, !dbg !1884

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1886
  %21 = load i64, ptr %20, align 8, !dbg !1886, !range !1887, !noundef !21
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1886
  %23 = load i64, ptr %22, align 8, !dbg !1886
  %24 = insertvalue { i64, i64 } poison, i64 %21, 0, !dbg !1886
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1886
  ret { i64, i64 } %25, !dbg !1886
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h6b42864de7a4b9c2E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1888 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1890, metadata !DIExpression()), !dbg !1895
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1891, metadata !DIExpression()), !dbg !1896
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1897, metadata !DIExpression()), !dbg !1904
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1900, metadata !DIExpression()), !dbg !1906
  %_5.0.i = sub i64 %self, %rhs, !dbg !1907
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1907
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1908
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1901, metadata !DIExpression()), !dbg !1909
  %3 = zext i1 %_5.1.i to i8, !dbg !1910
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1910
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1903, metadata !DIExpression()), !dbg !1911
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1912
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1912
  %5 = zext i1 %_5.1.i to i8, !dbg !1912
  store i8 %5, ptr %4, align 8, !dbg !1912
  %6 = load i64, ptr %0, align 8, !dbg !1913, !noundef !21
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1913
  %8 = load i8, ptr %7, align 8, !dbg !1913, !range !1596, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !1913
  %10 = zext i1 %9 to i8, !dbg !1913
  %11 = insertvalue { i64, i8 } poison, i64 %6, 0, !dbg !1913
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1913
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1914
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1914
  %_5.1 = trunc i8 %13 to i1, !dbg !1914
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1915
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1892, metadata !DIExpression()), !dbg !1916
  %14 = zext i1 %_5.1 to i8, !dbg !1917
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1917
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1894, metadata !DIExpression()), !dbg !1918
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1919
  %16 = zext i1 %15 to i8, !dbg !1919
  store i8 %16, ptr %1, align 1, !dbg !1919
  %17 = load i8, ptr %1, align 1, !dbg !1919, !range !1596, !noundef !21
  %_6 = trunc i8 %17 to i1, !dbg !1919
  br i1 %_6, label %bb3, label %bb4, !dbg !1919

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1920
  store i64 %_5.0, ptr %18, align 8, !dbg !1920
  store i64 1, ptr %2, align 8, !dbg !1920
  br label %bb5, !dbg !1921

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1922
  br label %bb5, !dbg !1921

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1923
  %20 = load i64, ptr %19, align 8, !dbg !1923, !range !1887, !noundef !21
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1923
  %22 = load i64, ptr %21, align 8, !dbg !1923
  %23 = insertvalue { i64, i64 } poison, i64 %20, 0, !dbg !1923
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1923
  ret { i64, i64 } %24, !dbg !1923
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h0c0270e5b531538fE"(ptr %_1) unnamed_addr #0 !dbg !1924 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1933
  ret void, !dbg !1933
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0deb06d3f405a915E"(ptr %_1) unnamed_addr #0 !dbg !1934 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1939, metadata !DIExpression()), !dbg !1942
  ret void, !dbg !1942
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h83af451471452e3fE"(ptr %_1) unnamed_addr #0 !dbg !1943 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1948, metadata !DIExpression()), !dbg !1951
  ret void, !dbg !1951
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hfaf3708374d64c13E"(ptr %_1) unnamed_addr #0 !dbg !1952 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1957, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h06ccbf0544161f52E"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1965
  ret void, !dbg !1965
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h61b3277ce812d891E"(ptr %_1) unnamed_addr #0 !dbg !1966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1971, metadata !DIExpression()), !dbg !1974
  ret void, !dbg !1974
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h9f94ee73accfc7a6E"(ptr %_1) unnamed_addr #0 !dbg !1975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1980, metadata !DIExpression()), !dbg !1983
  ret void, !dbg !1983
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hf838d4b77d431b6bE"(ptr %_1) unnamed_addr #0 !dbg !1984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1989, metadata !DIExpression()), !dbg !1992
  ret void, !dbg !1992
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4bc3453e06bc6883E"(ptr %_1) unnamed_addr #0 !dbg !1993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1998, metadata !DIExpression()), !dbg !2001
  ret void, !dbg !2001
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h6339153b1546aceeE"(ptr %_1) unnamed_addr #0 !dbg !2002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2007, metadata !DIExpression()), !dbg !2010
  ret void, !dbg !2010
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7a61e53dbd0ad079E"(ptr %_1) unnamed_addr #0 !dbg !2011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2016, metadata !DIExpression()), !dbg !2019
  ret void, !dbg !2019
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17hb5cef79bb23b609cE"(ptr %_1) unnamed_addr #0 !dbg !2020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2025, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h30434166528b8aa7E"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h290b58f591f1f169E"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2046
  ret void, !dbg !2046
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6cf0d96d5da5a037E"(ptr %_1) unnamed_addr #0 !dbg !2047 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2052, metadata !DIExpression()), !dbg !2055
  ret void, !dbg !2055
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h931b29a5b9d9bee0E"(ptr %_1) unnamed_addr #0 !dbg !2056 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2061, metadata !DIExpression()), !dbg !2062
  ret void, !dbg !2062
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h902121a7a67007f4E"(ptr %_1) unnamed_addr #0 !dbg !2063 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2068, metadata !DIExpression()), !dbg !2071
  ret void, !dbg !2071
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8800fa50a98ef1d3E"(ptr %_1) unnamed_addr #0 !dbg !2072 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2077, metadata !DIExpression()), !dbg !2080
  ret void, !dbg !2080
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h447ce769c4a4dff5E"(ptr %_1) unnamed_addr #0 !dbg !2081 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2086, metadata !DIExpression()), !dbg !2089
  ret void, !dbg !2089
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h537a474b941fd92dE"(ptr %_1) unnamed_addr #0 !dbg !2090 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2095, metadata !DIExpression()), !dbg !2096
  ret void, !dbg !2096
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1efb1a0f0dbfd000E"(ptr %_1) unnamed_addr #0 !dbg !2097 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2102, metadata !DIExpression()), !dbg !2105
  ret void, !dbg !2105
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h8251a55a441c074cE"(ptr %_1) unnamed_addr #0 !dbg !2106 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2111, metadata !DIExpression()), !dbg !2114
  ret void, !dbg !2114
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h20cf449c63b54803E"(ptr %_1) unnamed_addr #0 !dbg !2115 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2120, metadata !DIExpression()), !dbg !2123
  ret void, !dbg !2123
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc7dbaf187f86c51fE"(ptr %_1) unnamed_addr #0 !dbg !2124 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2129, metadata !DIExpression()), !dbg !2132
  ret void, !dbg !2132
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17heb3c5254be357060E"(ptr %_1) unnamed_addr #0 !dbg !2133 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2138, metadata !DIExpression()), !dbg !2139
  ret void, !dbg !2139
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h324b8ae550c3f2a9E"(ptr %_1) unnamed_addr #0 !dbg !2140 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2145, metadata !DIExpression()), !dbg !2146
  ret void, !dbg !2146
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h5f5e27f405ffa089E"(ptr %_1) unnamed_addr #0 !dbg !2147 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2152, metadata !DIExpression()), !dbg !2155
  ret void, !dbg !2155
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h283c42136e656e22E"(ptr %_1) unnamed_addr #0 !dbg !2156 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2161, metadata !DIExpression()), !dbg !2164
  ret void, !dbg !2164
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h8373c29a9b494984E"(ptr %_1) unnamed_addr #0 !dbg !2165 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2170, metadata !DIExpression()), !dbg !2171
  ret void, !dbg !2171
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he40507a60fef9a32E"(ptr %_1) unnamed_addr #0 !dbg !2172 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2177, metadata !DIExpression()), !dbg !2180
  ret void, !dbg !2180
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h43e91b6111d11b81E"(ptr %_1) unnamed_addr #0 !dbg !2181 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2186, metadata !DIExpression()), !dbg !2189
  ret void, !dbg !2189
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h5c1bb78c64dc0504E"(ptr %_1) unnamed_addr #0 !dbg !2190 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2195, metadata !DIExpression()), !dbg !2198
  ret void, !dbg !2198
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h5dd68e1feb8b6648E"(ptr %_1) unnamed_addr #0 !dbg !2199 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2204, metadata !DIExpression()), !dbg !2207
  ret void, !dbg !2207
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17he5031589a183a3baE"(ptr %_1) unnamed_addr #0 !dbg !2208 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2213, metadata !DIExpression()), !dbg !2216
  ret void, !dbg !2216
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2839054aeac4d0e5E"(ptr %_1) unnamed_addr #0 !dbg !2217 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2222, metadata !DIExpression()), !dbg !2225
  ret void, !dbg !2225
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3c144070a2d4b116E"(ptr %_1) unnamed_addr #0 !dbg !2226 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2231, metadata !DIExpression()), !dbg !2234
  ret void, !dbg !2234
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h0dd3f76376b28e0cE"(ptr %_1) unnamed_addr #0 !dbg !2235 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2240, metadata !DIExpression()), !dbg !2243
  ret void, !dbg !2243
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h6938fa1a702a4400E"(ptr %_1) unnamed_addr #0 !dbg !2244 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2249, metadata !DIExpression()), !dbg !2250
  ret void, !dbg !2250
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h814e315e72e7075dE"(ptr %_1) unnamed_addr #0 !dbg !2251 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2256, metadata !DIExpression()), !dbg !2257
  ret void, !dbg !2257
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5bc8b91ede65243fE"(ptr %_1) unnamed_addr #0 !dbg !2258 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2263, metadata !DIExpression()), !dbg !2266
  ret void, !dbg !2266
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17ha518745c299554d4E"(ptr %_1) unnamed_addr #0 !dbg !2267 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2272, metadata !DIExpression()), !dbg !2275
  ret void, !dbg !2275
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E"(ptr %ptr) unnamed_addr #0 !dbg !2276 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2285, metadata !DIExpression()), !dbg !2286
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2287, metadata !DIExpression()), !dbg !2294
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2296, metadata !DIExpression()), !dbg !2304
  %0 = ptrtoint ptr %ptr to i64, !dbg !2306
  %1 = icmp eq i64 %0, 0, !dbg !2307
  ret i1 %1, !dbg !2308
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5b75c5d474c75626E"(ptr %self) unnamed_addr #0 !dbg !2309 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2313, metadata !DIExpression()), !dbg !2314
  store ptr %self, ptr %_2, align 8, !dbg !2315
  %0 = load ptr, ptr %_2, align 8, !dbg !2316, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E"(ptr %0) #8, !dbg !2316
  ret i1 %1, !dbg !2317
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cade8872bc45760E"(ptr %self) unnamed_addr #0 !dbg !2318 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2323, metadata !DIExpression()), !dbg !2324
  store ptr %self, ptr %_2, align 8, !dbg !2325
  %0 = load ptr, ptr %_2, align 8, !dbg !2326, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E"(ptr %0) #8, !dbg !2326
  ret i1 %1, !dbg !2327
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb85803a2365238b6E"(ptr %self) unnamed_addr #0 !dbg !2328 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2332, metadata !DIExpression()), !dbg !2333
  store ptr %self, ptr %_2, align 8, !dbg !2334
  %0 = load ptr, ptr %_2, align 8, !dbg !2335, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E"(ptr %0) #8, !dbg !2335
  ret i1 %1, !dbg !2336
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hee285a15dbe961b7E"(ptr %self) unnamed_addr #0 !dbg !2337 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2341, metadata !DIExpression()), !dbg !2342
  store ptr %self, ptr %_2, align 8, !dbg !2343
  %0 = load ptr, ptr %_2, align 8, !dbg !2344, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E"(ptr %0) #8, !dbg !2344
  ret i1 %1, !dbg !2345
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hc5cc1e2da30e7042E"(ptr %_1) unnamed_addr #0 !dbg !2346 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2351, metadata !DIExpression()), !dbg !2352
  ret void, !dbg !2352
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h84a6ce27c0afbb4aE"(ptr %_1) unnamed_addr #0 !dbg !2353 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2358, metadata !DIExpression()), !dbg !2361
  ret void, !dbg !2361
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h0bad417b176f710cE(ptr %data_address) unnamed_addr #0 !dbg !2362 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2368, metadata !DIExpression()), !dbg !2370
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2369, metadata !DIExpression()), !dbg !2371
  store ptr %data_address, ptr %_4, align 8, !dbg !2372
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2373
  %0 = load ptr, ptr %_3, align 8, !dbg !2373, !noundef !21
  ret ptr %0, !dbg !2374
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hc761ff3c24b320a5E(ptr %data_address) unnamed_addr #0 !dbg !2375 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2379, metadata !DIExpression()), !dbg !2381
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2380, metadata !DIExpression()), !dbg !2382
  store ptr %data_address, ptr %_4, align 8, !dbg !2383
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2384
  %0 = load ptr, ptr %_3, align 8, !dbg !2384, !noundef !21
  ret ptr %0, !dbg !2385
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17he7e2815523f50746E(ptr %data_address) unnamed_addr #0 !dbg !2386 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2390, metadata !DIExpression()), !dbg !2392
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2391, metadata !DIExpression()), !dbg !2393
  store ptr %data_address, ptr %_4, align 8, !dbg !2394
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2395
  %0 = load ptr, ptr %_3, align 8, !dbg !2395, !noundef !21
  ret ptr %0, !dbg !2396
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17he9c851442e520717E(ptr %data_address) unnamed_addr #0 !dbg !2397 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2401, metadata !DIExpression()), !dbg !2403
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2402, metadata !DIExpression()), !dbg !2404
  store ptr %data_address, ptr %_4, align 8, !dbg !2405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2406
  %0 = load ptr, ptr %_3, align 8, !dbg !2406, !noundef !21
  ret ptr %0, !dbg !2407
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h12ad7fe2d71a25d8E(ptr %ptr) unnamed_addr #0 !dbg !2408 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2412, metadata !DIExpression()), !dbg !2413
  store ptr %ptr, ptr %_2, align 8, !dbg !2414
  ret void, !dbg !2415
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hc49a6be97029e943E(ptr %ptr) unnamed_addr #0 !dbg !2416 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2420, metadata !DIExpression()), !dbg !2421
  store ptr %ptr, ptr %_2, align 8, !dbg !2422
  ret void, !dbg !2423
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hc9380656c286240fE(ptr %ptr) unnamed_addr #0 !dbg !2424 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2428, metadata !DIExpression()), !dbg !2429
  store ptr %ptr, ptr %_2, align 8, !dbg !2430
  ret void, !dbg !2431
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hec6536c90c172c93E(ptr %ptr) unnamed_addr #0 !dbg !2432 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2436, metadata !DIExpression()), !dbg !2437
  store ptr %ptr, ptr %_2, align 8, !dbg !2438
  ret void, !dbg !2439
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h101aa9397ab23ffaE"(ptr %ptr) unnamed_addr #0 !dbg !2440 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2445, metadata !DIExpression()), !dbg !2446
  br i1 true, label %bb1, label %bb2, !dbg !2447

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h34922916f7de97bbE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2448
  %1 = load ptr, ptr %0, align 8, !dbg !2449, !nonnull !21, !noundef !21
  ret ptr %1, !dbg !2449

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2447
  %2 = load ptr, ptr %_4, align 8, !dbg !2447, !noundef !21
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2450, metadata !DIExpression()), !dbg !2458
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cade8872bc45760E"(ptr %2) #8, !dbg !2460
  %_3.i = xor i1 %_4.i, true, !dbg !2462
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h34922916f7de97bbE.exit", !dbg !2463

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h4573e3544b1244f5E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2464
  unreachable, !dbg !2464

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h34922916f7de97bbE.exit": ; preds = %bb1
  br label %bb2, !dbg !2447
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1468c9b0bb033562E"(ptr %ptr) unnamed_addr #0 !dbg !2465 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2469, metadata !DIExpression()), !dbg !2470
  br i1 true, label %bb1, label %bb2, !dbg !2471

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha7b0f3f04f8eee9aE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2472
  %1 = load ptr, ptr %0, align 8, !dbg !2473, !nonnull !21, !noundef !21
  ret ptr %1, !dbg !2473

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2471
  %2 = load ptr, ptr %_4, align 8, !dbg !2471, !noundef !21
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2474, metadata !DIExpression()), !dbg !2477
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5b75c5d474c75626E"(ptr %2) #8, !dbg !2479
  %_3.i = xor i1 %_4.i, true, !dbg !2481
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha7b0f3f04f8eee9aE.exit", !dbg !2482

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h4573e3544b1244f5E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2483
  unreachable, !dbg !2483

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha7b0f3f04f8eee9aE.exit": ; preds = %bb1
  br label %bb2, !dbg !2471
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha6a635d9370e98b4E"(ptr %ptr) unnamed_addr #0 !dbg !2484 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2488, metadata !DIExpression()), !dbg !2489
  br i1 true, label %bb1, label %bb2, !dbg !2490

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h01da4f7096d6fd72E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2491
  %1 = load ptr, ptr %0, align 8, !dbg !2492, !nonnull !21, !noundef !21
  ret ptr %1, !dbg !2492

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2490
  %2 = load ptr, ptr %_4, align 8, !dbg !2490, !noundef !21
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2493, metadata !DIExpression()), !dbg !2496
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb85803a2365238b6E"(ptr %2) #8, !dbg !2498
  %_3.i = xor i1 %_4.i, true, !dbg !2500
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h01da4f7096d6fd72E.exit", !dbg !2501

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h4573e3544b1244f5E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2502
  unreachable, !dbg !2502

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h01da4f7096d6fd72E.exit": ; preds = %bb1
  br label %bb2, !dbg !2490
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd5b5d3b8d79bc3faE"(ptr %ptr) unnamed_addr #0 !dbg !2503 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2507, metadata !DIExpression()), !dbg !2508
  br i1 true, label %bb1, label %bb2, !dbg !2509

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6b02552055afe2f6E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2510
  %1 = load ptr, ptr %0, align 8, !dbg !2511, !nonnull !21, !noundef !21
  ret ptr %1, !dbg !2511

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2509
  %2 = load ptr, ptr %_4, align 8, !dbg !2509, !noundef !21
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2512, metadata !DIExpression()), !dbg !2515
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hee285a15dbe961b7E"(ptr %2) #8, !dbg !2517
  %_3.i = xor i1 %_4.i, true, !dbg !2519
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6b02552055afe2f6E.exit", !dbg !2520

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h4573e3544b1244f5E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2521
  unreachable, !dbg !2521

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6b02552055afe2f6E.exit": ; preds = %bb1
  br label %bb2, !dbg !2509
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h790cdc837b55a2fdE"(ptr %_1) unnamed_addr #0 !dbg !2522 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2527, metadata !DIExpression()), !dbg !2530
  ret void, !dbg !2530
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h09066b4e06b0dcfaE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2531 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2539, metadata !DIExpression()), !dbg !2543
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2540, metadata !DIExpression()), !dbg !2544
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hc9380656c286240fE(ptr %meta) #8, !dbg !2545
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hc761ff3c24b320a5E(ptr %self) #8, !dbg !2546
  ret ptr %0, !dbg !2547
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0c4419e7600dfa9eE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2548 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2552, metadata !DIExpression()), !dbg !2556
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2553, metadata !DIExpression()), !dbg !2557
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hc49a6be97029e943E(ptr %meta) #8, !dbg !2558
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17he7e2815523f50746E(ptr %self) #8, !dbg !2559
  ret ptr %0, !dbg !2560
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6e3b57a99a619c33E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2561 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2565, metadata !DIExpression()), !dbg !2569
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2566, metadata !DIExpression()), !dbg !2570
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hec6536c90c172c93E(ptr %meta) #8, !dbg !2571
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17he9c851442e520717E(ptr %self) #8, !dbg !2572
  ret ptr %0, !dbg !2573
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7fd81e3ebae8be5cE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2574 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2578, metadata !DIExpression()), !dbg !2582
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2579, metadata !DIExpression()), !dbg !2583
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h12ad7fe2d71a25d8E(ptr %meta) #8, !dbg !2584
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h0bad417b176f710cE(ptr %self) #8, !dbg !2585
  ret ptr %0, !dbg !2586
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E"(ptr %ptr) unnamed_addr #0 !dbg !2587 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2592, metadata !DIExpression()), !dbg !2593
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2594, metadata !DIExpression()), !dbg !2599
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2601, metadata !DIExpression()), !dbg !2606
  %0 = ptrtoint ptr %ptr to i64, !dbg !2608
  %1 = icmp eq i64 %0, 0, !dbg !2609
  ret i1 %1, !dbg !2610
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0cef2c53d5d62d7aE"(ptr %self) unnamed_addr #0 !dbg !2611 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2615, metadata !DIExpression()), !dbg !2616
  store ptr %self, ptr %_2, align 8, !dbg !2617
  %0 = load ptr, ptr %_2, align 8, !dbg !2618, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E"(ptr %0) #8, !dbg !2618
  ret i1 %1, !dbg !2619
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h1de99fc2e2d78722E"(ptr %self) unnamed_addr #0 !dbg !2620 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2624, metadata !DIExpression()), !dbg !2625
  store ptr %self, ptr %_2, align 8, !dbg !2626
  %0 = load ptr, ptr %_2, align 8, !dbg !2627, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E"(ptr %0) #8, !dbg !2627
  ret i1 %1, !dbg !2628
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4c792ab9bda9a672E"(ptr %self) unnamed_addr #0 !dbg !2629 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2633, metadata !DIExpression()), !dbg !2634
  store ptr %self, ptr %_2, align 8, !dbg !2635
  %0 = load ptr, ptr %_2, align 8, !dbg !2636, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E"(ptr %0) #8, !dbg !2636
  ret i1 %1, !dbg !2637
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdf84218ea60ce1c3E"(ptr %self) unnamed_addr #0 !dbg !2638 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2642, metadata !DIExpression()), !dbg !2643
  store ptr %self, ptr %_2, align 8, !dbg !2644
  %0 = load ptr, ptr %_2, align 8, !dbg !2645, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E"(ptr %0) #8, !dbg !2645
  ret i1 %1, !dbg !2646
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5d8324cb0e2d7afcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2647 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2655, metadata !DIExpression()), !dbg !2657
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2656, metadata !DIExpression()), !dbg !2658
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he0c5758d577d6d61E"(ptr align 8 %self, ptr align 8 @alloc_d6d021b7b5beea1da58eadf8360228d1) #8, !dbg !2659
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2659
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2659
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2660
  store ptr %_5.0, ptr %1, align 8, !dbg !2660
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2660
  store i64 %_5.1, ptr %2, align 8, !dbg !2660
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd4f221890bc3903E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2661
  ret i1 %3, !dbg !2662
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h90f6c89f40d6b5baE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2663 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2668, metadata !DIExpression()), !dbg !2670
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2669, metadata !DIExpression()), !dbg !2671
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h84337364f78411b1E"(ptr align 8 %self, ptr align 8 @alloc_d6d021b7b5beea1da58eadf8360228d1) #8, !dbg !2672
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2672
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2672
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2673
  store ptr %_5.0, ptr %1, align 8, !dbg !2673
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2673
  store i64 %_5.1, ptr %2, align 8, !dbg !2673
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ac42950dc4d04dE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2674
  ret i1 %3, !dbg !2675
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he4edf544b9a8d7b5E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2676 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2680, metadata !DIExpression()), !dbg !2682
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2681, metadata !DIExpression()), !dbg !2683
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9bc26a2a81d4c828E"(ptr align 4 %self, ptr align 8 @alloc_d6d021b7b5beea1da58eadf8360228d1) #8, !dbg !2684
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2684
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2684
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2685
  store ptr %_5.0, ptr %1, align 8, !dbg !2685
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2685
  store i64 %_5.1, ptr %2, align 8, !dbg !2685
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d58026f5418e77eE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2686
  ret i1 %3, !dbg !2687
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he820ad50be5e6091E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2688 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2693, metadata !DIExpression()), !dbg !2695
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2694, metadata !DIExpression()), !dbg !2696
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he4bf4da8999df314E"(ptr align 8 %self, ptr align 8 @alloc_d6d021b7b5beea1da58eadf8360228d1) #8, !dbg !2697
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2697
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2697
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2698
  store ptr %_5.0, ptr %1, align 8, !dbg !2698
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2698
  store i64 %_5.1, ptr %2, align 8, !dbg !2698
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ac42950dc4d04dE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2699
  ret i1 %3, !dbg !2700
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heabdff05faca4c55E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2701 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2706, metadata !DIExpression()), !dbg !2708
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2707, metadata !DIExpression()), !dbg !2709
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdefa72d5daacd8e5E"(ptr align 4 %self, ptr align 8 @alloc_d6d021b7b5beea1da58eadf8360228d1) #8, !dbg !2710
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2710
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2710
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2711
  store ptr %_5.0, ptr %1, align 8, !dbg !2711
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2711
  store i64 %_5.1, ptr %2, align 8, !dbg !2711
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d58026f5418e77eE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2712
  ret i1 %3, !dbg !2713
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h84337364f78411b1E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2714 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2720, metadata !DIExpression()), !dbg !2724
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2721, metadata !DIExpression()), !dbg !2725
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h71c2e75ed744bc5dE"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2726
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2726
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2726
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2727
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2727
  ret { ptr, i64 } %5, !dbg !2727
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9bc26a2a81d4c828E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2728 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2732, metadata !DIExpression()), !dbg !2735
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2733, metadata !DIExpression()), !dbg !2736
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha841d9f55faa67c1E"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2737
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2737
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2737
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2738
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2738
  ret { ptr, i64 } %5, !dbg !2738
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdefa72d5daacd8e5E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2739 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2743, metadata !DIExpression()), !dbg !2745
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2744, metadata !DIExpression()), !dbg !2746
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha841d9f55faa67c1E"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2747
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2747
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2747
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2748
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2748
  ret { ptr, i64 } %5, !dbg !2748
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he0c5758d577d6d61E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2749 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2753, metadata !DIExpression()), !dbg !2756
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2757
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9a6198bdfd7bd86bE"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2758
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2758
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2758
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2759
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2759
  ret { ptr, i64 } %5, !dbg !2759
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he4bf4da8999df314E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2760 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2764, metadata !DIExpression()), !dbg !2766
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2765, metadata !DIExpression()), !dbg !2767
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h71c2e75ed744bc5dE"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2768
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2768
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2768
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2769
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2769
  ret { ptr, i64 } %5, !dbg !2769
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf61c45aaca035dadE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2770 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2775, metadata !DIExpression()), !dbg !2778
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2776, metadata !DIExpression()), !dbg !2779
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h595c0d112810bb70E"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2780
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2780
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2780
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2781
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2781
  ret { ptr, i64 } %5, !dbg !2781
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h1f8ca0e054abe07bE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2782 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2788, metadata !DIExpression()), !dbg !2789
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h198b5c9e9d35f549E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2790
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2790
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2790
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2791
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2791
  ret { ptr, ptr } %6, !dbg !2791
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17ha609dba13226567fE"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2792 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2796, metadata !DIExpression()), !dbg !2797
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h24d048a45687c24aE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2798
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2798
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2798
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2799
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2799
  ret { ptr, ptr } %6, !dbg !2799
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hb1cc451aad73ca8eE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2800 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2804, metadata !DIExpression()), !dbg !2805
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hc9eaaf0313a9ee96E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2806
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2806
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2806
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2807
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2807
  ret { ptr, ptr } %6, !dbg !2807
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc0a8453441a5e184E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2808 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2812, metadata !DIExpression()), !dbg !2813
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1312eea76c369c2cE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2814
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2814
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2814
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2815
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2815
  ret { ptr, ptr } %6, !dbg !2815
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1312eea76c369c2cE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2816 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2819, metadata !DIExpression()), !dbg !2824
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2822, metadata !DIExpression()), !dbg !2825
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2826, metadata !DIExpression()), !dbg !2831
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2833
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2820, metadata !DIExpression()), !dbg !2834
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4c792ab9bda9a672E"(ptr %slice.0) #8, !dbg !2835
  %_3 = xor i1 %_4, true, !dbg !2836
  call void @llvm.assume(i1 %_3), !dbg !2837
  br i1 false, label %bb3, label %bb4, !dbg !2838

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2839, metadata !DIExpression()), !dbg !2845
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2844, metadata !DIExpression()), !dbg !2847
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2848, metadata !DIExpression()), !dbg !2855
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2854, metadata !DIExpression()), !dbg !2857
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2858
  store ptr %6, ptr %0, align 8, !dbg !2858
  %7 = load ptr, ptr %0, align 8, !dbg !2858, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !2859
  br label %bb5, !dbg !2859

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2860, metadata !DIExpression()), !dbg !2864
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2863, metadata !DIExpression()), !dbg !2866
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2867, metadata !DIExpression()), !dbg !2874
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !2882
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !2884
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !2891
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !2893
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2894
  store ptr %8, ptr %1, align 8, !dbg !2894
  %9 = load ptr, ptr %1, align 8, !dbg !2894, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7fd81e3ebae8be5cE"(ptr %9, ptr %slice.0) #8, !dbg !2895
  store ptr %10, ptr %end, align 8, !dbg !2896
  br label %bb5, !dbg !2896

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1468c9b0bb033562E"(ptr %slice.0) #8, !dbg !2897
  %_15 = load ptr, ptr %end, align 8, !dbg !2898, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2899
  store ptr %_12, ptr %11, align 8, !dbg !2899
  store ptr %_15, ptr %2, align 8, !dbg !2899
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2900
  %13 = load ptr, ptr %12, align 8, !dbg !2900, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2900
  %15 = load ptr, ptr %14, align 8, !dbg !2900, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !2900
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2900
  ret { ptr, ptr } %17, !dbg !2900
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h198b5c9e9d35f549E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2901 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2903, metadata !DIExpression()), !dbg !2908
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2906, metadata !DIExpression()), !dbg !2909
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2910, metadata !DIExpression()), !dbg !2915
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2917
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2904, metadata !DIExpression()), !dbg !2918
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0cef2c53d5d62d7aE"(ptr %slice.0) #8, !dbg !2919
  %_3 = xor i1 %_4, true, !dbg !2920
  call void @llvm.assume(i1 %_3), !dbg !2921
  br i1 false, label %bb3, label %bb4, !dbg !2922

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2923, metadata !DIExpression()), !dbg !2929
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2928, metadata !DIExpression()), !dbg !2931
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2932, metadata !DIExpression()), !dbg !2938
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2937, metadata !DIExpression()), !dbg !2940
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2941
  store ptr %6, ptr %0, align 8, !dbg !2941
  %7 = load ptr, ptr %0, align 8, !dbg !2941, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !2942
  br label %bb5, !dbg !2942

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2943, metadata !DIExpression()), !dbg !2947
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2946, metadata !DIExpression()), !dbg !2949
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2950, metadata !DIExpression()), !dbg !2956
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !2958
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !2960
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !2961
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !2963
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2964
  store ptr %8, ptr %1, align 8, !dbg !2964
  %9 = load ptr, ptr %1, align 8, !dbg !2964, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6e3b57a99a619c33E"(ptr %9, ptr %slice.0) #8, !dbg !2965
  store ptr %10, ptr %end, align 8, !dbg !2966
  br label %bb5, !dbg !2966

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha6a635d9370e98b4E"(ptr %slice.0) #8, !dbg !2967
  %_15 = load ptr, ptr %end, align 8, !dbg !2968, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2969
  store ptr %_12, ptr %11, align 8, !dbg !2969
  store ptr %_15, ptr %2, align 8, !dbg !2969
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2970
  %13 = load ptr, ptr %12, align 8, !dbg !2970, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2970
  %15 = load ptr, ptr %14, align 8, !dbg !2970, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !2970
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2970
  ret { ptr, ptr } %17, !dbg !2970
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h24d048a45687c24aE"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2971 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2973, metadata !DIExpression()), !dbg !2978
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2976, metadata !DIExpression()), !dbg !2979
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2980, metadata !DIExpression()), !dbg !2985
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2987
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2974, metadata !DIExpression()), !dbg !2988
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdf84218ea60ce1c3E"(ptr %slice.0) #8, !dbg !2989
  %_3 = xor i1 %_4, true, !dbg !2990
  call void @llvm.assume(i1 %_3), !dbg !2991
  br i1 false, label %bb3, label %bb4, !dbg !2992

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2993, metadata !DIExpression()), !dbg !2999
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2998, metadata !DIExpression()), !dbg !3001
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3002, metadata !DIExpression()), !dbg !3008
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3007, metadata !DIExpression()), !dbg !3010
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !3011
  store ptr %6, ptr %0, align 8, !dbg !3011
  %7 = load ptr, ptr %0, align 8, !dbg !3011, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !3012
  br label %bb5, !dbg !3012

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3013, metadata !DIExpression()), !dbg !3017
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3016, metadata !DIExpression()), !dbg !3019
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3020, metadata !DIExpression()), !dbg !3026
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !3028
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !3030
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !3031
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !3033
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3034
  store ptr %8, ptr %1, align 8, !dbg !3034
  %9 = load ptr, ptr %1, align 8, !dbg !3034, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h09066b4e06b0dcfaE"(ptr %9, ptr %slice.0) #8, !dbg !3035
  store ptr %10, ptr %end, align 8, !dbg !3036
  br label %bb5, !dbg !3036

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd5b5d3b8d79bc3faE"(ptr %slice.0) #8, !dbg !3037
  %_15 = load ptr, ptr %end, align 8, !dbg !3038, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3039
  store ptr %_12, ptr %11, align 8, !dbg !3039
  store ptr %_15, ptr %2, align 8, !dbg !3039
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3040
  %13 = load ptr, ptr %12, align 8, !dbg !3040, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3040
  %15 = load ptr, ptr %14, align 8, !dbg !3040, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !3040
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3040
  ret { ptr, ptr } %17, !dbg !3040
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hc9eaaf0313a9ee96E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !3041 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !3043, metadata !DIExpression()), !dbg !3048
  call void @llvm.dbg.declare(metadata ptr %end, metadata !3046, metadata !DIExpression()), !dbg !3049
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !3050, metadata !DIExpression()), !dbg !3055
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !3057
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !3044, metadata !DIExpression()), !dbg !3058
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h1de99fc2e2d78722E"(ptr %slice.0) #8, !dbg !3059
  %_3 = xor i1 %_4, true, !dbg !3060
  call void @llvm.assume(i1 %_3), !dbg !3061
  br i1 false, label %bb3, label %bb4, !dbg !3062

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3063, metadata !DIExpression()), !dbg !3069
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3068, metadata !DIExpression()), !dbg !3071
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3072, metadata !DIExpression()), !dbg !3078
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3077, metadata !DIExpression()), !dbg !3080
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3081
  store ptr %6, ptr %0, align 8, !dbg !3081
  %7 = load ptr, ptr %0, align 8, !dbg !3081, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !3082
  br label %bb5, !dbg !3082

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3083, metadata !DIExpression()), !dbg !3087
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3086, metadata !DIExpression()), !dbg !3089
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3090, metadata !DIExpression()), !dbg !3096
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !3098
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !3100
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !3101
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !3103
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3104
  store ptr %8, ptr %1, align 8, !dbg !3104
  %9 = load ptr, ptr %1, align 8, !dbg !3104, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0c4419e7600dfa9eE"(ptr %9, ptr %slice.0) #8, !dbg !3105
  store ptr %10, ptr %end, align 8, !dbg !3106
  br label %bb5, !dbg !3106

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h101aa9397ab23ffaE"(ptr %slice.0) #8, !dbg !3107
  %_15 = load ptr, ptr %end, align 8, !dbg !3108, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3109
  store ptr %_12, ptr %11, align 8, !dbg !3109
  store ptr %_15, ptr %2, align 8, !dbg !3109
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3110
  %13 = load ptr, ptr %12, align 8, !dbg !3110, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3110
  %15 = load ptr, ptr %14, align 8, !dbg !3110, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !3110
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3110
  ret { ptr, ptr } %17, !dbg !3110
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h595c0d112810bb70E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3111 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3118, metadata !DIExpression()), !dbg !3120
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3119, metadata !DIExpression()), !dbg !3121
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3e7254c81b51ec7eE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3122
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3122
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3122
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3123
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3123
  ret { ptr, i64 } %7, !dbg !3123
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h71c2e75ed744bc5dE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3124 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3128, metadata !DIExpression()), !dbg !3130
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3129, metadata !DIExpression()), !dbg !3131
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h46edc5cb3dd9e6f3E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3132
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3132
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3132
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3133
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3133
  ret { ptr, i64 } %7, !dbg !3133
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9a6198bdfd7bd86bE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3134 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3138, metadata !DIExpression()), !dbg !3140
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3139, metadata !DIExpression()), !dbg !3141
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17haf996cd84b543227E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3142
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3142
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3142
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3143
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3143
  ret { ptr, i64 } %7, !dbg !3143
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha841d9f55faa67c1E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3144 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3148, metadata !DIExpression()), !dbg !3150
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3149, metadata !DIExpression()), !dbg !3151
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h37a86e36bcb0700dE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3152
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3152
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3152
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3153
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3153
  ret { ptr, i64 } %7, !dbg !3153
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h019fbe6a1ac36469E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3154 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3172, metadata !DIExpression()), !dbg !3176
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3173, metadata !DIExpression()), !dbg !3177
  %5 = load i8, ptr %self, align 1, !dbg !3178, !range !3179, !noundef !21
  %6 = icmp eq i8 %5, 4, !dbg !3178
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3178
  %7 = icmp eq i64 %_3, 0, !dbg !3180
  br i1 %7, label %bb1, label %bb3, !dbg !3180

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17he5d665767c36ddbcE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3181
  unreachable, !dbg !3181

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3182, !range !3183, !noundef !21
  store i8 %8, ptr %2, align 1, !dbg !3182
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3174, metadata !DIExpression()), !dbg !3184
  ret i8 %8, !dbg !3185

bb2:                                              ; No predecessors!
  unreachable, !dbg !3178
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2dbdb8a6c2c28bcdE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3186 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3203, metadata !DIExpression()), !dbg !3207
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3204, metadata !DIExpression()), !dbg !3208
  %5 = load i8, ptr %self, align 1, !dbg !3209, !range !3179, !noundef !21
  %6 = icmp eq i8 %5, 4, !dbg !3209
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3209
  %7 = icmp eq i64 %_3, 0, !dbg !3210
  br i1 %7, label %bb1, label %bb3, !dbg !3210

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17he5d665767c36ddbcE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3211
  unreachable, !dbg !3211

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3212, !range !3183, !noundef !21
  store i8 %8, ptr %2, align 1, !dbg !3212
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3205, metadata !DIExpression()), !dbg !3213
  ret i8 %8, !dbg !3214

bb2:                                              ; No predecessors!
  unreachable, !dbg !3209
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17hdef1a0f5fcfc7fd6E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3215 {
start:
  %3 = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3219, metadata !DIExpression()), !dbg !3222
  %_2 = load i64, ptr %self, align 8, !dbg !3223, !range !1887, !noundef !21
  %6 = icmp eq i64 %_2, 0, !dbg !3224
  br i1 %6, label %bb1, label %bb3, !dbg !3224

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !3225
  unreachable, !dbg !3225

bb3:                                              ; preds = %start
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3226
  %8 = load i64, ptr %7, align 8, !dbg !3226, !noundef !21
  store i64 %8, ptr %3, align 8, !dbg !3226
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3220, metadata !DIExpression()), !dbg !3227
  ret i64 %8, !dbg !3228

bb2:                                              ; No predecessors!
  unreachable, !dbg !3223
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h050c2ee94f522e93E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3229 {
start:
  %x.dbg.spill1 = alloca i64, align 8
  %x.dbg.spill = alloca %"core::num::error::TryFromIntError", align 1
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3252, metadata !DIExpression()), !dbg !3257
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3255, metadata !DIExpression()), !dbg !3258
  %_2 = load i64, ptr %self, align 8, !dbg !3259, !range !1887, !noundef !21
  %5 = icmp eq i64 %_2, 0, !dbg !3260
  br i1 %5, label %bb3, label %bb1, !dbg !3260

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3261
  %x = load i64, ptr %6, align 8, !dbg !3261, !noundef !21
  store i64 %x, ptr %x.dbg.spill1, align 8, !dbg !3261
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill1, metadata !3253, metadata !DIExpression()), !dbg !3262
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3263
  store i64 %x, ptr %7, align 8, !dbg !3263
  store i64 1, ptr %2, align 8, !dbg !3263
  br label %bb4, !dbg !3264

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3265
  br label %bb4, !dbg !3266

bb2:                                              ; No predecessors!
  unreachable, !dbg !3259

bb4:                                              ; preds = %bb3, %bb1
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3267
  %9 = load i64, ptr %8, align 8, !dbg !3267, !range !1887, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3267
  %11 = load i64, ptr %10, align 8, !dbg !3267
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !3267
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3267
  ret { i64, i64 } %13, !dbg !3267
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17ha361f0f21fa23e64E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3268 {
start:
  %3 = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3287, metadata !DIExpression()), !dbg !3293
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %6, align 8
  %7 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %7, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3288, metadata !DIExpression()), !dbg !3294
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3291, metadata !DIExpression()), !dbg !3295
  %_3 = load i64, ptr %self, align 8, !dbg !3296, !range !1887, !noundef !21
  %8 = icmp eq i64 %_3, 0, !dbg !3297
  br i1 %8, label %bb3, label %bb1, !dbg !3297

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3298
  %10 = load i64, ptr %9, align 8, !dbg !3298, !noundef !21
  store i64 %10, ptr %3, align 8, !dbg !3298
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3289, metadata !DIExpression()), !dbg !3299
  ret i64 %10, !dbg !3300

bb1:                                              ; preds = %start
  %11 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3301
  %12 = load i64, ptr %11, align 8, !dbg !3301, !noundef !21
  store i64 %12, ptr %e, align 8, !dbg !3301
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h1a5022e393660b54E(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3302
  unreachable, !dbg !3302

bb2:                                              ; No predecessors!
  unreachable, !dbg !3296
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h087393c8d914bab4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3303 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3339, metadata !DIExpression()), !dbg !3347
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3340, metadata !DIExpression()), !dbg !3348
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3341, metadata !DIExpression()), !dbg !3349
  store i8 0, ptr %_9, align 1, !dbg !3350
  store i8 1, ptr %_9, align 1, !dbg !3350
  %1 = load i8, ptr %self, align 8, !dbg !3350, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3350
  %_3 = zext i1 %2 to i64, !dbg !3350
  %3 = icmp eq i64 %_3, 0, !dbg !3351
  br i1 %3, label %bb3, label %bb1, !dbg !3351

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3352
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3352
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3353
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3353
  store i64 3, ptr %0, align 8, !dbg !3353
  br label %bb7, !dbg !3354

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3355
  %7 = load i8, ptr %6, align 1, !dbg !3355, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3355
  %8 = zext i1 %e to i8, !dbg !3355
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3355
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3343, metadata !DIExpression()), !dbg !3356
  store i8 0, ptr %_9, align 1, !dbg !3357
  %9 = zext i1 %e to i8, !dbg !3357
  store i8 %9, ptr %_8, align 1, !dbg !3357
  %10 = load i8, ptr %_8, align 1, !dbg !3357, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3357
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h60eae99b8ed2e82aE"(i1 zeroext %11) #8, !dbg !3357
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3357
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3357
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3358
  store i64 %_6.0, ptr %13, align 8, !dbg !3358
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3358
  store i64 %_6.1, ptr %14, align 8, !dbg !3358
  br label %bb7, !dbg !3359

bb2:                                              ; No predecessors!
  unreachable, !dbg !3350

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3360, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3360
  br i1 %16, label %bb6, label %bb5, !dbg !3360

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3361

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3360
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h09693b5de2df0b5bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3362 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3414, metadata !DIExpression()), !dbg !3423
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3415, metadata !DIExpression()), !dbg !3424
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3416, metadata !DIExpression()), !dbg !3425
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3418, metadata !DIExpression()), !dbg !3426
  store i8 0, ptr %_9, align 1, !dbg !3427
  store i8 1, ptr %_9, align 1, !dbg !3427
  %_3 = load i64, ptr %self, align 8, !dbg !3427, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3428
  br i1 %1, label %bb3, label %bb1, !dbg !3428

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3429
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3429
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3430
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3430
  store i64 3, ptr %0, align 8, !dbg !3430
  br label %bb7, !dbg !3431

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3432
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h72bdcd994589dddaE"(ptr align 8 %op) #8, !dbg !3432
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3432
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3432
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3433
  store i64 %_6.0, ptr %5, align 8, !dbg !3433
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3433
  store i64 %_6.1, ptr %6, align 8, !dbg !3433
  br label %bb7, !dbg !3434

bb2:                                              ; No predecessors!
  unreachable, !dbg !3427

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3435, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3435
  br i1 %8, label %bb6, label %bb5, !dbg !3435

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3436

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3435
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h156ba236fd87e9f9E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3437 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3474, metadata !DIExpression()), !dbg !3482
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3475, metadata !DIExpression()), !dbg !3483
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3476, metadata !DIExpression()), !dbg !3484
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3478, metadata !DIExpression()), !dbg !3485
  store i8 0, ptr %_9, align 1, !dbg !3486
  store i8 1, ptr %_9, align 1, !dbg !3486
  %_3 = load i64, ptr %self, align 8, !dbg !3486, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3487
  br i1 %1, label %bb3, label %bb1, !dbg !3487

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3488
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3488
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3489
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3489
  store i64 3, ptr %0, align 8, !dbg !3489
  br label %bb7, !dbg !3490

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3491
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc3f6004cb287f93cE"(ptr align 8 %op) #8, !dbg !3491
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3491
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3491
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3492
  store i64 %_6.0, ptr %5, align 8, !dbg !3492
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3492
  store i64 %_6.1, ptr %6, align 8, !dbg !3492
  br label %bb7, !dbg !3493

bb2:                                              ; No predecessors!
  unreachable, !dbg !3486

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3494, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3494
  br i1 %8, label %bb6, label %bb5, !dbg !3494

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3495

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3494
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d07cd289a1e46bcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3496 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3502, metadata !DIExpression()), !dbg !3510
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3503, metadata !DIExpression()), !dbg !3511
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3504, metadata !DIExpression()), !dbg !3512
  store i8 0, ptr %_9, align 1, !dbg !3513
  store i8 1, ptr %_9, align 1, !dbg !3513
  %1 = load i8, ptr %self, align 8, !dbg !3513, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3513
  %_3 = zext i1 %2 to i64, !dbg !3513
  %3 = icmp eq i64 %_3, 0, !dbg !3514
  br i1 %3, label %bb3, label %bb1, !dbg !3514

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3515
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3515
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3516
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3516
  store i64 3, ptr %0, align 8, !dbg !3516
  br label %bb7, !dbg !3517

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3518
  %7 = load i8, ptr %6, align 1, !dbg !3518, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3518
  %8 = zext i1 %e to i8, !dbg !3518
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3518
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3506, metadata !DIExpression()), !dbg !3519
  store i8 0, ptr %_9, align 1, !dbg !3520
  %9 = zext i1 %e to i8, !dbg !3520
  store i8 %9, ptr %_8, align 1, !dbg !3520
  %10 = load i8, ptr %_8, align 1, !dbg !3520, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3520
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51fc786148f294f4E"(i1 zeroext %11) #8, !dbg !3520
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3520
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3520
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3521
  store i64 %_6.0, ptr %13, align 8, !dbg !3521
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3521
  store i64 %_6.1, ptr %14, align 8, !dbg !3521
  br label %bb7, !dbg !3522

bb2:                                              ; No predecessors!
  unreachable, !dbg !3513

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3523, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3523
  br i1 %16, label %bb6, label %bb5, !dbg !3523

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3524

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3523
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4179714228bb4183E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3525 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3530, metadata !DIExpression()), !dbg !3538
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3531, metadata !DIExpression()), !dbg !3539
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3532, metadata !DIExpression()), !dbg !3540
  store i8 0, ptr %_9, align 1, !dbg !3541
  store i8 1, ptr %_9, align 1, !dbg !3541
  %1 = load i8, ptr %self, align 8, !dbg !3541, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3541
  %_3 = zext i1 %2 to i64, !dbg !3541
  %3 = icmp eq i64 %_3, 0, !dbg !3542
  br i1 %3, label %bb3, label %bb1, !dbg !3542

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3543
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3544
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3544
  store i64 3, ptr %0, align 8, !dbg !3544
  br label %bb7, !dbg !3545

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3546
  %7 = load i8, ptr %6, align 1, !dbg !3546, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3546
  %8 = zext i1 %e to i8, !dbg !3546
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3546
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3534, metadata !DIExpression()), !dbg !3547
  store i8 0, ptr %_9, align 1, !dbg !3548
  %9 = zext i1 %e to i8, !dbg !3548
  store i8 %9, ptr %_8, align 1, !dbg !3548
  %10 = load i8, ptr %_8, align 1, !dbg !3548, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3548
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9a62b92aefa3387dE"(i1 zeroext %11) #8, !dbg !3548
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3548
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3548
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3549
  store i64 %_6.0, ptr %13, align 8, !dbg !3549
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3549
  store i64 %_6.1, ptr %14, align 8, !dbg !3549
  br label %bb7, !dbg !3550

bb2:                                              ; No predecessors!
  unreachable, !dbg !3541

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3551, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3551
  br i1 %16, label %bb6, label %bb5, !dbg !3551

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3552

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3551
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6df739034f975611E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3553 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3560, metadata !DIExpression()), !dbg !3568
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3561, metadata !DIExpression()), !dbg !3569
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3562, metadata !DIExpression()), !dbg !3570
  store i8 0, ptr %_9, align 1, !dbg !3571
  store i8 1, ptr %_9, align 1, !dbg !3571
  %1 = load i8, ptr %self, align 8, !dbg !3571, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3571
  %_3 = zext i1 %2 to i64, !dbg !3571
  %3 = icmp eq i64 %_3, 0, !dbg !3572
  br i1 %3, label %bb3, label %bb1, !dbg !3572

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3573
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3573
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3574
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3574
  store i64 3, ptr %0, align 8, !dbg !3574
  br label %bb7, !dbg !3575

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3576
  %7 = load i8, ptr %6, align 1, !dbg !3576, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3576
  %8 = zext i1 %e to i8, !dbg !3576
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3576
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3564, metadata !DIExpression()), !dbg !3577
  store i8 0, ptr %_9, align 1, !dbg !3578
  %9 = zext i1 %e to i8, !dbg !3578
  store i8 %9, ptr %_8, align 1, !dbg !3578
  %10 = load i8, ptr %_8, align 1, !dbg !3578, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3578
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfed6a435b05ca442E"(i1 zeroext %11) #8, !dbg !3578
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3578
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3578
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3579
  store i64 %_6.0, ptr %13, align 8, !dbg !3579
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3579
  store i64 %_6.1, ptr %14, align 8, !dbg !3579
  br label %bb7, !dbg !3580

bb2:                                              ; No predecessors!
  unreachable, !dbg !3571

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3581, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3581
  br i1 %16, label %bb6, label %bb5, !dbg !3581

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3582

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3581
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8b8fd39180158e8cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3583 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3619, metadata !DIExpression()), !dbg !3627
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3620, metadata !DIExpression()), !dbg !3628
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3621, metadata !DIExpression()), !dbg !3629
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3623, metadata !DIExpression()), !dbg !3630
  store i8 0, ptr %_9, align 1, !dbg !3631
  store i8 1, ptr %_9, align 1, !dbg !3631
  %_3 = load i64, ptr %self, align 8, !dbg !3631, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3632
  br i1 %1, label %bb3, label %bb1, !dbg !3632

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3633
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3633
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3634
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3634
  store i64 3, ptr %0, align 8, !dbg !3634
  br label %bb7, !dbg !3635

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3636
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h6bdfc2326b7bd8deE"(ptr align 8 %op) #8, !dbg !3636
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3636
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3636
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3637
  store i64 %_6.0, ptr %5, align 8, !dbg !3637
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3637
  store i64 %_6.1, ptr %6, align 8, !dbg !3637
  br label %bb7, !dbg !3638

bb2:                                              ; No predecessors!
  unreachable, !dbg !3631

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3639, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3639
  br i1 %8, label %bb6, label %bb5, !dbg !3639

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3640

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3639
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h96ee064089f427c3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3641 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3646, metadata !DIExpression()), !dbg !3654
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3647, metadata !DIExpression()), !dbg !3655
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3648, metadata !DIExpression()), !dbg !3656
  store i8 0, ptr %_9, align 1, !dbg !3657
  store i8 1, ptr %_9, align 1, !dbg !3657
  %1 = load i8, ptr %self, align 8, !dbg !3657, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3657
  %_3 = zext i1 %2 to i64, !dbg !3657
  %3 = icmp eq i64 %_3, 0, !dbg !3658
  br i1 %3, label %bb3, label %bb1, !dbg !3658

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3659
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3659
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3660
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3660
  store i64 3, ptr %0, align 8, !dbg !3660
  br label %bb7, !dbg !3661

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3662
  %7 = load i8, ptr %6, align 1, !dbg !3662, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3662
  %8 = zext i1 %e to i8, !dbg !3662
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3662
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3650, metadata !DIExpression()), !dbg !3663
  store i8 0, ptr %_9, align 1, !dbg !3664
  %9 = zext i1 %e to i8, !dbg !3664
  store i8 %9, ptr %_8, align 1, !dbg !3664
  %10 = load i8, ptr %_8, align 1, !dbg !3664, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3664
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he658bf10c9e84d0dE"(i1 zeroext %11) #8, !dbg !3664
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3664
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3664
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3665
  store i64 %_6.0, ptr %13, align 8, !dbg !3665
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3665
  store i64 %_6.1, ptr %14, align 8, !dbg !3665
  br label %bb7, !dbg !3666

bb2:                                              ; No predecessors!
  unreachable, !dbg !3657

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3667, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3667
  br i1 %16, label %bb6, label %bb5, !dbg !3667

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3668

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3667
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha79208fdb78cf839E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3669 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3692, metadata !DIExpression()), !dbg !3700
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3693, metadata !DIExpression()), !dbg !3701
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3694, metadata !DIExpression()), !dbg !3702
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3696, metadata !DIExpression()), !dbg !3703
  store i8 0, ptr %_9, align 1, !dbg !3704
  store i8 1, ptr %_9, align 1, !dbg !3704
  %_3 = load i64, ptr %self, align 8, !dbg !3704, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3705
  br i1 %1, label %bb3, label %bb1, !dbg !3705

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3706
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3706
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3707
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3707
  store i64 3, ptr %0, align 8, !dbg !3707
  br label %bb7, !dbg !3708

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3709
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8ce749597f58aff7E"(ptr align 8 %op) #8, !dbg !3709
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3709
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3709
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3710
  store i64 %_6.0, ptr %5, align 8, !dbg !3710
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3710
  store i64 %_6.1, ptr %6, align 8, !dbg !3710
  br label %bb7, !dbg !3711

bb2:                                              ; No predecessors!
  unreachable, !dbg !3704

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3712, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3712
  br i1 %8, label %bb6, label %bb5, !dbg !3712

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3713

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3712
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb9cce52e8d8519b5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3714 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3735, metadata !DIExpression()), !dbg !3743
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3736, metadata !DIExpression()), !dbg !3744
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3737, metadata !DIExpression()), !dbg !3745
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3739, metadata !DIExpression()), !dbg !3746
  store i8 0, ptr %_9, align 1, !dbg !3747
  store i8 1, ptr %_9, align 1, !dbg !3747
  %_3 = load i64, ptr %self, align 8, !dbg !3747, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3748
  br i1 %1, label %bb3, label %bb1, !dbg !3748

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3749
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3749
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3750
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3750
  store i64 3, ptr %0, align 8, !dbg !3750
  br label %bb7, !dbg !3751

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3752
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc74ea5a1d05558b3E"(ptr align 8 %op) #8, !dbg !3752
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3752
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3752
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3753
  store i64 %_6.0, ptr %5, align 8, !dbg !3753
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3753
  store i64 %_6.1, ptr %6, align 8, !dbg !3753
  br label %bb7, !dbg !3754

bb2:                                              ; No predecessors!
  unreachable, !dbg !3747

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3755, !range !1596, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3755
  br i1 %8, label %bb6, label %bb5, !dbg !3755

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3756

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3755
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hccaee5ca04769ffeE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3757 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3762, metadata !DIExpression()), !dbg !3770
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3763, metadata !DIExpression()), !dbg !3771
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3764, metadata !DIExpression()), !dbg !3772
  store i8 0, ptr %_9, align 1, !dbg !3773
  store i8 1, ptr %_9, align 1, !dbg !3773
  %1 = load i8, ptr %self, align 8, !dbg !3773, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3773
  %_3 = zext i1 %2 to i64, !dbg !3773
  %3 = icmp eq i64 %_3, 0, !dbg !3774
  br i1 %3, label %bb3, label %bb1, !dbg !3774

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3775
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3775
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3776
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3776
  store i64 3, ptr %0, align 8, !dbg !3776
  br label %bb7, !dbg !3777

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3778
  %7 = load i8, ptr %6, align 1, !dbg !3778, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3778
  %8 = zext i1 %e to i8, !dbg !3778
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3778
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3766, metadata !DIExpression()), !dbg !3779
  store i8 0, ptr %_9, align 1, !dbg !3780
  %9 = zext i1 %e to i8, !dbg !3780
  store i8 %9, ptr %_8, align 1, !dbg !3780
  %10 = load i8, ptr %_8, align 1, !dbg !3780, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3780
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3bcb7972cf52b873E"(i1 zeroext %11) #8, !dbg !3780
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3780
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3780
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3781
  store i64 %_6.0, ptr %13, align 8, !dbg !3781
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3781
  store i64 %_6.1, ptr %14, align 8, !dbg !3781
  br label %bb7, !dbg !3782

bb2:                                              ; No predecessors!
  unreachable, !dbg !3773

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3783, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3783
  br i1 %16, label %bb6, label %bb5, !dbg !3783

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3784

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3783
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf87b2a81c882218cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3785 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3790, metadata !DIExpression()), !dbg !3798
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3791, metadata !DIExpression()), !dbg !3799
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3792, metadata !DIExpression()), !dbg !3800
  store i8 0, ptr %_9, align 1, !dbg !3801
  store i8 1, ptr %_9, align 1, !dbg !3801
  %1 = load i8, ptr %self, align 8, !dbg !3801, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3801
  %_3 = zext i1 %2 to i64, !dbg !3801
  %3 = icmp eq i64 %_3, 0, !dbg !3802
  br i1 %3, label %bb3, label %bb1, !dbg !3802

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3803
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3803
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3804
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3804
  store i64 3, ptr %0, align 8, !dbg !3804
  br label %bb7, !dbg !3805

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3806
  %7 = load i8, ptr %6, align 1, !dbg !3806, !range !1596, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3806
  %8 = zext i1 %e to i8, !dbg !3806
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3806
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3794, metadata !DIExpression()), !dbg !3807
  store i8 0, ptr %_9, align 1, !dbg !3808
  %9 = zext i1 %e to i8, !dbg !3808
  store i8 %9, ptr %_8, align 1, !dbg !3808
  %10 = load i8, ptr %_8, align 1, !dbg !3808, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3808
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h39b9f057ba134f03E"(i1 zeroext %11) #8, !dbg !3808
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3808
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3808
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3809
  store i64 %_6.0, ptr %13, align 8, !dbg !3809
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3809
  store i64 %_6.1, ptr %14, align 8, !dbg !3809
  br label %bb7, !dbg !3810

bb2:                                              ; No predecessors!
  unreachable, !dbg !3801

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3811, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3811
  br i1 %16, label %bb6, label %bb5, !dbg !3811

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3812

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3811
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc08b7b312de626ddE"(i64 %value) unnamed_addr #0 !dbg !3813 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3835, metadata !DIExpression()), !dbg !3836
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3837
  store i64 %value, ptr %1, align 8, !dbg !3837
  store i64 0, ptr %0, align 8, !dbg !3837
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3838
  %3 = load i64, ptr %2, align 8, !dbg !3838, !range !1887, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3838
  %5 = load i64, ptr %4, align 8, !dbg !3838
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3838
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3838
  ret { i64, i64 } %7, !dbg !3838
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h83d63b7fc4847ed6E"(i64 %value) unnamed_addr #0 !dbg !3839 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3844, metadata !DIExpression()), !dbg !3845
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3846
  store i64 %value, ptr %1, align 8, !dbg !3846
  store i64 0, ptr %0, align 8, !dbg !3846
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3847
  %3 = load i64, ptr %2, align 8, !dbg !3847, !range !1887, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3847
  %5 = load i64, ptr %4, align 8, !dbg !3847
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3847
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3847
  ret { i64, i64 } %7, !dbg !3847
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e6525b1115bb64aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3848 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3853, metadata !DIExpression()), !dbg !3857
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3854, metadata !DIExpression()), !dbg !3858
  %_4 = load ptr, ptr %self, align 8, !dbg !3859, !nonnull !21, !align !3860, !noundef !21
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h8764c670ef38c7f8E"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3861
  ret i1 %0, !dbg !3862
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h53a2d41277db9430E"(i64 %self) unnamed_addr #0 !dbg !3863 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3868, metadata !DIExpression()), !dbg !3870
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3871, metadata !DIExpression()), !dbg !3874
  ret i64 %self, !dbg !3876
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3e54b295cfe56d96E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3877 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3886, metadata !DIExpression()), !dbg !3888
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3889
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3889
  ret { ptr, ptr } %3, !dbg !3889
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h80729f09023250e2E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3890 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3894, metadata !DIExpression()), !dbg !3896
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3897
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3897
  ret { ptr, ptr } %3, !dbg !3897
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h979d7034091ff0dbE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3898 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3902, metadata !DIExpression()), !dbg !3904
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3905
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3905
  ret { ptr, ptr } %3, !dbg !3905
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd18e8c44b7fbcc38E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3906 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3910, metadata !DIExpression()), !dbg !3912
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3913
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3913
  ret { ptr, ptr } %3, !dbg !3913
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3914 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3936, metadata !DIExpression()), !dbg !3941
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3937, metadata !DIExpression()), !dbg !3942
  %1 = load i64, ptr %self, align 8, !dbg !3943, !range !3944, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !3943
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3943
  %3 = icmp eq i64 %_2, 0, !dbg !3945
  br i1 %3, label %bb3, label %bb1, !dbg !3945

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3946
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !3947
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3947
  store i64 3, ptr %0, align 8, !dbg !3947
  br label %bb4, !dbg !3948

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3949
  %e.0 = load i64, ptr %6, align 8, !dbg !3949, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3949
  %e.1 = load i64, ptr %7, align 8, !dbg !3949
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3949
  store i64 %e.0, ptr %8, align 8, !dbg !3949
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3949
  store i64 %e.1, ptr %9, align 8, !dbg !3949
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3939, metadata !DIExpression()), !dbg !3950
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3951
  store i64 %e.0, ptr %10, align 8, !dbg !3951
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3951
  store i64 %e.1, ptr %11, align 8, !dbg !3951
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3952
  %13 = load i64, ptr %12, align 8, !dbg !3952, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3952
  %15 = load i64, ptr %14, align 8, !dbg !3952
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3952
  store i64 %13, ptr %16, align 8, !dbg !3952
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3952
  store i64 %15, ptr %17, align 8, !dbg !3952
  br label %bb4, !dbg !3953

bb2:                                              ; No predecessors!
  unreachable, !dbg !3943

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3954
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h842161dcbea53e97E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3955 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3974, metadata !DIExpression()), !dbg !3979
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3975, metadata !DIExpression()), !dbg !3980
  %1 = load i64, ptr %self, align 8, !dbg !3981, !range !3944, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !3981
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3981
  %3 = icmp eq i64 %_2, 0, !dbg !3982
  br i1 %3, label %bb3, label %bb1, !dbg !3982

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3983
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3983
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3984
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3984
  store i64 3, ptr %0, align 8, !dbg !3984
  br label %bb4, !dbg !3985

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3986
  %e.0 = load i64, ptr %6, align 8, !dbg !3986, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3986
  %e.1 = load i64, ptr %7, align 8, !dbg !3986
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3986
  store i64 %e.0, ptr %8, align 8, !dbg !3986
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3986
  store i64 %e.1, ptr %9, align 8, !dbg !3986
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3977, metadata !DIExpression()), !dbg !3987
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3988
  store i64 %e.0, ptr %10, align 8, !dbg !3988
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3988
  store i64 %e.1, ptr %11, align 8, !dbg !3988
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3989
  %13 = load i64, ptr %12, align 8, !dbg !3989, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3989
  %15 = load i64, ptr %14, align 8, !dbg !3989
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3989
  store i64 %13, ptr %16, align 8, !dbg !3989
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3989
  store i64 %15, ptr %17, align 8, !dbg !3989
  br label %bb4, !dbg !3990

bb2:                                              ; No predecessors!
  unreachable, !dbg !3981

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3991
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdf215163f175ca5fE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3992 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4011, metadata !DIExpression()), !dbg !4016
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4012, metadata !DIExpression()), !dbg !4017
  %1 = load i64, ptr %self, align 8, !dbg !4018, !range !3944, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !4018
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4018
  %3 = icmp eq i64 %_2, 0, !dbg !4019
  br i1 %3, label %bb3, label %bb1, !dbg !4019

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4020
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4020
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !4021
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4021
  store i64 3, ptr %0, align 8, !dbg !4021
  br label %bb4, !dbg !4022

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4023
  %e.0 = load i64, ptr %6, align 8, !dbg !4023, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4023
  %e.1 = load i64, ptr %7, align 8, !dbg !4023
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4023
  store i64 %e.0, ptr %8, align 8, !dbg !4023
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4023
  store i64 %e.1, ptr %9, align 8, !dbg !4023
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4014, metadata !DIExpression()), !dbg !4024
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4025
  store i64 %e.0, ptr %10, align 8, !dbg !4025
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4025
  store i64 %e.1, ptr %11, align 8, !dbg !4025
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4026
  %13 = load i64, ptr %12, align 8, !dbg !4026, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4026
  %15 = load i64, ptr %14, align 8, !dbg !4026
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4026
  store i64 %13, ptr %16, align 8, !dbg !4026
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4026
  store i64 %15, ptr %17, align 8, !dbg !4026
  br label %bb4, !dbg !4027

bb2:                                              ; No predecessors!
  unreachable, !dbg !4018

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4028
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE"() unnamed_addr #0 !dbg !4029 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4056, metadata !DIExpression()), !dbg !4058
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4057, metadata !DIExpression()), !dbg !4058
  store i64 0, ptr %0, align 8, !dbg !4059
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4060
  %2 = load i64, ptr %1, align 8, !dbg !4060, !range !1887, !noundef !21
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4060
  %4 = load i64, ptr %3, align 8, !dbg !4060
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !4060
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !4060
  ret { i64, i64 } %6, !dbg !4060
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb2ed621082ce145bE"(ptr align 8 %self) unnamed_addr #1 !dbg !4061 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4083, metadata !DIExpression()), !dbg !4084
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4085
  store ptr %self, ptr %1, align 8, !dbg !4085
  store i64 0, ptr %0, align 8, !dbg !4085
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4086
  %3 = load i64, ptr %2, align 8, !dbg !4086, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4086
  %5 = load ptr, ptr %4, align 8, !dbg !4086
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4086
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4086
  ret { i64, ptr } %7, !dbg !4086
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h358f087e5e7bb25dE"(ptr align 8 %self) unnamed_addr #1 !dbg !4087 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4089, metadata !DIExpression()), !dbg !4090
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4091
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4092
  store ptr %_2, ptr %1, align 8, !dbg !4092
  store i64 1, ptr %0, align 8, !dbg !4092
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4093
  %3 = load i64, ptr %2, align 8, !dbg !4093, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4093
  %5 = load ptr, ptr %4, align 8, !dbg !4093
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4093
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4093
  ret { i64, ptr } %7, !dbg !4093
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h30e7d59b5acba078E"(ptr align 8 %self) unnamed_addr #0 !dbg !4094 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4112, metadata !DIExpression()), !dbg !4113
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4114
  %_5 = load ptr, ptr %3, align 8, !dbg !4114, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4115, metadata !DIExpression()), !dbg !4120
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cade8872bc45760E"(ptr %_5) #8, !dbg !4114
  %_2 = xor i1 %_3, true, !dbg !4122
  call void @llvm.assume(i1 %_2), !dbg !4123
  br i1 true, label %bb3, label %bb5, !dbg !4124

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4125
  %_13 = load ptr, ptr %4, align 8, !dbg !4125, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4115, metadata !DIExpression()), !dbg !4126
  %_14 = load ptr, ptr %self, align 8, !dbg !4125, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4125
  br i1 %_10, label %bb7, label %bb8, !dbg !4125

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4128, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h1de99fc2e2d78722E"(ptr %_9) #8, !dbg !4128
  %_7 = xor i1 %_8, true, !dbg !4129
  call void @llvm.assume(i1 %_7), !dbg !4130
  br label %bb5, !dbg !4131

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4132, metadata !DIExpression()), !dbg !4140
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4137, metadata !DIExpression()), !dbg !4142
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4143
  %_9.i = load ptr, ptr %5, align 8, !dbg !4143, !nonnull !21, !noundef !21
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4115, metadata !DIExpression()), !dbg !4144
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4143
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4138, metadata !DIExpression()), !dbg !4146
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4147
  %_13.i = load ptr, ptr %6, align 8, !dbg !4147, !nonnull !21, !noundef !21
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4115, metadata !DIExpression()), !dbg !4148
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4150, metadata !DIExpression()), !dbg !4156
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4155, metadata !DIExpression()), !dbg !4158
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4159, metadata !DIExpression()), !dbg !4165
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4164, metadata !DIExpression()), !dbg !4167
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4168
  store ptr %7, ptr %0, align 8, !dbg !4168
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4168, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h101aa9397ab23ffaE"(ptr %_3.i.i) #8, !dbg !4169
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4170
  store ptr %_10.i, ptr %8, align 8, !dbg !4170
  store ptr %_9.i, ptr %1, align 8, !dbg !4171
  %9 = load ptr, ptr %1, align 8, !dbg !4172, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4173
  br label %bb10, !dbg !4174

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4175
  br label %bb10, !dbg !4174

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4176, !align !1062, !noundef !21
  ret ptr %10, !dbg !4176
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4dbb5e17b4aaeb58E"(ptr align 8 %self) unnamed_addr #0 !dbg !4177 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4193, metadata !DIExpression()), !dbg !4194
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4195
  %_5 = load ptr, ptr %3, align 8, !dbg !4195, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4196, metadata !DIExpression()), !dbg !4201
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5b75c5d474c75626E"(ptr %_5) #8, !dbg !4195
  %_2 = xor i1 %_3, true, !dbg !4203
  call void @llvm.assume(i1 %_2), !dbg !4204
  br i1 true, label %bb3, label %bb5, !dbg !4205

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4206
  %_13 = load ptr, ptr %4, align 8, !dbg !4206, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4196, metadata !DIExpression()), !dbg !4207
  %_14 = load ptr, ptr %self, align 8, !dbg !4206, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4206
  br i1 %_10, label %bb7, label %bb8, !dbg !4206

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4209, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4c792ab9bda9a672E"(ptr %_9) #8, !dbg !4209
  %_7 = xor i1 %_8, true, !dbg !4210
  call void @llvm.assume(i1 %_7), !dbg !4211
  br label %bb5, !dbg !4212

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4213, metadata !DIExpression()), !dbg !4221
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4218, metadata !DIExpression()), !dbg !4223
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4224
  %_9.i = load ptr, ptr %5, align 8, !dbg !4224, !nonnull !21, !noundef !21
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4196, metadata !DIExpression()), !dbg !4225
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4224
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4219, metadata !DIExpression()), !dbg !4227
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4228
  %_13.i = load ptr, ptr %6, align 8, !dbg !4228, !nonnull !21, !noundef !21
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4196, metadata !DIExpression()), !dbg !4229
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4231, metadata !DIExpression()), !dbg !4237
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4236, metadata !DIExpression()), !dbg !4239
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4240, metadata !DIExpression()), !dbg !4246
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4245, metadata !DIExpression()), !dbg !4248
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4249
  store ptr %7, ptr %0, align 8, !dbg !4249
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4249, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1468c9b0bb033562E"(ptr %_3.i.i) #8, !dbg !4250
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4251
  store ptr %_10.i, ptr %8, align 8, !dbg !4251
  store ptr %_9.i, ptr %1, align 8, !dbg !4252
  %9 = load ptr, ptr %1, align 8, !dbg !4253, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4254
  br label %bb10, !dbg !4255

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4256
  br label %bb10, !dbg !4255

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4257, !align !1062, !noundef !21
  ret ptr %10, !dbg !4257
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7dccda48d8104db8E"(ptr align 8 %self) unnamed_addr #0 !dbg !4258 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4274, metadata !DIExpression()), !dbg !4275
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4276
  %_5 = load ptr, ptr %3, align 8, !dbg !4276, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4277, metadata !DIExpression()), !dbg !4282
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hee285a15dbe961b7E"(ptr %_5) #8, !dbg !4276
  %_2 = xor i1 %_3, true, !dbg !4284
  call void @llvm.assume(i1 %_2), !dbg !4285
  br i1 true, label %bb3, label %bb5, !dbg !4286

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4287
  %_13 = load ptr, ptr %4, align 8, !dbg !4287, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4277, metadata !DIExpression()), !dbg !4288
  %_14 = load ptr, ptr %self, align 8, !dbg !4287, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4287
  br i1 %_10, label %bb7, label %bb8, !dbg !4287

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4290, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdf84218ea60ce1c3E"(ptr %_9) #8, !dbg !4290
  %_7 = xor i1 %_8, true, !dbg !4291
  call void @llvm.assume(i1 %_7), !dbg !4292
  br label %bb5, !dbg !4293

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4294, metadata !DIExpression()), !dbg !4302
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4299, metadata !DIExpression()), !dbg !4304
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4305
  %_9.i = load ptr, ptr %5, align 8, !dbg !4305, !nonnull !21, !noundef !21
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4277, metadata !DIExpression()), !dbg !4306
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4305
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4300, metadata !DIExpression()), !dbg !4308
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4309
  %_13.i = load ptr, ptr %6, align 8, !dbg !4309, !nonnull !21, !noundef !21
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4277, metadata !DIExpression()), !dbg !4310
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4312, metadata !DIExpression()), !dbg !4318
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4317, metadata !DIExpression()), !dbg !4320
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4321, metadata !DIExpression()), !dbg !4327
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4326, metadata !DIExpression()), !dbg !4329
  %7 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4330
  store ptr %7, ptr %0, align 8, !dbg !4330
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4330, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd5b5d3b8d79bc3faE"(ptr %_3.i.i) #8, !dbg !4331
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4332
  store ptr %_10.i, ptr %8, align 8, !dbg !4332
  store ptr %_9.i, ptr %1, align 8, !dbg !4333
  %9 = load ptr, ptr %1, align 8, !dbg !4334, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4335
  br label %bb10, !dbg !4336

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4337
  br label %bb10, !dbg !4336

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4338, !align !1153, !noundef !21
  ret ptr %10, !dbg !4338
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdfa0795ca951fb3dE"(ptr align 8 %self) unnamed_addr #0 !dbg !4339 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4355, metadata !DIExpression()), !dbg !4356
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4357
  %_5 = load ptr, ptr %3, align 8, !dbg !4357, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4358, metadata !DIExpression()), !dbg !4363
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb85803a2365238b6E"(ptr %_5) #8, !dbg !4357
  %_2 = xor i1 %_3, true, !dbg !4365
  call void @llvm.assume(i1 %_2), !dbg !4366
  br i1 true, label %bb3, label %bb5, !dbg !4367

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4368
  %_13 = load ptr, ptr %4, align 8, !dbg !4368, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4358, metadata !DIExpression()), !dbg !4369
  %_14 = load ptr, ptr %self, align 8, !dbg !4368, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4368
  br i1 %_10, label %bb7, label %bb8, !dbg !4368

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4371, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0cef2c53d5d62d7aE"(ptr %_9) #8, !dbg !4371
  %_7 = xor i1 %_8, true, !dbg !4372
  call void @llvm.assume(i1 %_7), !dbg !4373
  br label %bb5, !dbg !4374

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4375, metadata !DIExpression()), !dbg !4383
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4380, metadata !DIExpression()), !dbg !4385
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4386
  %_9.i = load ptr, ptr %5, align 8, !dbg !4386, !nonnull !21, !noundef !21
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4358, metadata !DIExpression()), !dbg !4387
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4386
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4389
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4390
  %_13.i = load ptr, ptr %6, align 8, !dbg !4390, !nonnull !21, !noundef !21
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4358, metadata !DIExpression()), !dbg !4391
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4393, metadata !DIExpression()), !dbg !4399
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4398, metadata !DIExpression()), !dbg !4401
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4402, metadata !DIExpression()), !dbg !4408
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4407, metadata !DIExpression()), !dbg !4410
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4411
  store ptr %7, ptr %0, align 8, !dbg !4411
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4411, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha6a635d9370e98b4E"(ptr %_3.i.i) #8, !dbg !4412
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4413
  store ptr %_10.i, ptr %8, align 8, !dbg !4413
  store ptr %_9.i, ptr %1, align 8, !dbg !4414
  %9 = load ptr, ptr %1, align 8, !dbg !4415, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4416
  br label %bb10, !dbg !4417

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4418
  br label %bb10, !dbg !4417

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4419, !align !1062, !noundef !21
  ret ptr %10, !dbg !4419
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h400ec7e2a14a53a5E"(ptr align 8 %self) unnamed_addr #1 !dbg !4420 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4426, metadata !DIExpression()), !dbg !4427
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4428
  store ptr %self, ptr %1, align 8, !dbg !4428
  store i64 0, ptr %0, align 8, !dbg !4428
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4429
  %3 = load i64, ptr %2, align 8, !dbg !4429, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4429
  %5 = load ptr, ptr %4, align 8, !dbg !4429
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4429
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4429
  ret { i64, ptr } %7, !dbg !4429
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1fb938120c1b3446E"(ptr align 8 %self) unnamed_addr #1 !dbg !4430 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4432, metadata !DIExpression()), !dbg !4433
  store i64 2, ptr %0, align 8, !dbg !4434
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4435
  %2 = load i64, ptr %1, align 8, !dbg !4435, !range !933, !noundef !21
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4435
  %4 = load ptr, ptr %3, align 8, !dbg !4435
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !4435
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4435
  ret { i64, ptr } %6, !dbg !4435
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h37a86e36bcb0700dE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4436 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4441, metadata !DIExpression()), !dbg !4444
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4443, metadata !DIExpression()), !dbg !4444
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4442, metadata !DIExpression()), !dbg !4445
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4446
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4446
  ret { ptr, i64 } %4, !dbg !4446
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3e7254c81b51ec7eE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4447 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4451, metadata !DIExpression()), !dbg !4454
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4453, metadata !DIExpression()), !dbg !4454
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4452, metadata !DIExpression()), !dbg !4455
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4456
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4456
  ret { ptr, i64 } %4, !dbg !4456
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h46edc5cb3dd9e6f3E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4457 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4461, metadata !DIExpression()), !dbg !4464
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4463, metadata !DIExpression()), !dbg !4464
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4462, metadata !DIExpression()), !dbg !4465
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4466
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4466
  ret { ptr, i64 } %4, !dbg !4466
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17haf996cd84b543227E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4467 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4471, metadata !DIExpression()), !dbg !4474
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4473, metadata !DIExpression()), !dbg !4474
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4472, metadata !DIExpression()), !dbg !4475
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4476
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4476
  ret { ptr, i64 } %4, !dbg !4476
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h35c5581fa1808ed2E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4477 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4481, metadata !DIExpression()), !dbg !4495
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4482, metadata !DIExpression()), !dbg !4496
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4483, metadata !DIExpression()), !dbg !4497
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4489, metadata !DIExpression()), !dbg !4498
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h400ec7e2a14a53a5E"(ptr align 8 %generic_rage) #8, !dbg !4499
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4499
  %_5 = load i64, ptr %_4, align 8, !dbg !4499, !range !933, !noundef !21
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4500

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4499

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4501
  %_18 = load ptr, ptr %2, align 8, !dbg !4501, !nonnull !21, !align !1062, !noundef !21
  %value2 = load i64, ptr %_18, align 8, !dbg !4501, !noundef !21
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4501
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4487, metadata !DIExpression()), !dbg !4502
  store i64 %value2, ptr %start1, align 8, !dbg !4503
  br label %bb7, !dbg !4504

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4505
  %_17 = load ptr, ptr %3, align 8, !dbg !4505, !nonnull !21, !align !1062, !noundef !21
  %value = load i64, ptr %_17, align 8, !dbg !4505, !noundef !21
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4505
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4485, metadata !DIExpression()), !dbg !4506
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4507
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4507
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4507
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4507
  br i1 %5, label %panic, label %bb5, !dbg !4507

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4508
  br label %bb7, !dbg !4508

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1fb938120c1b3446E"(ptr align 8 %generic_rage) #8, !dbg !4509
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4509
  %_11 = load i64, ptr %_10, align 8, !dbg !4509, !range !933, !noundef !21
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4510

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4507
  br label %bb7, !dbg !4511

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4507
  unreachable, !dbg !4507

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4512
  %_20 = load ptr, ptr %7, align 8, !dbg !4512, !nonnull !21, !align !1062, !noundef !21
  %value6 = load i64, ptr %_20, align 8, !dbg !4512, !noundef !21
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4512
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4493, metadata !DIExpression()), !dbg !4513
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4514
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4514
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4514
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4514
  br i1 %9, label %panic8, label %bb12, !dbg !4514

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4515
  %_19 = load ptr, ptr %10, align 8, !dbg !4515, !nonnull !21, !align !1062, !noundef !21
  %value4 = load i64, ptr %_19, align 8, !dbg !4515, !noundef !21
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4515
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4491, metadata !DIExpression()), !dbg !4516
  store i64 %value4, ptr %end, align 8, !dbg !4517
  br label %bb13, !dbg !4518

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4519
  br label %bb13, !dbg !4519

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4520, !noundef !21
  %_16 = load i64, ptr %end, align 8, !dbg !4521, !noundef !21
  store i64 %_15, ptr %0, align 8, !dbg !4520
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4520
  store i64 %_16, ptr %11, align 8, !dbg !4520
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4522
  %13 = load i64, ptr %12, align 8, !dbg !4522, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4522
  %15 = load i64, ptr %14, align 8, !dbg !4522, !noundef !21
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4522
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4522
  ret { i64, i64 } %17, !dbg !4522

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4514
  br label %bb13, !dbg !4523

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4514
  unreachable, !dbg !4514
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h868ba4781f72cfc6E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4524 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4528, metadata !DIExpression()), !dbg !4542
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4529, metadata !DIExpression()), !dbg !4543
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4530, metadata !DIExpression()), !dbg !4544
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4536, metadata !DIExpression()), !dbg !4545
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb2ed621082ce145bE"(ptr align 8 %generic_rage) #8, !dbg !4546
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4546
  %_5 = load i64, ptr %_4, align 8, !dbg !4546, !range !933, !noundef !21
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4547

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4546

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4548
  %_18 = load ptr, ptr %2, align 8, !dbg !4548, !nonnull !21, !align !1062, !noundef !21
  %value2 = load i64, ptr %_18, align 8, !dbg !4548, !noundef !21
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4548
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4534, metadata !DIExpression()), !dbg !4549
  store i64 %value2, ptr %start1, align 8, !dbg !4550
  br label %bb7, !dbg !4551

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4552
  %_17 = load ptr, ptr %3, align 8, !dbg !4552, !nonnull !21, !align !1062, !noundef !21
  %value = load i64, ptr %_17, align 8, !dbg !4552, !noundef !21
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4552
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4532, metadata !DIExpression()), !dbg !4553
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4554
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4554
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4554
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4554
  br i1 %5, label %panic, label %bb5, !dbg !4554

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4555
  br label %bb7, !dbg !4555

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h358f087e5e7bb25dE"(ptr align 8 %generic_rage) #8, !dbg !4556
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4556
  %_11 = load i64, ptr %_10, align 8, !dbg !4556, !range !933, !noundef !21
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4557

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4554
  br label %bb7, !dbg !4558

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4554
  unreachable, !dbg !4554

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4559
  %_20 = load ptr, ptr %7, align 8, !dbg !4559, !nonnull !21, !align !1062, !noundef !21
  %value6 = load i64, ptr %_20, align 8, !dbg !4559, !noundef !21
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4559
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4540, metadata !DIExpression()), !dbg !4560
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4561
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4561
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4561
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4561
  br i1 %9, label %panic8, label %bb12, !dbg !4561

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4562
  %_19 = load ptr, ptr %10, align 8, !dbg !4562, !nonnull !21, !align !1062, !noundef !21
  %value4 = load i64, ptr %_19, align 8, !dbg !4562, !noundef !21
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4562
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4538, metadata !DIExpression()), !dbg !4563
  store i64 %value4, ptr %end, align 8, !dbg !4564
  br label %bb13, !dbg !4565

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4566
  br label %bb13, !dbg !4566

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4567, !noundef !21
  %_16 = load i64, ptr %end, align 8, !dbg !4568, !noundef !21
  store i64 %_15, ptr %0, align 8, !dbg !4567
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4567
  store i64 %_16, ptr %11, align 8, !dbg !4567
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4569
  %13 = load i64, ptr %12, align 8, !dbg !4569, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4569
  %15 = load i64, ptr %14, align 8, !dbg !4569, !noundef !21
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4569
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4569
  ret { i64, i64 } %17, !dbg !4569

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4561
  br label %bb13, !dbg !4570

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4561
  unreachable, !dbg !4561
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c5fd976c34c6809E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4571 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4578, metadata !DIExpression()), !dbg !4580
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4579, metadata !DIExpression()), !dbg !4581
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !4582
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %self) #8, !dbg !4583
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4583
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4583
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4583
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4583
  store ptr %_15.0, ptr %2, align 8, !dbg !4583
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4583
  store ptr %_15.1, ptr %3, align 8, !dbg !4583
  store i8 3, ptr %_21, align 1, !dbg !4583
  store i64 2, ptr %_22, align 8, !dbg !4583
  store i64 2, ptr %_23, align 8, !dbg !4583
  %4 = load i8, ptr %_21, align 1, !dbg !4583, !range !3183, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4583
  %6 = load i64, ptr %5, align 8, !dbg !4583, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4583
  %8 = load i64, ptr %7, align 8, !dbg !4583
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4583
  %10 = load i64, ptr %9, align 8, !dbg !4583, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4583
  %12 = load i64, ptr %11, align 8, !dbg !4583
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !4594
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4596
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4597
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !4598
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !4599
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !4600
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4601
  store i32 32, ptr %15, align 4, !dbg !4601
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4601
  store i8 %4, ptr %16, align 8, !dbg !4601
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4601
  store i32 4, ptr %17, align 8, !dbg !4601
  store i64 %6, ptr %_7.i, align 8, !dbg !4601
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4601
  store i64 %8, ptr %18, align 8, !dbg !4601
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4601
  store i64 %10, ptr %19, align 8, !dbg !4601
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4601
  store i64 %12, ptr %20, align 8, !dbg !4601
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4602
  store i64 0, ptr %21, align 8, !dbg !4602
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4602
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4583
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4583
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4583
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4582
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8 %_4) #8, !dbg !4582
  ret i1 %23, !dbg !4603
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %addr) unnamed_addr #0 !dbg !4604 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4608, metadata !DIExpression()), !dbg !4609
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h7d5ddd5200356855E(i64 %addr) #8, !dbg !4610
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4610
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4610
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17ha361f0f21fa23e64E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_6918487e00f1778b5f784ee4db0636b1) #8, !dbg !4610
  ret i64 %1, !dbg !4611
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h7d5ddd5200356855E(i64 %0) unnamed_addr #0 !dbg !4612 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4616, metadata !DIExpression()), !dbg !4617
  store i64 47, ptr %_4, align 8, !dbg !4618
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4618
  store i64 64, ptr %2, align 8, !dbg !4618
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4619
  %4 = load i64, ptr %3, align 8, !dbg !4619, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4619
  %6 = load i64, ptr %5, align 8, !dbg !4619, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %addr, i64 %4, i64 %6, ptr align 8 @alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6) #8, !dbg !4619
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4620

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4621, !noundef !21
  store i64 %7, ptr %_7, align 8, !dbg !4621
  %8 = load i64, ptr %_7, align 8, !dbg !4622, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4622
  store i64 %8, ptr %9, align 8, !dbg !4622
  store i64 1, ptr %1, align 8, !dbg !4622
  br label %bb6, !dbg !4623

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4624, !noundef !21
  store i64 %10, ptr %_5, align 8, !dbg !4624
  %11 = load i64, ptr %_5, align 8, !dbg !4625, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4625
  store i64 %11, ptr %12, align 8, !dbg !4625
  store i64 0, ptr %1, align 8, !dbg !4625
  br label %bb6, !dbg !4626

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4627, !noundef !21
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %13) #8, !dbg !4627
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4628
  store i64 %_6, ptr %14, align 8, !dbg !4628
  store i64 0, ptr %1, align 8, !dbg !4628
  br label %bb6, !dbg !4629

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4630
  %16 = load i64, ptr %15, align 8, !dbg !4630, !range !1887, !noundef !21
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4630
  %18 = load i64, ptr %17, align 8, !dbg !4630, !noundef !21
  %19 = insertvalue { i64, i64 } poison, i64 %16, 0, !dbg !4630
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4630
  ret { i64, i64 } %20, !dbg !4630
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) unnamed_addr #0 !dbg !4631 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4633, metadata !DIExpression()), !dbg !4634
  %_5 = shl i64 %addr, 16, !dbg !4635
  %_3 = ashr i64 %_5, 16, !dbg !4636
  store i64 %_3, ptr %0, align 8, !dbg !4637
  %1 = load i64, ptr %0, align 8, !dbg !4638, !noundef !21
  ret i64 %1, !dbg !4638
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h03a22fe7da69dd1fE(i64 %addr) unnamed_addr #0 !dbg !4639 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4641, metadata !DIExpression()), !dbg !4642
  store i64 %addr, ptr %0, align 8, !dbg !4643
  %1 = load i64, ptr %0, align 8, !dbg !4644, !noundef !21
  ret i64 %1, !dbg !4644
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %self) unnamed_addr #0 !dbg !4645 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4649, metadata !DIExpression()), !dbg !4650
  ret i64 %self, !dbg !4651
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h01a8f57f672de67eE(i64 %self) unnamed_addr #0 !dbg !4652 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4657, metadata !DIExpression()), !dbg !4658
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %self) #8, !dbg !4659
  %0 = inttoptr i64 %_2 to ptr, !dbg !4659
  ret ptr %0, !dbg !4660
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %self) unnamed_addr #0 !dbg !4661 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4666, metadata !DIExpression()), !dbg !4667
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h01a8f57f672de67eE(i64 %self) #8, !dbg !4668
  ret ptr %_2, !dbg !4669
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17h1b1092f347b1a791E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4670 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4674, metadata !DIExpression()), !dbg !4677
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4675, metadata !DIExpression()), !dbg !4678
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h53a2d41277db9430E"(i64 %align) #8, !dbg !4679
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17hd565e4b599cbc26cE(i64 %self, i64 %_5) #8, !dbg !4680
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %_3) #8, !dbg !4681
  ret i64 %0, !dbg !4682
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h9a08df270d41aee6E(i64 %self) unnamed_addr #0 !dbg !4683 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4690, metadata !DIExpression()), !dbg !4691
  %_2 = trunc i64 %self to i16, !dbg !4692
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17he139e631916b1cb7E(i16 %_2) #8, !dbg !4693
  ret i16 %0, !dbg !4694
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17he8b9999876b48332E(i64 %self) unnamed_addr #0 !dbg !4695 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4699, metadata !DIExpression()), !dbg !4700
  %_3 = lshr i64 %self, 12, !dbg !4701
  %_2 = trunc i64 %_3 to i16, !dbg !4701
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E(i16 %_2) #8, !dbg !4702
  ret i16 %0, !dbg !4703
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E(i64 %self) unnamed_addr #0 !dbg !4704 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4706, metadata !DIExpression()), !dbg !4707
  %_4 = lshr i64 %self, 12, !dbg !4708
  %_3 = lshr i64 %_4, 9, !dbg !4709
  %_2 = trunc i64 %_3 to i16, !dbg !4709
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E(i16 %_2) #8, !dbg !4710
  ret i16 %0, !dbg !4711
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %self) unnamed_addr #0 !dbg !4712 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4714, metadata !DIExpression()), !dbg !4715
  %_5 = lshr i64 %self, 12, !dbg !4716
  %_4 = lshr i64 %_5, 9, !dbg !4716
  %_3 = lshr i64 %_4, 9, !dbg !4717
  %_2 = trunc i64 %_3 to i16, !dbg !4717
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E(i16 %_2) #8, !dbg !4718
  ret i16 %0, !dbg !4719
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E(i64 %self) unnamed_addr #0 !dbg !4720 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4722, metadata !DIExpression()), !dbg !4723
  %_6 = lshr i64 %self, 12, !dbg !4724
  %_5 = lshr i64 %_6, 9, !dbg !4724
  %_4 = lshr i64 %_5, 9, !dbg !4724
  %_3 = lshr i64 %_4, 9, !dbg !4725
  %_2 = trunc i64 %_3 to i16, !dbg !4725
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E(i16 %_2) #8, !dbg !4726
  ret i16 %0, !dbg !4727
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h432a6cf4f8c1669bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4728 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4731, metadata !DIExpression()), !dbg !4733
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4732, metadata !DIExpression()), !dbg !4734
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !4735
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %self) #8, !dbg !4736
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4736
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4736
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4736
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4736
  store ptr %_15.0, ptr %2, align 8, !dbg !4736
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4736
  store ptr %_15.1, ptr %3, align 8, !dbg !4736
  store i8 3, ptr %_21, align 1, !dbg !4736
  store i64 2, ptr %_22, align 8, !dbg !4736
  store i64 2, ptr %_23, align 8, !dbg !4736
  %4 = load i8, ptr %_21, align 1, !dbg !4736, !range !3183, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4736
  %6 = load i64, ptr %5, align 8, !dbg !4736, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4736
  %8 = load i64, ptr %7, align 8, !dbg !4736
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4736
  %10 = load i64, ptr %9, align 8, !dbg !4736, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4736
  %12 = load i64, ptr %11, align 8, !dbg !4736
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !4737
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4739
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4740
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !4741
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !4742
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !4743
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4744
  store i32 32, ptr %15, align 4, !dbg !4744
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4744
  store i8 %4, ptr %16, align 8, !dbg !4744
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4744
  store i32 4, ptr %17, align 8, !dbg !4744
  store i64 %6, ptr %_7.i, align 8, !dbg !4744
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4744
  store i64 %8, ptr %18, align 8, !dbg !4744
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4744
  store i64 %10, ptr %19, align 8, !dbg !4744
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4744
  store i64 %12, ptr %20, align 8, !dbg !4744
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4745
  store i64 0, ptr %21, align 8, !dbg !4745
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4745
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4736
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4736
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4736
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4735
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8 %_4) #8, !dbg !4735
  ret i1 %23, !dbg !4746
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h24467f2e7ae40056E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4747 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4750, metadata !DIExpression()), !dbg !4752
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4751, metadata !DIExpression()), !dbg !4753
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4754
  ret i1 %0, !dbg !4755
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h6975beae3de742dbE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4756 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4759, metadata !DIExpression()), !dbg !4761
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4760, metadata !DIExpression()), !dbg !4762
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4763
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4763
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4763
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4763
  br i1 %1, label %panic, label %bb1, !dbg !4763

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_5.0) #8, !dbg !4764
  ret i64 %2, !dbg !4765

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_3d3eb5c560ed88996f412367f383dbd0) #9, !dbg !4763
  unreachable, !dbg !4763
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h6e9a40ec82bb6e87E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4766 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4775, metadata !DIExpression()), !dbg !4779
  store ptr %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4771, metadata !DIExpression()), !dbg !4780
  store ptr %end, ptr %end.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4772, metadata !DIExpression()), !dbg !4781
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4773, metadata !DIExpression()), !dbg !4782
  %_6 = load i64, ptr %end, align 8, !dbg !4783, !noundef !21
  %_7 = load i64, ptr %start1, align 8, !dbg !4784, !noundef !21
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h6b42864de7a4b9c2E"(i64 %_6, i64 %_7) #8, !dbg !4783
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4783
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4783
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4783
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4783
  %_8 = load i64, ptr %_4, align 8, !dbg !4783, !range !1887, !noundef !21
  %3 = icmp eq i64 %_8, 0, !dbg !4783
  br i1 %3, label %bb3, label %bb5, !dbg !4783

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4783
  %val = load i64, ptr %4, align 8, !dbg !4783, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4783
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4777, metadata !DIExpression()), !dbg !4785
  store i64 %val, ptr %steps, align 8, !dbg !4785
; call <u64 as bit_field::BitField>::get_bit
  %_11 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf2a3d30f10db61ccE"(ptr align 8 %end, i64 47, ptr align 8 @alloc_216d2b7fe3dc4444e2fb2e20d13158f2) #8, !dbg !4786
  br i1 %_11, label %bb7, label %bb6, !dbg !4786

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hf0474cf6671bd2ccE"() #8, !dbg !4787
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4787
  br label %bb16, !dbg !4787

bb4:                                              ; No predecessors!
  unreachable, !dbg !4783

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4788
  %7 = load i64, ptr %6, align 8, !dbg !4788, !range !1887, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4788
  %9 = load i64, ptr %8, align 8, !dbg !4788
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !4788
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4788
  ret { i64, i64 } %11, !dbg !4788

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_10, align 1, !dbg !4786
  br label %bb8, !dbg !4786

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_14 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf2a3d30f10db61ccE"(ptr align 8 %start1, i64 47, ptr align 8 @alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b) #8, !dbg !4789
  %_13 = xor i1 %_14, true, !dbg !4790
  %12 = zext i1 %_13 to i8, !dbg !4786
  store i8 %12, ptr %_10, align 1, !dbg !4786
  br label %bb8, !dbg !4786

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_10, align 1, !dbg !4786, !range !1596, !noundef !21
  %14 = trunc i8 %13 to i1, !dbg !4786
  br i1 %14, label %bb11, label %bb14, !dbg !4786

bb14:                                             ; preds = %bb11, %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4791, !noundef !21
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc08b7b312de626ddE"(i64 %_20) #8, !dbg !4792
  %_19.0 = extractvalue { i64, i64 } %15, 0, !dbg !4792
  %_19.1 = extractvalue { i64, i64 } %15, 1, !dbg !4792
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h8a49313773b1f947E"(i64 %_19.0, i64 %_19.1) #8, !dbg !4792
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4792
  br label %bb16, !dbg !4792

bb11:                                             ; preds = %bb8
  %_18 = load i64, ptr %steps, align 8, !dbg !4793, !noundef !21
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h6b42864de7a4b9c2E"(i64 %_18, i64 -281474976710656) #8, !dbg !4793
  %_17.0 = extractvalue { i64, i64 } %17, 0, !dbg !4793
  %_17.1 = extractvalue { i64, i64 } %17, 1, !dbg !4793
; call core::option::Option<T>::unwrap
  %_16 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17hdef1a0f5fcfc7fd6E"(i64 %_17.0, i64 %_17.1, ptr align 8 @alloc_bbd2b91df7b01a348143948f46e658c3) #8, !dbg !4793
  store i64 %_16, ptr %steps, align 8, !dbg !4794
  br label %bb14, !dbg !4795
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h4c312f53901cc0edE"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4796 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4804, metadata !DIExpression()), !dbg !4814
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4810, metadata !DIExpression()), !dbg !4815
  store i64 %start2, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4800, metadata !DIExpression()), !dbg !4816
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4801, metadata !DIExpression()), !dbg !4817
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4808, metadata !DIExpression()), !dbg !4818
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h83d63b7fc4847ed6E"(i64 %count) #8, !dbg !4819
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4819
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4819
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h050c2ee94f522e93E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4819
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4819
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4819
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4819
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4819
  %_6 = load i64, ptr %_3, align 8, !dbg !4819, !range !1887, !noundef !21
  %4 = icmp eq i64 %_6, 0, !dbg !4819
  br i1 %4, label %bb4, label %bb6, !dbg !4819

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4819
  %offset = load i64, ptr %5, align 8, !dbg !4819, !noundef !21
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4819
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4802, metadata !DIExpression()), !dbg !4820
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4806, metadata !DIExpression()), !dbg !4821
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4822
  br i1 %_8, label %bb7, label %bb8, !dbg !4822

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE"() #8, !dbg !4823
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4823
  br label %bb18, !dbg !4823

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4824
  %8 = load i64, ptr %7, align 8, !dbg !4824, !range !1887, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4824
  %10 = load i64, ptr %9, align 8, !dbg !4824
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4824
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4824
  ret { i64, i64 } %12, !dbg !4824

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hd79415b55f86530fE"(i64 %start2, i64 %offset) #8, !dbg !4825
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4825
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4825
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64 %_11.0, i64 %_11.1) #8, !dbg !4825
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4825
  %_13 = load i64, ptr %_10, align 8, !dbg !4825, !range !1887, !noundef !21
  %15 = icmp eq i64 %_13, 0, !dbg !4825
  br i1 %15, label %bb11, label %bb12, !dbg !4825

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4826
  br label %bb18, !dbg !4827

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4825
  %val = load i64, ptr %16, align 8, !dbg !4825, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4825
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4812, metadata !DIExpression()), !dbg !4830
  store i64 %val, ptr %addr, align 8, !dbg !4830
  store i64 47, ptr %_17, align 8, !dbg !4831
  %17 = load i64, ptr %_17, align 8, !dbg !4832, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hf4ea856d0fb22479E"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_4d92b421a6e7ae9f91879b9241e20245) #8, !dbg !4832
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !4833

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE"() #8, !dbg !4834
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4834
  br label %bb18, !dbg !4834

bb5:                                              ; No predecessors!
  unreachable, !dbg !4819

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4835, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_22) #8, !dbg !4836
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4837
  store i64 %_21, ptr %19, align 8, !dbg !4837
  store i64 1, ptr %0, align 8, !dbg !4837
  br label %bb18, !dbg !4824

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4838
  %20 = load i64, ptr %_20, align 8, !dbg !4839, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3283ce4707ab0e0E"(ptr align 8 %addr, i64 %20, i64 131071, ptr align 8 @alloc_910c016f3eb9032fea2ad7959bd871d5) #8, !dbg !4839
  br label %bb16, !dbg !4839

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4840
  br label %bb18, !dbg !4841
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h4274bbb367870d99E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4843 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4849, metadata !DIExpression()), !dbg !4859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4855, metadata !DIExpression()), !dbg !4860
  store i64 %start2, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4845, metadata !DIExpression()), !dbg !4861
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4846, metadata !DIExpression()), !dbg !4862
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4853, metadata !DIExpression()), !dbg !4863
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h83d63b7fc4847ed6E"(i64 %count) #8, !dbg !4864
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4864
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4864
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h050c2ee94f522e93E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4864
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4864
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4864
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4864
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4864
  %_6 = load i64, ptr %_3, align 8, !dbg !4864, !range !1887, !noundef !21
  %4 = icmp eq i64 %_6, 0, !dbg !4864
  br i1 %4, label %bb4, label %bb6, !dbg !4864

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4864
  %offset = load i64, ptr %5, align 8, !dbg !4864, !noundef !21
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4864
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4847, metadata !DIExpression()), !dbg !4865
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4851, metadata !DIExpression()), !dbg !4866
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4867
  br i1 %_8, label %bb7, label %bb8, !dbg !4867

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE"() #8, !dbg !4868
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4868
  br label %bb18, !dbg !4868

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4869
  %8 = load i64, ptr %7, align 8, !dbg !4869, !range !1887, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4869
  %10 = load i64, ptr %9, align 8, !dbg !4869
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4869
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4869
  ret { i64, i64 } %12, !dbg !4869

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h6b42864de7a4b9c2E"(i64 %start2, i64 %offset) #8, !dbg !4870
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4870
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4870
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64 %_11.0, i64 %_11.1) #8, !dbg !4870
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4870
  %_13 = load i64, ptr %_10, align 8, !dbg !4870, !range !1887, !noundef !21
  %15 = icmp eq i64 %_13, 0, !dbg !4870
  br i1 %15, label %bb11, label %bb12, !dbg !4870

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4871
  br label %bb18, !dbg !4872

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4870
  %val = load i64, ptr %16, align 8, !dbg !4870, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4857, metadata !DIExpression()), !dbg !4874
  store i64 %val, ptr %addr, align 8, !dbg !4874
  store i64 47, ptr %_17, align 8, !dbg !4875
  %17 = load i64, ptr %_17, align 8, !dbg !4876, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hf4ea856d0fb22479E"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_7649aa2fd9bfdf80f2f4176d4b654c95) #8, !dbg !4876
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !4877

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE"() #8, !dbg !4878
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4878
  br label %bb18, !dbg !4878

bb5:                                              ; No predecessors!
  unreachable, !dbg !4864

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4879, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_22) #8, !dbg !4880
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4881
  store i64 %_21, ptr %19, align 8, !dbg !4881
  store i64 1, ptr %0, align 8, !dbg !4881
  br label %bb18, !dbg !4869

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4882
  %20 = load i64, ptr %_20, align 8, !dbg !4883, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3283ce4707ab0e0E"(ptr align 8 %addr, i64 %20, i64 0, ptr align 8 @alloc_f8d0c70be38e5a86b8347c843f72fc43) #8, !dbg !4883
  br label %bb16, !dbg !4883

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4884
  br label %bb18, !dbg !4885
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h6790cc820814cd90E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4887 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4896, metadata !DIExpression()), !dbg !4898
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4897, metadata !DIExpression()), !dbg !4899
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !4900
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %self) #8, !dbg !4901
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4901
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4901
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4901
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4901
  store ptr %_15.0, ptr %2, align 8, !dbg !4901
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4901
  store ptr %_15.1, ptr %3, align 8, !dbg !4901
  store i8 3, ptr %_21, align 1, !dbg !4901
  store i64 2, ptr %_22, align 8, !dbg !4901
  store i64 2, ptr %_23, align 8, !dbg !4901
  %4 = load i8, ptr %_21, align 1, !dbg !4901, !range !3183, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4901
  %6 = load i64, ptr %5, align 8, !dbg !4901, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4901
  %8 = load i64, ptr %7, align 8, !dbg !4901
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4901
  %10 = load i64, ptr %9, align 8, !dbg !4901, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4901
  %12 = load i64, ptr %11, align 8, !dbg !4901
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !4902
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4904
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4905
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !4906
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !4907
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !4908
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4909
  store i32 32, ptr %15, align 4, !dbg !4909
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4909
  store i8 %4, ptr %16, align 8, !dbg !4909
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4909
  store i32 4, ptr %17, align 8, !dbg !4909
  store i64 %6, ptr %_7.i, align 8, !dbg !4909
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4909
  store i64 %8, ptr %18, align 8, !dbg !4909
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4909
  store i64 %10, ptr %19, align 8, !dbg !4909
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4909
  store i64 %12, ptr %20, align 8, !dbg !4909
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4910
  store i64 0, ptr %21, align 8, !dbg !4910
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4910
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4901
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4901
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4901
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4900
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8 %_4) #8, !dbg !4900
  ret i1 %23, !dbg !4911
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17ha9418cd7747fa5d4E(i64 %addr) unnamed_addr #0 !dbg !4912 {
start:
  %0 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4916, metadata !DIExpression()), !dbg !4919
; call x86_64::addr::PhysAddr::try_new
  %1 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h35bbd7b21e240523E(i64 %addr) #8, !dbg !4920
  store { i64, i64 } %1, ptr %_2, align 8, !dbg !4920
  %_3 = load i64, ptr %_2, align 8, !dbg !4920, !range !1887, !noundef !21
  %2 = icmp eq i64 %_3, 0, !dbg !4921
  br i1 %2, label %bb4, label %bb2, !dbg !4921

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4922
  %4 = load i64, ptr %3, align 8, !dbg !4922, !noundef !21
  store i64 %4, ptr %0, align 8, !dbg !4922
  call void @llvm.dbg.declare(metadata ptr %0, metadata !4917, metadata !DIExpression()), !dbg !4923
  ret i64 %4, !dbg !4924

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_6b3cbf07f263ead70067ad39fb864d53) #9, !dbg !4925
  unreachable, !dbg !4925

bb3:                                              ; No predecessors!
  unreachable, !dbg !4920
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h8cf5de919e106d70E(i64 %addr) unnamed_addr #0 !dbg !4926 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4928, metadata !DIExpression()), !dbg !4929
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4930
  store i64 %_2, ptr %0, align 8, !dbg !4931
  %1 = load i64, ptr %0, align 8, !dbg !4932, !noundef !21
  ret i64 %1, !dbg !4932
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h35bbd7b21e240523E(i64 %addr) unnamed_addr #0 !dbg !4933 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4952, metadata !DIExpression()), !dbg !4955
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h8cf5de919e106d70E(i64 %addr) #8, !dbg !4956
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4956
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4953, metadata !DIExpression()), !dbg !4957
  %_3 = icmp eq i64 %p, %addr, !dbg !4958
  br i1 %_3, label %bb2, label %bb3, !dbg !4958

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4959
  %1 = load i64, ptr %_6, align 8, !dbg !4960, !noundef !21
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4960
  store i64 %1, ptr %2, align 8, !dbg !4960
  store i64 1, ptr %0, align 8, !dbg !4960
  br label %bb4, !dbg !4961

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4962
  store i64 %p, ptr %3, align 8, !dbg !4962
  store i64 0, ptr %0, align 8, !dbg !4962
  br label %bb4, !dbg !4961

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4963
  %5 = load i64, ptr %4, align 8, !dbg !4963, !range !1887, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4963
  %7 = load i64, ptr %6, align 8, !dbg !4963, !noundef !21
  %8 = insertvalue { i64, i64 } poison, i64 %5, 0, !dbg !4963
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4963
  ret { i64, i64 } %9, !dbg !4963
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %self) unnamed_addr #0 !dbg !4964 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4968, metadata !DIExpression()), !dbg !4969
  ret i64 %self, !dbg !4970
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE(i64 %self, i64 %align) unnamed_addr #0 !dbg !4971 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4975, metadata !DIExpression()), !dbg !4977
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4976, metadata !DIExpression()), !dbg !4978
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h53a2d41277db9430E"(i64 %align) #8, !dbg !4979
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17hd565e4b599cbc26cE(i64 %self, i64 %_5) #8, !dbg !4980
  store i64 %_3, ptr %0, align 8, !dbg !4981
  %1 = load i64, ptr %0, align 8, !dbg !4982, !noundef !21
  ret i64 %1, !dbg !4982
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h76a890c78681b805E(i64 %0, i64 %align) unnamed_addr #0 !dbg !4983 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4987, metadata !DIExpression()), !dbg !4989
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4988, metadata !DIExpression()), !dbg !4990
  %1 = load i64, ptr %self, align 8, !dbg !4991, !noundef !21
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE(i64 %1, i64 %align) #8, !dbg !4991
  store i64 %2, ptr %_4, align 8, !dbg !4991
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h04b289497f5929f8E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !4991
  ret i1 %3, !dbg !4992
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3edd436dc6fdfebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4993 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4998, metadata !DIExpression()), !dbg !5000
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4999, metadata !DIExpression()), !dbg !5001
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !5002
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %self) #8, !dbg !5003
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5003
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5003
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5003
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5003
  store ptr %_15.0, ptr %2, align 8, !dbg !5003
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5003
  store ptr %_15.1, ptr %3, align 8, !dbg !5003
  store i8 3, ptr %_21, align 1, !dbg !5003
  store i64 2, ptr %_22, align 8, !dbg !5003
  store i64 2, ptr %_23, align 8, !dbg !5003
  %4 = load i8, ptr %_21, align 1, !dbg !5003, !range !3183, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5003
  %6 = load i64, ptr %5, align 8, !dbg !5003, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5003
  %8 = load i64, ptr %7, align 8, !dbg !5003
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5003
  %10 = load i64, ptr %9, align 8, !dbg !5003, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5003
  %12 = load i64, ptr %11, align 8, !dbg !5003
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5004
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5006
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5007
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5008
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5009
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5010
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5011
  store i32 32, ptr %15, align 4, !dbg !5011
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5011
  store i8 %4, ptr %16, align 8, !dbg !5011
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5011
  store i32 4, ptr %17, align 8, !dbg !5011
  store i64 %6, ptr %_7.i, align 8, !dbg !5011
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5011
  store i64 %8, ptr %18, align 8, !dbg !5011
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5011
  store i64 %10, ptr %19, align 8, !dbg !5011
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5011
  store i64 %12, ptr %20, align 8, !dbg !5011
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5012
  store i64 0, ptr %21, align 8, !dbg !5012
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5012
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5003
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !5003
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5003
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5002
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8 %_4) #8, !dbg !5002
  ret i1 %23, !dbg !5013
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17hd565e4b599cbc26cE(i64 %addr, i64 %align) unnamed_addr #0 !dbg !5014 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5018, metadata !DIExpression()), !dbg !5020
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5019, metadata !DIExpression()), !dbg !5021
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !5022, metadata !DIExpression()), !dbg !5027
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !5029, metadata !DIExpression()), !dbg !5034
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !5036
  store i64 %1, ptr %0, align 8, !dbg !5036
  %_2.i.i = load i64, ptr %0, align 8, !dbg !5036, !noundef !21
  %2 = trunc i64 %_2.i.i to i32, !dbg !5036
  %3 = icmp eq i32 %2, 1, !dbg !5037
  %_3 = xor i1 %3, true, !dbg !5038
  br i1 %_3, label %bb2, label %bb3, !dbg !5038

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !5039
  %_8.1 = icmp ult i64 %align, 1, !dbg !5039
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5039
  br i1 %4, label %panic, label %bb4, !dbg !5039

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_08b13c9e01ea58d326fde16f43de4d77) #9, !dbg !5038
  unreachable, !dbg !5038

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !5040
  %5 = and i64 %addr, %_6, !dbg !5041
  ret i64 %5, !dbg !5042

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_dcf4a231b15b9b7c33e0581769121491) #9, !dbg !5039
  unreachable, !dbg !5039
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hffc3dc5bca8ba22bE"(i16 %sel) unnamed_addr #1 !dbg !5043 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5054, metadata !DIExpression()), !dbg !5055
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5056, metadata !DIExpression()), !dbg !5062
  %0 = zext i16 %sel to i64, !dbg !5064
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !5065, !srcloc !5066
  ret void, !dbg !5067
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h8d1bd85a91886f47E"() unnamed_addr #1 !dbg !5068 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5072, !srcloc !5073
  ret void, !dbg !5074
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h309a510e025a0344E(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5075 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5095, metadata !DIExpression()), !dbg !5096
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5097
  br i1 %_2, label %bb1, label %bb2, !dbg !5097

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5098
  %1 = load i16, ptr %_4, align 2, !dbg !5099, !noundef !21
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5099
  store i16 %1, ptr %2, align 8, !dbg !5099
  store ptr null, ptr %0, align 8, !dbg !5099
  br label %bb3, !dbg !5100

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5101
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %3, align 8, !dbg !5101
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5101
  store i64 22, ptr %4, align 8, !dbg !5101
  br label %bb3, !dbg !5100

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5102
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17hd4ab226dabac64daE(ptr align 2 %self) unnamed_addr #1 !dbg !5103 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5107, metadata !DIExpression()), !dbg !5108
  %0 = load i16, ptr %self, align 2, !dbg !5109, !noundef !21
  ret i16 %0, !dbg !5110
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17heebb0d5d9ca168dfE(i8 %n) unnamed_addr #1 !dbg !5111 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5129, metadata !DIExpression()), !dbg !5130
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5131

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5132
  br label %bb6, !dbg !5132

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5133
  %1 = load i8, ptr %_2, align 1, !dbg !5134, !range !3183, !noundef !21
  store i8 %1, ptr %0, align 1, !dbg !5134
  br label %bb6, !dbg !5135

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5136
  %2 = load i8, ptr %_3, align 1, !dbg !5137, !range !3183, !noundef !21
  store i8 %2, ptr %0, align 1, !dbg !5137
  br label %bb6, !dbg !5138

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5139
  %3 = load i8, ptr %_4, align 1, !dbg !5140, !range !3183, !noundef !21
  store i8 %3, ptr %0, align 1, !dbg !5140
  br label %bb6, !dbg !5141

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5142
  %4 = load i8, ptr %_5, align 1, !dbg !5143, !range !3183, !noundef !21
  store i8 %4, ptr %0, align 1, !dbg !5143
  br label %bb6, !dbg !5144

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5145, !range !3179, !noundef !21
  ret i8 %5, !dbg !5145
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h81000014b6ed5bcbE(i8 %0) unnamed_addr #1 !dbg !5146 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5150, metadata !DIExpression()), !dbg !5151
  %2 = load i8, ptr %self, align 1, !dbg !5152, !range !3183, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5152
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5153

bb2:                                              ; preds = %start
  unreachable, !dbg !5152

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5154
  br label %bb6, !dbg !5154

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5155
  br label %bb6, !dbg !5155

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5156
  br label %bb6, !dbg !5156

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5157
  br label %bb6, !dbg !5157

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5158, !noundef !21
  ret i8 %3, !dbg !5158
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17hac1189f27db7aee6E(i8 %0) unnamed_addr #1 !dbg !5159 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5166, metadata !DIExpression()), !dbg !5167
  %2 = load i8, ptr %n, align 1, !dbg !5168, !range !3183, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5168
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5169

bb2:                                              ; preds = %start
  unreachable, !dbg !5168

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5170
  br label %bb6, !dbg !5170

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5171
  br label %bb6, !dbg !5171

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5172
  br label %bb6, !dbg !5172

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5173
  br label %bb6, !dbg !5173

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5174, !noundef !21
  ret i64 %3, !dbg !5174
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h4ed4e67684b4e1bdE(i8 %0) unnamed_addr #1 !dbg !5175 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5182, metadata !DIExpression()), !dbg !5183
  %2 = load i8, ptr %n, align 1, !dbg !5184, !range !3183, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5184
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5185

bb2:                                              ; preds = %start
  unreachable, !dbg !5184

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5186
  br label %bb6, !dbg !5186

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5187
  br label %bb6, !dbg !5187

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5188
  br label %bb6, !dbg !5188

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5189
  br label %bb6, !dbg !5189

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5190, !noundef !21
  ret i64 %3, !dbg !5190
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h3f7b4db33e4420c7E(i8 %0) unnamed_addr #1 !dbg !5191 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5193, metadata !DIExpression()), !dbg !5194
  %2 = load i8, ptr %n, align 1, !dbg !5195, !range !3183, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5195
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5196

bb2:                                              ; preds = %start
  unreachable, !dbg !5195

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5197
  br label %bb6, !dbg !5197

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5198
  br label %bb6, !dbg !5198

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5199
  br label %bb6, !dbg !5199

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5200
  br label %bb6, !dbg !5200

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5201, !noundef !21
  ret i64 %3, !dbg !5201
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h6c4048008d785621E(i64 %bits) unnamed_addr #1 !dbg !5202 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5206, metadata !DIExpression()), !dbg !5207
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5208

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5209
  br label %bb6, !dbg !5209

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5210
  %1 = load i8, ptr %_2, align 1, !dbg !5211, !range !3183, !noundef !21
  store i8 %1, ptr %0, align 1, !dbg !5211
  br label %bb6, !dbg !5212

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5213
  %2 = load i8, ptr %_3, align 1, !dbg !5214, !range !3183, !noundef !21
  store i8 %2, ptr %0, align 1, !dbg !5214
  br label %bb6, !dbg !5215

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5216
  %3 = load i8, ptr %_4, align 1, !dbg !5217, !range !3183, !noundef !21
  store i8 %3, ptr %0, align 1, !dbg !5217
  br label %bb6, !dbg !5218

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5219
  %4 = load i8, ptr %_5, align 1, !dbg !5220, !range !3183, !noundef !21
  store i8 %4, ptr %0, align 1, !dbg !5220
  br label %bb6, !dbg !5221

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5222, !range !3179, !noundef !21
  ret i8 %5, !dbg !5222
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6645d15654846dc2E(i8 %n) unnamed_addr #1 !dbg !5223 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5227, metadata !DIExpression()), !dbg !5230
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h81000014b6ed5bcbE(i8 %n) #8, !dbg !5231
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5232
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5232
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5232
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5232
  br i1 %2, label %panic, label %bb2, !dbg !5232

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5233
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5233
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5233
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5233
  br i1 %4, label %panic1, label %bb3, !dbg !5233

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_13d948e797d3694374429c3a938ca8f7) #9, !dbg !5232
  unreachable, !dbg !5232

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5233
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5233
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5228, metadata !DIExpression()), !dbg !5234
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5235
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5235
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5235
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5235
  br i1 %6, label %panic2, label %bb4, !dbg !5235

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0fe610ff7590c82191b1e5648c46cdd1) #9, !dbg !5233
  unreachable, !dbg !5233

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5236
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5236
  store i64 %_9.0, ptr %7, align 8, !dbg !5236
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5237
  %9 = load i64, ptr %8, align 8, !dbg !5237, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5237
  %11 = load i64, ptr %10, align 8, !dbg !5237, !noundef !21
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5237
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5237
  ret { i64, i64 } %13, !dbg !5237

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d034d979382ae7927c9a0cc74333cbc5) #9, !dbg !5235
  unreachable, !dbg !5235
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h04b86a9b14ef5b56E(i64 %size) unnamed_addr #1 !dbg !5238 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5242, metadata !DIExpression()), !dbg !5243
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5244

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5245
  br label %bb6, !dbg !5245

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5246
  %1 = load i8, ptr %_2, align 1, !dbg !5247, !range !3183, !noundef !21
  store i8 %1, ptr %0, align 1, !dbg !5247
  br label %bb6, !dbg !5248

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5249
  %2 = load i8, ptr %_3, align 1, !dbg !5250, !range !3183, !noundef !21
  store i8 %2, ptr %0, align 1, !dbg !5250
  br label %bb6, !dbg !5251

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5252
  %3 = load i8, ptr %_4, align 1, !dbg !5253, !range !3183, !noundef !21
  store i8 %3, ptr %0, align 1, !dbg !5253
  br label %bb6, !dbg !5254

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5255
  %4 = load i8, ptr %_5, align 1, !dbg !5256, !range !3183, !noundef !21
  store i8 %4, ptr %0, align 1, !dbg !5256
  br label %bb6, !dbg !5257

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5258, !range !3179, !noundef !21
  ret i8 %5, !dbg !5258
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hc7f78e2f43a1891cE(i64 %bits) unnamed_addr #1 !dbg !5259 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5263, metadata !DIExpression()), !dbg !5264
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5265

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5266
  br label %bb6, !dbg !5266

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5267
  %1 = load i8, ptr %_2, align 1, !dbg !5268, !range !3183, !noundef !21
  store i8 %1, ptr %0, align 1, !dbg !5268
  br label %bb6, !dbg !5269

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5270
  %2 = load i8, ptr %_3, align 1, !dbg !5271, !range !3183, !noundef !21
  store i8 %2, ptr %0, align 1, !dbg !5271
  br label %bb6, !dbg !5272

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5273
  %3 = load i8, ptr %_4, align 1, !dbg !5274, !range !3183, !noundef !21
  store i8 %3, ptr %0, align 1, !dbg !5274
  br label %bb6, !dbg !5275

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5276
  %4 = load i8, ptr %_5, align 1, !dbg !5277, !range !3183, !noundef !21
  store i8 %4, ptr %0, align 1, !dbg !5277
  br label %bb6, !dbg !5278

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5279, !range !3179, !noundef !21
  ret i8 %5, !dbg !5279
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17ha2cb274ee4285d5fE(i8 %n) unnamed_addr #1 !dbg !5280 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5282, metadata !DIExpression()), !dbg !5285
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h81000014b6ed5bcbE(i8 %n) #8, !dbg !5286
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5287
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5287
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5287
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5287
  br i1 %2, label %panic, label %bb2, !dbg !5287

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5288
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5288
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5288
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5288
  br i1 %4, label %panic1, label %bb3, !dbg !5288

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ff0bc940585e76f908cabf47d2ac8531) #9, !dbg !5287
  unreachable, !dbg !5287

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5288
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5288
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5283, metadata !DIExpression()), !dbg !5289
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5290
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5290
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5290
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5290
  br i1 %6, label %panic2, label %bb4, !dbg !5290

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_be7a26ba1dc8a11180f0964335b9b8a3) #9, !dbg !5288
  unreachable, !dbg !5288

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5291
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5291
  store i64 %_9.0, ptr %7, align 8, !dbg !5291
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5292
  %9 = load i64, ptr %8, align 8, !dbg !5292, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5292
  %11 = load i64, ptr %10, align 8, !dbg !5292, !noundef !21
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5292
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5292
  ret { i64, i64 } %13, !dbg !5292

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_a8f5db7067e5f5644320e9995e2e2466) #9, !dbg !5290
  unreachable, !dbg !5290
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h926aa779819a54ecE"(i64 %0) unnamed_addr #1 !dbg !5293 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5301, metadata !DIExpression()), !dbg !5302
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h855d2d5821aabba1E(ptr align 8 %dr7_flags) #8, !dbg !5303
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h26f2e8b813ec4546E(i64 %_2) #8, !dbg !5304
  ret i64 %1, !dbg !5305
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h8200a0b084c989faE() unnamed_addr #1 !dbg !5306 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5314
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5310, metadata !DIExpression()), !dbg !5315
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h188443fc3f698a0cE() #8, !dbg !5316
  store i64 %0, ptr %_11, align 8, !dbg !5316
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h855d2d5821aabba1E(ptr align 8 %_11) #8, !dbg !5316
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5316
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5312, metadata !DIExpression()), !dbg !5317
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5318
  ret i64 %1, !dbg !5319
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h26f2e8b813ec4546E(i64 %bits) unnamed_addr #0 !dbg !5320 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5324, metadata !DIExpression()), !dbg !5325
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h8200a0b084c989faE() #8, !dbg !5326
  %_2 = and i64 %bits, %_3, !dbg !5327
  store i64 %_2, ptr %0, align 8, !dbg !5328
  %1 = load i64, ptr %0, align 8, !dbg !5329, !noundef !21
  ret i64 %1, !dbg !5329
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h79e3b6cf50c3567cE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5330 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5335, metadata !DIExpression()), !dbg !5339
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5336, metadata !DIExpression()), !dbg !5340
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6645d15654846dc2E(i8 %n) #8, !dbg !5341
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5341
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5341
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_c451b9e534c9b2ec28cd96ad5d2ca857) #8, !dbg !5342
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5342
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5337, metadata !DIExpression()), !dbg !5343
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h6c4048008d785621E(i64 %condition) #8, !dbg !5344, !range !3179
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h019fbe6a1ac36469E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_b62770e8f7745eb66ffb9e68a475712f) #8, !dbg !5344, !range !3183
  ret i8 %1, !dbg !5345
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h488ea4f961eb688dE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5346 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5351, metadata !DIExpression()), !dbg !5354
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5352, metadata !DIExpression()), !dbg !5355
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5353, metadata !DIExpression()), !dbg !5356
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6645d15654846dc2E(i8 %n) #8, !dbg !5357
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5357
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5357
  %_8 = load i8, ptr %condition, align 1, !dbg !5358, !range !3183, !noundef !21
  %_9 = icmp uge i8 3, %_8, !dbg !5358
  call void @llvm.assume(i1 %_9), !dbg !5358
  %_10 = icmp ule i8 0, %_8, !dbg !5358
  call void @llvm.assume(i1 %_10), !dbg !5358
  %_7 = zext i8 %_8 to i64, !dbg !5358
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_98124367f7c4c797dc16fb1b43151d99) #8, !dbg !5359
  ret void, !dbg !5360
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17h7145e04814e2af00E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5361 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5365, metadata !DIExpression()), !dbg !5369
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5366, metadata !DIExpression()), !dbg !5370
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17ha2cb274ee4285d5fE(i8 %n) #8, !dbg !5371
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5371
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5371
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_d603eb8956fedb7c08f3928fc09c23bd) #8, !dbg !5372
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5372
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5367, metadata !DIExpression()), !dbg !5373
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hc7f78e2f43a1891cE(i64 %size) #8, !dbg !5374, !range !3179
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2dbdb8a6c2c28bcdE"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_53e61b04acf9ee54cc3439795aa00b55) #8, !dbg !5374, !range !3183
  ret i8 %1, !dbg !5375
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17hd7896de1ce303ef3E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5376 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5380, metadata !DIExpression()), !dbg !5383
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5381, metadata !DIExpression()), !dbg !5384
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5382, metadata !DIExpression()), !dbg !5385
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17ha2cb274ee4285d5fE(i8 %n) #8, !dbg !5386
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5386
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5386
  %_8 = load i8, ptr %size, align 1, !dbg !5387, !range !3183, !noundef !21
  %_9 = icmp uge i8 3, %_8, !dbg !5387
  call void @llvm.assume(i1 %_9), !dbg !5387
  %_10 = icmp ule i8 0, %_8, !dbg !5387
  call void @llvm.assume(i1 %_10), !dbg !5387
  %_7 = zext i8 %_8 to i64, !dbg !5387
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_1e0cd32f91d454c565f5520cc8f258e0) #8, !dbg !5388
  ret void, !dbg !5389
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17ha8b7848072bde2cbE(i16 %self) unnamed_addr #0 !dbg !5390 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5395, metadata !DIExpression()), !dbg !5396
  %0 = lshr i16 %self, 3, !dbg !5397
  ret i16 %0, !dbg !5398
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h27ef2b9ad362ef16E(i16 %0) unnamed_addr #0 !dbg !5399 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5403, metadata !DIExpression()), !dbg !5404
  store i64 0, ptr %_4, align 8, !dbg !5405
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5405
  store i64 2, ptr %1, align 8, !dbg !5405
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5406
  %3 = load i64, ptr %2, align 8, !dbg !5406, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5406
  %5 = load i64, ptr %4, align 8, !dbg !5406, !noundef !21
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h50207a9c1d566fe5E"(ptr align 2 %self, i64 %3, i64 %5, ptr align 8 @alloc_8411d1a1d95567483d1ca6e44fac85d8) #8, !dbg !5406
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h36111f5cc3660216E(i16 %_2) #8, !dbg !5407, !range !3183
  ret i8 %6, !dbg !5408
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h7a662fd3e4b4dd9fE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5409 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5415, metadata !DIExpression()), !dbg !5424
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5416, metadata !DIExpression()), !dbg !5425
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5417, metadata !DIExpression()), !dbg !5426
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !5427
  %_11 = load i16, ptr %self, align 2, !dbg !5428, !noundef !21
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17ha8b7848072bde2cbE(i16 %_11) #8, !dbg !5428
  store i16 %0, ptr %_10, align 2, !dbg !5428
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5429
  %_18 = load i16, ptr %self, align 2, !dbg !5430, !noundef !21
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h27ef2b9ad362ef16E(i16 %_18) #8, !dbg !5430, !range !3183
  store i8 %1, ptr %_17, align 1, !dbg !5430
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5431
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %s) #8, !dbg !5432
  ret i1 %2, !dbg !5433
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h08133c8a0b0ced29E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5434 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5449, metadata !DIExpression()), !dbg !5450
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2910, metadata !DIExpression()), !dbg !5451
  %_3 = ptrtoint ptr %self to i64, !dbg !5453
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_3) #8, !dbg !5454
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5455
  %_10 = load i64, ptr %2, align 8, !dbg !5455, !noundef !21
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5455
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5455
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5455
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5455
  br i1 %4, label %panic, label %bb4, !dbg !5455

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5456
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5456
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5456
  br i1 %5, label %panic1, label %bb5, !dbg !5456

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_dd554e7f79648186da0f0bea6c2d968c) #9, !dbg !5455
  unreachable, !dbg !5455

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5456
  store i16 %_7, ptr %0, align 2, !dbg !5457
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5457
  store i64 %_2, ptr %6, align 2, !dbg !5457
  ret void, !dbg !5458

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_19026ea6d406f3723e38a7b6d4ee430b) #9, !dbg !5456
  unreachable, !dbg !5456
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h1dc36f5145d9d98cE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5493, metadata !DIExpression()), !dbg !5494
  %_3 = ptrtoint ptr %self to i64, !dbg !5495
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_3) #8, !dbg !5496
  %_8.0 = sub i64 4096, 1, !dbg !5497
  %_8.1 = icmp ult i64 4096, 1, !dbg !5497
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5497
  br i1 %1, label %panic, label %bb3, !dbg !5497

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5497
  store i16 %_5, ptr %0, align 2, !dbg !5498
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5498
  store i64 %_2, ptr %2, align 2, !dbg !5498
  ret void, !dbg !5499

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_e47e48d51c5b2e21b8ffef7f2cf178ef) #9, !dbg !5497
  unreachable, !dbg !5497
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f098c29c1e4ea59E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5500 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5505, metadata !DIExpression()), !dbg !5507
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5506, metadata !DIExpression()), !dbg !5508
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5509
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9fa5e191821b2a70E"(ptr align 4 %self) #8, !dbg !5510
  store i64 %0, ptr %_22, align 8, !dbg !5510
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %_22) #8, !dbg !5511
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5511
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5511
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5511
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5511
  store ptr %_20.0, ptr %3, align 8, !dbg !5511
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5511
  store ptr %_20.1, ptr %4, align 8, !dbg !5511
  store i8 3, ptr %_27, align 1, !dbg !5511
  store i64 2, ptr %_28, align 8, !dbg !5511
  store i64 2, ptr %_29, align 8, !dbg !5511
  %5 = load i8, ptr %_27, align 1, !dbg !5511, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5511
  %7 = load i64, ptr %6, align 8, !dbg !5511, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5511
  %9 = load i64, ptr %8, align 8, !dbg !5511
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5511
  %11 = load i64, ptr %10, align 8, !dbg !5511, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5511
  %13 = load i64, ptr %12, align 8, !dbg !5511
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5512
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5514
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5515
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5516
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5517
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5518
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5519
  store i32 32, ptr %16, align 4, !dbg !5519
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5519
  store i8 %5, ptr %17, align 8, !dbg !5519
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5519
  store i32 4, ptr %18, align 8, !dbg !5519
  store i64 %7, ptr %_7.i, align 8, !dbg !5519
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5519
  store i64 %9, ptr %19, align 8, !dbg !5519
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5519
  store i64 %11, ptr %20, align 8, !dbg !5519
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5519
  store i64 %13, ptr %21, align 8, !dbg !5519
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5520
  store i64 0, ptr %22, align 8, !dbg !5520
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5520
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5511
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5511
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5511
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5509
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5521
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5509
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5522
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5509
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %_4) #8, !dbg !5509
  ret i1 %24, !dbg !5523
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2f038ba9cb0484bdE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5524 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5529, metadata !DIExpression()), !dbg !5531
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5530, metadata !DIExpression()), !dbg !5532
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5533
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h6d35c08fa15a8b2dE"(ptr align 4 %self) #8, !dbg !5534
  store i64 %0, ptr %_22, align 8, !dbg !5534
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %_22) #8, !dbg !5535
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5535
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5535
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5535
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5535
  store ptr %_20.0, ptr %3, align 8, !dbg !5535
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5535
  store ptr %_20.1, ptr %4, align 8, !dbg !5535
  store i8 3, ptr %_27, align 1, !dbg !5535
  store i64 2, ptr %_28, align 8, !dbg !5535
  store i64 2, ptr %_29, align 8, !dbg !5535
  %5 = load i8, ptr %_27, align 1, !dbg !5535, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5535
  %7 = load i64, ptr %6, align 8, !dbg !5535, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5535
  %9 = load i64, ptr %8, align 8, !dbg !5535
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5535
  %11 = load i64, ptr %10, align 8, !dbg !5535, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5535
  %13 = load i64, ptr %12, align 8, !dbg !5535
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5536
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5538
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5539
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5540
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5541
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5542
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5543
  store i32 32, ptr %16, align 4, !dbg !5543
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5543
  store i8 %5, ptr %17, align 8, !dbg !5543
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5543
  store i32 4, ptr %18, align 8, !dbg !5543
  store i64 %7, ptr %_7.i, align 8, !dbg !5543
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5543
  store i64 %9, ptr %19, align 8, !dbg !5543
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5543
  store i64 %11, ptr %20, align 8, !dbg !5543
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5543
  store i64 %13, ptr %21, align 8, !dbg !5543
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5544
  store i64 0, ptr %22, align 8, !dbg !5544
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5544
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5535
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5535
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5535
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5533
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5545
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5533
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5546
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5533
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %_4) #8, !dbg !5533
  ret i1 %24, !dbg !5547
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h38d45ac7709f1097E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5548 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5553, metadata !DIExpression()), !dbg !5555
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5554, metadata !DIExpression()), !dbg !5556
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5557
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h15864afe1dc7082dE"(ptr align 4 %self) #8, !dbg !5558
  store i64 %0, ptr %_22, align 8, !dbg !5558
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %_22) #8, !dbg !5559
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5559
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5559
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5559
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5559
  store ptr %_20.0, ptr %3, align 8, !dbg !5559
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5559
  store ptr %_20.1, ptr %4, align 8, !dbg !5559
  store i8 3, ptr %_27, align 1, !dbg !5559
  store i64 2, ptr %_28, align 8, !dbg !5559
  store i64 2, ptr %_29, align 8, !dbg !5559
  %5 = load i8, ptr %_27, align 1, !dbg !5559, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5559
  %7 = load i64, ptr %6, align 8, !dbg !5559, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5559
  %9 = load i64, ptr %8, align 8, !dbg !5559
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5559
  %11 = load i64, ptr %10, align 8, !dbg !5559, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5559
  %13 = load i64, ptr %12, align 8, !dbg !5559
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5560
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5562
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5563
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5564
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5565
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5566
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5567
  store i32 32, ptr %16, align 4, !dbg !5567
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5567
  store i8 %5, ptr %17, align 8, !dbg !5567
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5567
  store i32 4, ptr %18, align 8, !dbg !5567
  store i64 %7, ptr %_7.i, align 8, !dbg !5567
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5567
  store i64 %9, ptr %19, align 8, !dbg !5567
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5567
  store i64 %11, ptr %20, align 8, !dbg !5567
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5567
  store i64 %13, ptr %21, align 8, !dbg !5567
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5568
  store i64 0, ptr %22, align 8, !dbg !5568
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5568
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5559
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5559
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5559
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5557
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5569
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5557
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5570
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5557
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %_4) #8, !dbg !5557
  ret i1 %24, !dbg !5571
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h642eaa09e378c329E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5572 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5577, metadata !DIExpression()), !dbg !5579
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5578, metadata !DIExpression()), !dbg !5580
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5581
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4b9c9410b2d06356E"(ptr align 4 %self) #8, !dbg !5582
  store i64 %0, ptr %_22, align 8, !dbg !5582
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %_22) #8, !dbg !5583
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5583
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5583
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5583
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5583
  store ptr %_20.0, ptr %3, align 8, !dbg !5583
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5583
  store ptr %_20.1, ptr %4, align 8, !dbg !5583
  store i8 3, ptr %_27, align 1, !dbg !5583
  store i64 2, ptr %_28, align 8, !dbg !5583
  store i64 2, ptr %_29, align 8, !dbg !5583
  %5 = load i8, ptr %_27, align 1, !dbg !5583, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5583
  %7 = load i64, ptr %6, align 8, !dbg !5583, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5583
  %9 = load i64, ptr %8, align 8, !dbg !5583
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5583
  %11 = load i64, ptr %10, align 8, !dbg !5583, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5583
  %13 = load i64, ptr %12, align 8, !dbg !5583
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5584
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5586
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5587
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5588
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5589
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5590
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5591
  store i32 32, ptr %16, align 4, !dbg !5591
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5591
  store i8 %5, ptr %17, align 8, !dbg !5591
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5591
  store i32 4, ptr %18, align 8, !dbg !5591
  store i64 %7, ptr %_7.i, align 8, !dbg !5591
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5591
  store i64 %9, ptr %19, align 8, !dbg !5591
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5591
  store i64 %11, ptr %20, align 8, !dbg !5591
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5591
  store i64 %13, ptr %21, align 8, !dbg !5591
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5592
  store i64 0, ptr %22, align 8, !dbg !5592
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5592
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5583
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5583
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5583
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5581
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5593
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5581
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5594
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5581
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %_4) #8, !dbg !5581
  ret i1 %24, !dbg !5595
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h84fedf233d9c01a1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5596 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5601, metadata !DIExpression()), !dbg !5603
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5602, metadata !DIExpression()), !dbg !5604
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5605
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hf5558635582ca8dbE"(ptr align 4 %self) #8, !dbg !5606
  store i64 %0, ptr %_22, align 8, !dbg !5606
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E(ptr align 8 %_22) #8, !dbg !5607
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5607
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5607
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5607
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5607
  store ptr %_20.0, ptr %3, align 8, !dbg !5607
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5607
  store ptr %_20.1, ptr %4, align 8, !dbg !5607
  store i8 3, ptr %_27, align 1, !dbg !5607
  store i64 2, ptr %_28, align 8, !dbg !5607
  store i64 2, ptr %_29, align 8, !dbg !5607
  %5 = load i8, ptr %_27, align 1, !dbg !5607, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5607
  %7 = load i64, ptr %6, align 8, !dbg !5607, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5607
  %9 = load i64, ptr %8, align 8, !dbg !5607
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5607
  %11 = load i64, ptr %10, align 8, !dbg !5607, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5607
  %13 = load i64, ptr %12, align 8, !dbg !5607
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5608
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5610
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5611
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5612
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5613
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5614
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5615
  store i32 32, ptr %16, align 4, !dbg !5615
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5615
  store i8 %5, ptr %17, align 8, !dbg !5615
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5615
  store i32 4, ptr %18, align 8, !dbg !5615
  store i64 %7, ptr %_7.i, align 8, !dbg !5615
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5615
  store i64 %9, ptr %19, align 8, !dbg !5615
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5615
  store i64 %11, ptr %20, align 8, !dbg !5615
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5615
  store i64 %13, ptr %21, align 8, !dbg !5615
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5616
  store i64 0, ptr %22, align 8, !dbg !5616
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5616
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5607
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5607
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5607
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5605
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5617
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5605
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5618
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5605
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %_4) #8, !dbg !5605
  ret i1 %24, !dbg !5619
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h15864afe1dc7082dE"(ptr align 4 %self) unnamed_addr #0 !dbg !5620 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5624, metadata !DIExpression()), !dbg !5627
  %_5 = load i16, ptr %self, align 4, !dbg !5628, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5628
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5629
  %_8 = load i16, ptr %0, align 2, !dbg !5629, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5630
  %_6 = shl i64 %_7, 16, !dbg !5630
  %_3 = or i64 %_4, %_6, !dbg !5628
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5631
  %_13 = load i32, ptr %1, align 4, !dbg !5631, !noundef !21
  %_12 = zext i32 %_13 to i64, !dbg !5632
  %_11 = shl i64 %_12, 32, !dbg !5632
  %addr = or i64 %_3, %_11, !dbg !5628
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5628
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5625, metadata !DIExpression()), !dbg !5633
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) #8, !dbg !5634
  ret i64 %2, !dbg !5635
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4b9c9410b2d06356E"(ptr align 4 %self) unnamed_addr #0 !dbg !5636 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5640, metadata !DIExpression()), !dbg !5643
  %_5 = load i16, ptr %self, align 4, !dbg !5644, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5644
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5645
  %_8 = load i16, ptr %0, align 2, !dbg !5645, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5646
  %_6 = shl i64 %_7, 16, !dbg !5646
  %_3 = or i64 %_4, %_6, !dbg !5644
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5647
  %_13 = load i32, ptr %1, align 4, !dbg !5647, !noundef !21
  %_12 = zext i32 %_13 to i64, !dbg !5648
  %_11 = shl i64 %_12, 32, !dbg !5648
  %addr = or i64 %_3, %_11, !dbg !5644
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5644
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5641, metadata !DIExpression()), !dbg !5649
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) #8, !dbg !5650
  ret i64 %2, !dbg !5651
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h6d35c08fa15a8b2dE"(ptr align 4 %self) unnamed_addr #0 !dbg !5652 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5656, metadata !DIExpression()), !dbg !5659
  %_5 = load i16, ptr %self, align 4, !dbg !5660, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5660
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5661
  %_8 = load i16, ptr %0, align 2, !dbg !5661, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5662
  %_6 = shl i64 %_7, 16, !dbg !5662
  %_3 = or i64 %_4, %_6, !dbg !5660
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5663
  %_13 = load i32, ptr %1, align 4, !dbg !5663, !noundef !21
  %_12 = zext i32 %_13 to i64, !dbg !5664
  %_11 = shl i64 %_12, 32, !dbg !5664
  %addr = or i64 %_3, %_11, !dbg !5660
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5660
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5657, metadata !DIExpression()), !dbg !5665
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) #8, !dbg !5666
  ret i64 %2, !dbg !5667
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9fa5e191821b2a70E"(ptr align 4 %self) unnamed_addr #0 !dbg !5668 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5672, metadata !DIExpression()), !dbg !5675
  %_5 = load i16, ptr %self, align 4, !dbg !5676, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5676
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5677
  %_8 = load i16, ptr %0, align 2, !dbg !5677, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5678
  %_6 = shl i64 %_7, 16, !dbg !5678
  %_3 = or i64 %_4, %_6, !dbg !5676
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5679
  %_13 = load i32, ptr %1, align 4, !dbg !5679, !noundef !21
  %_12 = zext i32 %_13 to i64, !dbg !5680
  %_11 = shl i64 %_12, 32, !dbg !5680
  %addr = or i64 %_3, %_11, !dbg !5676
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5676
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5673, metadata !DIExpression()), !dbg !5681
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) #8, !dbg !5682
  ret i64 %2, !dbg !5683
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hf5558635582ca8dbE"(ptr align 4 %self) unnamed_addr #0 !dbg !5684 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5688, metadata !DIExpression()), !dbg !5691
  %_5 = load i16, ptr %self, align 4, !dbg !5692, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5692
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5693
  %_8 = load i16, ptr %0, align 2, !dbg !5693, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5694
  %_6 = shl i64 %_7, 16, !dbg !5694
  %_3 = or i64 %_4, %_6, !dbg !5692
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5695
  %_13 = load i32, ptr %1, align 4, !dbg !5695, !noundef !21
  %_12 = zext i32 %_13 to i64, !dbg !5696
  %_11 = shl i64 %_12, 32, !dbg !5696
  %addr = or i64 %_3, %_11, !dbg !5692
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5692
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5689, metadata !DIExpression()), !dbg !5697
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE(i64 %addr) #8, !dbg !5698
  ret i64 %2, !dbg !5699
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h7c2712b911a1ecd8E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5700 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5706, metadata !DIExpression()), !dbg !5708
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5707, metadata !DIExpression()), !dbg !5709
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !5710
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h741cb42d876ab656E(ptr align 2 %self) #8, !dbg !5711
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5711
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5711
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5711
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5711
  store ptr %_15.0, ptr %2, align 8, !dbg !5711
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5711
  store ptr %_15.1, ptr %3, align 8, !dbg !5711
  store i8 3, ptr %_21, align 1, !dbg !5711
  store i64 2, ptr %_22, align 8, !dbg !5711
; call core::fmt::rt::v1::Count::Is
  %4 = call { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17ha89202fcf77a82beE(i64 6) #8, !dbg !5711
  %_23.0 = extractvalue { i64, i64 } %4, 0, !dbg !5711
  %_23.1 = extractvalue { i64, i64 } %4, 1, !dbg !5711
  %5 = load i8, ptr %_21, align 1, !dbg !5711, !range !3183, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5711
  %7 = load i64, ptr %6, align 8, !dbg !5711, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5711
  %9 = load i64, ptr %8, align 8, !dbg !5711
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5712
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5714
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5715
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5716
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5717
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %11 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %11, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5718
  %12 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5719
  store i32 32, ptr %12, align 4, !dbg !5719
  %13 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5719
  store i8 %5, ptr %13, align 8, !dbg !5719
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5719
  store i32 12, ptr %14, align 8, !dbg !5719
  store i64 %7, ptr %_7.i, align 8, !dbg !5719
  %15 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5719
  store i64 %9, ptr %15, align 8, !dbg !5719
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5719
  store i64 %_23.0, ptr %16, align 8, !dbg !5719
  %17 = getelementptr inbounds { i64, i64 }, ptr %16, i32 0, i32 1, !dbg !5719
  store i64 %_23.1, ptr %17, align 8, !dbg !5719
  %18 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5720
  store i64 0, ptr %18, align 8, !dbg !5720
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5720
  %19 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5711
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_20, i64 56, i1 false), !dbg !5711
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5711
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5710
; call core::fmt::builders::DebugTuple::finish
  %20 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8 %_4) #8, !dbg !5710
  ret i1 %20, !dbg !5721
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5efdd47077f7067E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5722 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5727, metadata !DIExpression()), !dbg !5731
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5728, metadata !DIExpression()), !dbg !5732
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5729, metadata !DIExpression()), !dbg !5733
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !5734
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5735
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5736
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5737
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5738
  %_21 = load i64, ptr %0, align 8, !dbg !5738, !noundef !21
  store i64 %_21, ptr %_20, align 8, !dbg !5739
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5740
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5741
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5742
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5743
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5744
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %s) #8, !dbg !5745
  ret i1 %1, !dbg !5746
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h19e6a95bf6d344c5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5747 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_12 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5753, metadata !DIExpression()), !dbg !5755
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5754, metadata !DIExpression()), !dbg !5756
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %self) #8, !dbg !5757
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5757
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5757
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5757
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5757
  store ptr %_8.0, ptr %2, align 8, !dbg !5757
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5757
  store ptr %_8.1, ptr %3, align 8, !dbg !5757
  store i8 3, ptr %_14, align 1, !dbg !5757
  store i64 2, ptr %_15, align 8, !dbg !5757
  store i64 2, ptr %_16, align 8, !dbg !5757
  %4 = load i8, ptr %_14, align 1, !dbg !5757, !range !3183, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5757
  %6 = load i64, ptr %5, align 8, !dbg !5757, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5757
  %8 = load i64, ptr %7, align 8, !dbg !5757
  %9 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5757
  %10 = load i64, ptr %9, align 8, !dbg !5757, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5757
  %12 = load i64, ptr %11, align 8, !dbg !5757
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5758
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5760
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5761
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5762
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5763
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5764
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5765
  store i32 32, ptr %15, align 4, !dbg !5765
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5765
  store i8 %4, ptr %16, align 8, !dbg !5765
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5765
  store i32 4, ptr %17, align 8, !dbg !5765
  store i64 %6, ptr %_7.i, align 8, !dbg !5765
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5765
  store i64 %8, ptr %18, align 8, !dbg !5765
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5765
  store i64 %10, ptr %19, align 8, !dbg !5765
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5765
  store i64 %12, ptr %20, align 8, !dbg !5765
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_13, i32 0, i32 1, !dbg !5766
  store i64 0, ptr %21, align 8, !dbg !5766
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5766
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_12, i64 0, i64 0, !dbg !5757
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_13, i64 56, i1 false), !dbg !5757
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5757
; call core::fmt::Formatter::write_fmt
  %23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_3) #8, !dbg !5757
  ret i1 %23, !dbg !5767
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h46295026798de6b6E(i64 %value) unnamed_addr #1 !dbg !5768 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5788, metadata !DIExpression()), !dbg !5789
  %_2 = icmp ugt i64 %value, 65535, !dbg !5790
  br i1 %_2, label %bb1, label %bb2, !dbg !5790

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5791
  %1 = load i64, ptr %_4, align 8, !dbg !5792, !noundef !21
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5792
  store i64 %1, ptr %2, align 8, !dbg !5792
  store i64 1, ptr %0, align 8, !dbg !5792
  br label %bb3, !dbg !5793

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5794
  br label %bb3, !dbg !5793

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5795
  %4 = load i64, ptr %3, align 8, !dbg !5795, !range !1887, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5795
  %6 = load i64, ptr %5, align 8, !dbg !5795
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !5795
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5795
  ret { i64, i64 } %8, !dbg !5795
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17hea8eda27c04561fdE(i64 %value) unnamed_addr #1 !dbg !5796 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5800, metadata !DIExpression()), !dbg !5801
  %_3 = trunc i64 %value to i16, !dbg !5802
  %_2 = zext i16 %_3 to i64, !dbg !5802
  store i64 %_2, ptr %0, align 8, !dbg !5803
  %1 = load i64, ptr %0, align 8, !dbg !5804, !noundef !21
  ret i64 %1, !dbg !5804
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb9daca88efa70e8fE(ptr align 8 %self) unnamed_addr #1 !dbg !5805 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5810, metadata !DIExpression()), !dbg !5811
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf2a3d30f10db61ccE"(ptr align 8 %self, i64 0, ptr align 8 @alloc_26c6703477ce5d906cb40d560a68730f) #8, !dbg !5812
  ret i1 %0, !dbg !5813
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb4504e7cfb662788E(ptr align 8 %self) unnamed_addr #1 !dbg !5814 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5818, metadata !DIExpression()), !dbg !5819
  store i64 1, ptr %_4, align 8, !dbg !5820
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5820
  store i64 3, ptr %1, align 8, !dbg !5820
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5821
  %3 = load i64, ptr %2, align 8, !dbg !5821, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5821
  %5 = load i64, ptr %4, align 8, !dbg !5821, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %self, i64 %3, i64 %5, ptr align 8 @alloc_bc8a80b7b62cd2639d68ed1c748acd1c) #8, !dbg !5821
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5822

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_e372999cc8dcf8407e31d1400e62547b) #9, !dbg !5823
  unreachable, !dbg !5823

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5824
  br label %bb7, !dbg !5824

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5825
  br label %bb7, !dbg !5825

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5826
  br label %bb7, !dbg !5826

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5827
  br label %bb7, !dbg !5827

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5828, !range !5829, !noundef !21
  ret i8 %6, !dbg !5828
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h0acf25a4624c9a24E(ptr align 8 %self) unnamed_addr #1 !dbg !5830 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5834, metadata !DIExpression()), !dbg !5835
  store i64 3, ptr %_3, align 8, !dbg !5836
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5836
  store i64 16, ptr %0, align 8, !dbg !5836
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5837
  %2 = load i64, ptr %1, align 8, !dbg !5837, !noundef !21
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5837
  %4 = load i64, ptr %3, align 8, !dbg !5837, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE"(ptr align 8 %self, i64 %2, i64 %4, ptr align 8 @alloc_218156b9cdd7b761f0f0aa7373f8e345) #8, !dbg !5837
  ret i64 %5, !dbg !5838
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17hdd77d22740b711f3E(ptr align 8 %self) unnamed_addr #1 !dbg !5839 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5841, metadata !DIExpression()), !dbg !5842
  %_2 = load i64, ptr %self, align 8, !dbg !5843, !noundef !21
  %0 = icmp eq i64 %_2, 0, !dbg !5843
  ret i1 %0, !dbg !5844
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17habccac5168d86b4cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5845 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5850, metadata !DIExpression()), !dbg !5854
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5851, metadata !DIExpression()), !dbg !5855
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5852, metadata !DIExpression()), !dbg !5856
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !5857
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb9daca88efa70e8fE(ptr align 8 %self) #8, !dbg !5858
  %1 = zext i1 %0 to i8, !dbg !5858
  store i8 %1, ptr %_10, align 1, !dbg !5858
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5859
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb4504e7cfb662788E(ptr align 8 %self) #8, !dbg !5860, !range !5829
  store i8 %2, ptr %_16, align 1, !dbg !5860
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5861
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h0acf25a4624c9a24E(ptr align 8 %self) #8, !dbg !5862
  store i64 %3, ptr %_22, align 8, !dbg !5862
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5863
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %s) #8, !dbg !5864
  ret i1 %4, !dbg !5865
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7488db7a0c8121dbE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5866 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5871, metadata !DIExpression()), !dbg !5872
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h76a890c78681b805E(i64 %address, i64 1073741824) #8, !dbg !5873
  %_2 = xor i1 %_3, true, !dbg !5874
  br i1 %_2, label %bb2, label %bb3, !dbg !5874

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h0ad0c89a55d01c16E"(i64 %address) #8, !dbg !5875
  store i64 %2, ptr %1, align 8, !dbg !5875
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5875
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5876
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5876
  store i64 0, ptr %0, align 8, !dbg !5876
  br label %bb5, !dbg !5877

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5878
  br label %bb5, !dbg !5877

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5877
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7e6d11fe1bc3281bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5879 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5883, metadata !DIExpression()), !dbg !5884
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h76a890c78681b805E(i64 %address, i64 2097152) #8, !dbg !5885
  %_2 = xor i1 %_3, true, !dbg !5886
  br i1 %_2, label %bb2, label %bb3, !dbg !5886

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hcfafffeb851601a5E"(i64 %address) #8, !dbg !5887
  store i64 %2, ptr %1, align 8, !dbg !5887
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5887
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5888
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5888
  store i64 0, ptr %0, align 8, !dbg !5888
  br label %bb5, !dbg !5889

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5890
  br label %bb5, !dbg !5889

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5889
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf852b1fab40c9b08E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5891 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5895, metadata !DIExpression()), !dbg !5896
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h76a890c78681b805E(i64 %address, i64 4096) #8, !dbg !5897
  %_2 = xor i1 %_3, true, !dbg !5898
  br i1 %_2, label %bb2, label %bb3, !dbg !5898

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h547c94f19ed222b0E"(i64 %address) #8, !dbg !5899
  store i64 %2, ptr %1, align 8, !dbg !5899
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5899
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5900
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5900
  store i64 0, ptr %0, align 8, !dbg !5900
  br label %bb5, !dbg !5901

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5902
  br label %bb5, !dbg !5901

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5901
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1635a89d0e26008cE"(i64 %address) unnamed_addr #0 !dbg !5903 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5907, metadata !DIExpression()), !dbg !5908
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE(i64 %address, i64 4096) #8, !dbg !5909
  store i64 %_2, ptr %0, align 8, !dbg !5910
  %1 = load i64, ptr %0, align 8, !dbg !5911
  ret i64 %1, !dbg !5911
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h465aa452511bde9fE"(i64 %address) unnamed_addr #0 !dbg !5912 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5916, metadata !DIExpression()), !dbg !5917
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE(i64 %address, i64 1073741824) #8, !dbg !5918
  store i64 %_2, ptr %0, align 8, !dbg !5919
  %1 = load i64, ptr %0, align 8, !dbg !5920
  ret i64 %1, !dbg !5920
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h65e48e42115e4c1dE"(i64 %address) unnamed_addr #0 !dbg !5921 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5925, metadata !DIExpression()), !dbg !5926
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE(i64 %address, i64 2097152) #8, !dbg !5927
  store i64 %_2, ptr %0, align 8, !dbg !5928
  %1 = load i64, ptr %0, align 8, !dbg !5929
  ret i64 %1, !dbg !5929
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h375178248619326dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5930 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5935, metadata !DIExpression()), !dbg !5937
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5936, metadata !DIExpression()), !dbg !5938
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h531bae9b7a9193baE(ptr align 8 @alloc_f1029fdadd6e02ba62cce1778e85ba8f) #8, !dbg !5939
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5939
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5939
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5940
  %1 = load i64, ptr %_13, align 8, !dbg !5940
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h0c5e4a1482265014E"(i64 %1) #8, !dbg !5940
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %_12) #8, !dbg !5940
  store i64 %2, ptr %_11, align 8, !dbg !5940
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %_11) #8, !dbg !5939
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5939
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5939
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5939
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5939
  store ptr %_8.0, ptr %5, align 8, !dbg !5939
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5939
  store ptr %_8.1, ptr %6, align 8, !dbg !5939
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5939
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5939
  store ptr %_9.0, ptr %8, align 8, !dbg !5939
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5939
  store ptr %_9.1, ptr %9, align 8, !dbg !5939
  store i8 3, ptr %_18, align 1, !dbg !5939
  store i64 2, ptr %_19, align 8, !dbg !5939
  store i64 2, ptr %_20, align 8, !dbg !5939
  %10 = load i8, ptr %_18, align 1, !dbg !5939, !range !3183, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5939
  %12 = load i64, ptr %11, align 8, !dbg !5939, !range !933, !noundef !21
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5939
  %14 = load i64, ptr %13, align 8, !dbg !5939
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5939
  %16 = load i64, ptr %15, align 8, !dbg !5939, !range !933, !noundef !21
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5939
  %18 = load i64, ptr %17, align 8, !dbg !5939
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4584, metadata !DIExpression()), !dbg !5941
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4589, metadata !DIExpression()), !dbg !5943
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4590, metadata !DIExpression()), !dbg !5944
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4591, metadata !DIExpression()), !dbg !5945
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4592, metadata !DIExpression()), !dbg !5946
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4593, metadata !DIExpression()), !dbg !5947
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5948
  store i32 32, ptr %21, align 4, !dbg !5948
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5948
  store i8 %10, ptr %22, align 8, !dbg !5948
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5948
  store i32 0, ptr %23, align 8, !dbg !5948
  store i64 %12, ptr %_7.i7, align 8, !dbg !5948
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5948
  store i64 %14, ptr %24, align 8, !dbg !5948
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5948
  store i64 %16, ptr %25, align 8, !dbg !5948
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5948
  store i64 %18, ptr %26, align 8, !dbg !5948
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5949
  store i64 0, ptr %27, align 8, !dbg !5949
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5949
  store i8 3, ptr %_22, align 1, !dbg !5939
  store i64 2, ptr %_23, align 8, !dbg !5939
  store i64 2, ptr %_24, align 8, !dbg !5939
  %28 = load i8, ptr %_22, align 1, !dbg !5939, !range !3183, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5939
  %30 = load i64, ptr %29, align 8, !dbg !5939, !range !933, !noundef !21
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5939
  %32 = load i64, ptr %31, align 8, !dbg !5939
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5939
  %34 = load i64, ptr %33, align 8, !dbg !5939, !range !933, !noundef !21
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5939
  %36 = load i64, ptr %35, align 8, !dbg !5939
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5950
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5952
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5953
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5954
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5955
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5956
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5957
  store i32 32, ptr %39, align 4, !dbg !5957
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5957
  store i8 %28, ptr %40, align 8, !dbg !5957
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5957
  store i32 4, ptr %41, align 8, !dbg !5957
  store i64 %30, ptr %_7.i, align 8, !dbg !5957
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5957
  store i64 %32, ptr %42, align 8, !dbg !5957
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5957
  store i64 %34, ptr %43, align 8, !dbg !5957
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !5957
  store i64 %36, ptr %44, align 8, !dbg !5957
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5958
  store i64 1, ptr %45, align 8, !dbg !5958
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5958
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5939
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5939
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5939
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5939
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5939
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_3) #8, !dbg !5959
  ret i1 %48, !dbg !5960
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d7ce302aef45903E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5961 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5965, metadata !DIExpression()), !dbg !5967
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5966, metadata !DIExpression()), !dbg !5968
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h531bae9b7a9193baE(ptr align 8 @alloc_1914a9e91283e9898b71d35cec735d27) #8, !dbg !5969
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5969
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5969
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5970
  %1 = load i64, ptr %_13, align 8, !dbg !5970
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17he96bbf7b5d657ba8E"(i64 %1) #8, !dbg !5970
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %_12) #8, !dbg !5970
  store i64 %2, ptr %_11, align 8, !dbg !5970
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %_11) #8, !dbg !5969
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5969
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5969
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5969
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5969
  store ptr %_8.0, ptr %5, align 8, !dbg !5969
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5969
  store ptr %_8.1, ptr %6, align 8, !dbg !5969
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5969
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5969
  store ptr %_9.0, ptr %8, align 8, !dbg !5969
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5969
  store ptr %_9.1, ptr %9, align 8, !dbg !5969
  store i8 3, ptr %_18, align 1, !dbg !5969
  store i64 2, ptr %_19, align 8, !dbg !5969
  store i64 2, ptr %_20, align 8, !dbg !5969
  %10 = load i8, ptr %_18, align 1, !dbg !5969, !range !3183, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5969
  %12 = load i64, ptr %11, align 8, !dbg !5969, !range !933, !noundef !21
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5969
  %14 = load i64, ptr %13, align 8, !dbg !5969
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5969
  %16 = load i64, ptr %15, align 8, !dbg !5969, !range !933, !noundef !21
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5969
  %18 = load i64, ptr %17, align 8, !dbg !5969
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4584, metadata !DIExpression()), !dbg !5971
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4589, metadata !DIExpression()), !dbg !5973
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4590, metadata !DIExpression()), !dbg !5974
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4591, metadata !DIExpression()), !dbg !5975
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4592, metadata !DIExpression()), !dbg !5976
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4593, metadata !DIExpression()), !dbg !5977
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5978
  store i32 32, ptr %21, align 4, !dbg !5978
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5978
  store i8 %10, ptr %22, align 8, !dbg !5978
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5978
  store i32 0, ptr %23, align 8, !dbg !5978
  store i64 %12, ptr %_7.i7, align 8, !dbg !5978
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5978
  store i64 %14, ptr %24, align 8, !dbg !5978
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5978
  store i64 %16, ptr %25, align 8, !dbg !5978
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5978
  store i64 %18, ptr %26, align 8, !dbg !5978
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5979
  store i64 0, ptr %27, align 8, !dbg !5979
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5979
  store i8 3, ptr %_22, align 1, !dbg !5969
  store i64 2, ptr %_23, align 8, !dbg !5969
  store i64 2, ptr %_24, align 8, !dbg !5969
  %28 = load i8, ptr %_22, align 1, !dbg !5969, !range !3183, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5969
  %30 = load i64, ptr %29, align 8, !dbg !5969, !range !933, !noundef !21
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5969
  %32 = load i64, ptr %31, align 8, !dbg !5969
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5969
  %34 = load i64, ptr %33, align 8, !dbg !5969, !range !933, !noundef !21
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5969
  %36 = load i64, ptr %35, align 8, !dbg !5969
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !5980
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5982
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5983
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !5984
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !5985
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !5986
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5987
  store i32 32, ptr %39, align 4, !dbg !5987
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5987
  store i8 %28, ptr %40, align 8, !dbg !5987
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5987
  store i32 4, ptr %41, align 8, !dbg !5987
  store i64 %30, ptr %_7.i, align 8, !dbg !5987
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5987
  store i64 %32, ptr %42, align 8, !dbg !5987
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5987
  store i64 %34, ptr %43, align 8, !dbg !5987
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !5987
  store i64 %36, ptr %44, align 8, !dbg !5987
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5988
  store i64 1, ptr %45, align 8, !dbg !5988
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5988
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5969
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5969
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5969
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5969
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5969
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_3) #8, !dbg !5989
  ret i1 %48, !dbg !5990
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb44d47878290376fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5991 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5995, metadata !DIExpression()), !dbg !5997
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5996, metadata !DIExpression()), !dbg !5998
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h531bae9b7a9193baE(ptr align 8 @alloc_91221bf8b03d178b33e1b4ad68c5ad2f) #8, !dbg !5999
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5999
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5999
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6000
  %1 = load i64, ptr %_13, align 8, !dbg !6000
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h77de832ad71fb1c1E"(i64 %1) #8, !dbg !6000
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %_12) #8, !dbg !6000
  store i64 %2, ptr %_11, align 8, !dbg !6000
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E(ptr align 8 %_11) #8, !dbg !5999
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5999
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5999
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5999
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5999
  store ptr %_8.0, ptr %5, align 8, !dbg !5999
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5999
  store ptr %_8.1, ptr %6, align 8, !dbg !5999
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5999
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5999
  store ptr %_9.0, ptr %8, align 8, !dbg !5999
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5999
  store ptr %_9.1, ptr %9, align 8, !dbg !5999
  store i8 3, ptr %_18, align 1, !dbg !5999
  store i64 2, ptr %_19, align 8, !dbg !5999
  store i64 2, ptr %_20, align 8, !dbg !5999
  %10 = load i8, ptr %_18, align 1, !dbg !5999, !range !3183, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5999
  %12 = load i64, ptr %11, align 8, !dbg !5999, !range !933, !noundef !21
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5999
  %14 = load i64, ptr %13, align 8, !dbg !5999
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5999
  %16 = load i64, ptr %15, align 8, !dbg !5999, !range !933, !noundef !21
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5999
  %18 = load i64, ptr %17, align 8, !dbg !5999
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4584, metadata !DIExpression()), !dbg !6001
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4589, metadata !DIExpression()), !dbg !6003
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4590, metadata !DIExpression()), !dbg !6004
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4591, metadata !DIExpression()), !dbg !6005
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4592, metadata !DIExpression()), !dbg !6006
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4593, metadata !DIExpression()), !dbg !6007
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !6008
  store i32 32, ptr %21, align 4, !dbg !6008
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !6008
  store i8 %10, ptr %22, align 8, !dbg !6008
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !6008
  store i32 0, ptr %23, align 8, !dbg !6008
  store i64 %12, ptr %_7.i7, align 8, !dbg !6008
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !6008
  store i64 %14, ptr %24, align 8, !dbg !6008
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !6008
  store i64 %16, ptr %25, align 8, !dbg !6008
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6008
  store i64 %18, ptr %26, align 8, !dbg !6008
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !6009
  store i64 0, ptr %27, align 8, !dbg !6009
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !6009
  store i8 3, ptr %_22, align 1, !dbg !5999
  store i64 2, ptr %_23, align 8, !dbg !5999
  store i64 2, ptr %_24, align 8, !dbg !5999
  %28 = load i8, ptr %_22, align 1, !dbg !5999, !range !3183, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5999
  %30 = load i64, ptr %29, align 8, !dbg !5999, !range !933, !noundef !21
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5999
  %32 = load i64, ptr %31, align 8, !dbg !5999
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5999
  %34 = load i64, ptr %33, align 8, !dbg !5999, !range !933, !noundef !21
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5999
  %36 = load i64, ptr %35, align 8, !dbg !5999
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4584, metadata !DIExpression()), !dbg !6010
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !6012
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !6013
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4591, metadata !DIExpression()), !dbg !6014
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4592, metadata !DIExpression()), !dbg !6015
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4593, metadata !DIExpression()), !dbg !6016
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !6017
  store i32 32, ptr %39, align 4, !dbg !6017
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !6017
  store i8 %28, ptr %40, align 8, !dbg !6017
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !6017
  store i32 4, ptr %41, align 8, !dbg !6017
  store i64 %30, ptr %_7.i, align 8, !dbg !6017
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !6017
  store i64 %32, ptr %42, align 8, !dbg !6017
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !6017
  store i64 %34, ptr %43, align 8, !dbg !6017
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !6017
  store i64 %36, ptr %44, align 8, !dbg !6017
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !6018
  store i64 1, ptr %45, align 8, !dbg !6018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !6018
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5999
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5999
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5999
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5999
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5999
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_3) #8, !dbg !6019
  ret i1 %48, !dbg !6020
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h522a401a4bc6f295E"(ptr align 8 %self) unnamed_addr #1 !dbg !6021 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6027, metadata !DIExpression()), !dbg !6028
  %_2 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6029
  %0 = load ptr, ptr %_2, align 8, !dbg !6029, !nonnull !21, !align !3860, !noundef !21
  ret ptr %0, !dbg !6030
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hb9cc338652546166E"(ptr align 8 %self) unnamed_addr #1 !dbg !6031 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6035, metadata !DIExpression()), !dbg !6036
  ret ptr %self, !dbg !6037
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hb84337c3240e0ddfE(ptr align 8 %self) unnamed_addr #1 !dbg !6038 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6047, metadata !DIExpression()), !dbg !6048
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h522a401a4bc6f295E"(ptr align 8 %self) #8, !dbg !6049
  ret ptr %_2, !dbg !6050
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17hfe68253fd7d08b18E(ptr align 8 %self) unnamed_addr #1 !dbg !6051 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6056, metadata !DIExpression()), !dbg !6057
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hb9cc338652546166E"(ptr align 8 %self) #8, !dbg !6058
  %0 = load i64, ptr %_2, align 8, !dbg !6058, !noundef !21
  ret i64 %0, !dbg !6059
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h549ace62ba2300fbE"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6060 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6065, metadata !DIExpression()), !dbg !6069
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6066, metadata !DIExpression()), !dbg !6070
  %_4 = load i64, ptr %self, align 8, !dbg !6071, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6072
  %3 = load i64, ptr %1, align 8, !dbg !6072
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h77de832ad71fb1c1E"(i64 %3) #8, !dbg !6072
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %_6) #8, !dbg !6072
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h6975beae3de742dbE"(i64 %_4, i64 %_5) #8, !dbg !6071
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6071
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6067, metadata !DIExpression()), !dbg !6073
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %virt) #8, !dbg !6074
  ret ptr %4, !dbg !6075
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17hbc764b1821cd6eaeE(ptr align 8 %self) unnamed_addr #1 !dbg !6076 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6086, metadata !DIExpression()), !dbg !6087
  %0 = load ptr, ptr %self, align 8, !dbg !6088, !nonnull !21, !align !3860, !noundef !21
  ret ptr %0, !dbg !6089
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h5fc0c6cb34bd5e6aE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6090 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_41 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_30 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_29 = alloca { i64, i64 }, align 8
  %_25 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6094, metadata !DIExpression()), !dbg !6117
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6095, metadata !DIExpression()), !dbg !6118
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6103, metadata !DIExpression()), !dbg !6119
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6107, metadata !DIExpression()), !dbg !6120
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6109, metadata !DIExpression()), !dbg !6121
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6111, metadata !DIExpression()), !dbg !6122
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6115, metadata !DIExpression()), !dbg !6123
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6124
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6096, metadata !DIExpression()), !dbg !6125
  %_43 = load ptr, ptr %self, align 8, !dbg !6126, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6127
  %8 = load i64, ptr %6, align 8, !dbg !6127
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %8) #8, !dbg !6127
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_43, i16 %_7, ptr align 8 @alloc_a95a0b457629b417ac8fd8f8d1908034) #8, !dbg !6126
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6128
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6099, metadata !DIExpression()), !dbg !6129
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6130
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d07cd289a1e46bcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6130
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6130
  %9 = load i64, ptr %_8, align 8, !dbg !6130, !range !3944, !noundef !21
  %10 = icmp eq i64 %9, 3, !dbg !6130
  %_11 = select i1 %10, i64 0, i64 1, !dbg !6130
  %11 = icmp eq i64 %_11, 0, !dbg !6130
  br i1 %11, label %bb6, label %bb8, !dbg !6130

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6130
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6130
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6131
  %_16 = load i16, ptr %13, align 8, !dbg !6131, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6132
  %14 = load i64, ptr %5, align 8, !dbg !6132
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha2f76d023d961ccdE(i64 %14, i16 %_16) #8, !dbg !6132
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6133
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6105, metadata !DIExpression()), !dbg !6134
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6135
  %15 = load i64, ptr %4, align 8, !dbg !6135
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE"(i64 %15) #8, !dbg !6135
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_18 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_15, i16 %_19, ptr align 8 @alloc_9a6189aa2753cf588fe3471d39d7ee62) #8, !dbg !6136
  store ptr %_18, ptr %p3_entry, align 8, !dbg !6137
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6138, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_21) #8, !dbg !6138
  store i64 %16, ptr %flags, align 8, !dbg !6138
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %flags, i64 1) #8, !dbg !6139
  %_22 = xor i1 %_23, true, !dbg !6140
  br i1 %_22, label %bb14, label %bb15, !dbg !6140

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6141
  %residual.0 = load i64, ptr %17, align 8, !dbg !6141, !range !933, !noundef !21
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6141
  %residual.1 = load i64, ptr %18, align 8, !dbg !6141
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6141
  store i64 %residual.0, ptr %19, align 8, !dbg !6141
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6141
  store i64 %residual.1, ptr %20, align 8, !dbg !6141
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6101, metadata !DIExpression()), !dbg !6142
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h65de41dadb43fca0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_f9486180d201020833fe27c8c979c972) #8, !dbg !6143
  br label %bb27, !dbg !6143

bb27:                                             ; preds = %bb23, %bb24, %bb17, %bb14, %bb8
  ret void, !dbg !6144

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %flags, i64 128) #8, !dbg !6145
  %_26 = xor i1 %_27, true, !dbg !6146
  br i1 %_26, label %bb17, label %bb18, !dbg !6146

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_25, align 8, !dbg !6147
  %21 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6148
  %22 = load i64, ptr %21, align 8, !dbg !6148, !range !933, !noundef !21
  %23 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6148
  %24 = load i64, ptr %23, align 8, !dbg !6148
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6148
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6148
  store i64 %22, ptr %26, align 8, !dbg !6148
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6148
  store i64 %24, ptr %27, align 8, !dbg !6148
  store i64 1, ptr %0, align 8, !dbg !6148
  br label %bb27, !dbg !6149

bb18:                                             ; preds = %bb15
  %_34 = load ptr, ptr %p3_entry, align 8, !dbg !6151, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_34) #8, !dbg !6151
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7488db7a0c8121dbE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_32, i64 %_33) #8, !dbg !6152
  store ptr %p3_entry, ptr %_35, align 8, !dbg !6153
  %28 = load ptr, ptr %_35, align 8, !dbg !6152, !nonnull !21, !align !1062, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha79208fdb78cf839E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_31, ptr %_32, ptr align 8 %28) #8, !dbg !6152
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h842161dcbea53e97E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_30, ptr %_31) #8, !dbg !6152
  %29 = load i64, ptr %_30, align 8, !dbg !6152, !range !3944, !noundef !21
  %30 = icmp eq i64 %29, 3, !dbg !6152
  %_37 = select i1 %30, i64 0, i64 1, !dbg !6152
  %31 = icmp eq i64 %_37, 0, !dbg !6152
  br i1 %31, label %bb23, label %bb24, !dbg !6152

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_29, align 8, !dbg !6154
  %32 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !6155
  %33 = load i64, ptr %32, align 8, !dbg !6155, !range !933, !noundef !21
  %34 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !6155
  %35 = load i64, ptr %34, align 8, !dbg !6155
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6155
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6155
  store i64 %33, ptr %37, align 8, !dbg !6155
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6155
  store i64 %35, ptr %38, align 8, !dbg !6155
  store i64 1, ptr %0, align 8, !dbg !6155
  br label %bb27, !dbg !6149

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_30, i32 0, i32 1, !dbg !6152
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6152
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6156, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h066b284bf2e95145E(ptr align 8 %40) #8, !dbg !6156
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6157
  %41 = load i64, ptr %3, align 8, !dbg !6157
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h3f7b45fc0b16557fE"(i64 %41) #8, !dbg !6157
  store i64 %42, ptr %2, align 8, !dbg !6157
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6157
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_41, ptr align 8 %frame, i64 8, i1 false), !dbg !6158
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_41, i32 0, i32 1, !dbg !6158
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_42, i64 8, i1 false), !dbg !6158
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6159
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_41, i64 16, i1 false), !dbg !6159
  store i64 0, ptr %0, align 8, !dbg !6159
  br label %bb27, !dbg !6144

bb24:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6160
  %residual.01 = load i64, ptr %45, align 8, !dbg !6160, !range !933, !noundef !21
  %46 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6160
  %residual.12 = load i64, ptr %46, align 8, !dbg !6160
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6160
  store i64 %residual.01, ptr %47, align 8, !dbg !6160
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6160
  store i64 %residual.12, ptr %48, align 8, !dbg !6160
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6113, metadata !DIExpression()), !dbg !6161
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h65de41dadb43fca0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_e687f8d1399596590849290cb1ca609e) #8, !dbg !6162
  br label %bb27, !dbg !6162

bb7:                                              ; No predecessors!
  unreachable, !dbg !6130
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51fc786148f294f4E"(i1 zeroext %0) unnamed_addr #0 !dbg !6163 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6168, metadata !DIExpression()), !dbg !6169
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6167, metadata !DIExpression()), !dbg !6170
  %3 = load i8, ptr %err, align 1, !dbg !6171, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6171
  %_3 = zext i1 %4 to i64, !dbg !6171
  %5 = icmp eq i64 %_3, 0, !dbg !6172
  br i1 %5, label %bb3, label %bb1, !dbg !6172

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6173
  br label %bb4, !dbg !6173

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6174
  br label %bb4, !dbg !6174

bb2:                                              ; No predecessors!
  unreachable, !dbg !6171

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6175
  %7 = load i64, ptr %6, align 8, !dbg !6175, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6175
  %9 = load i64, ptr %8, align 8, !dbg !6175
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6175
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6175
  ret { i64, i64 } %11, !dbg !6175
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8ce749597f58aff7E"(ptr align 8 %0) unnamed_addr #0 !dbg !6176 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6180, metadata !DIExpression(DW_OP_deref)), !dbg !6182
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6181, metadata !DIExpression()), !dbg !6183
  %_5 = load ptr, ptr %_1, align 8, !dbg !6184, !nonnull !21, !align !1062, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6184, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_6) #8, !dbg !6184
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6185
  store i64 %_3, ptr %2, align 8, !dbg !6185
  store i64 2, ptr %1, align 8, !dbg !6185
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6186
  %4 = load i64, ptr %3, align 8, !dbg !6186, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6186
  %6 = load i64, ptr %5, align 8, !dbg !6186
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6186
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6186
  ret { i64, i64 } %8, !dbg !6186
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17ha7c7091b6abe48d3E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6187 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6207, metadata !DIExpression()), !dbg !6214
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6208, metadata !DIExpression()), !dbg !6215
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6209, metadata !DIExpression()), !dbg !6216
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6217
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6210, metadata !DIExpression()), !dbg !6218
  %_26 = load ptr, ptr %self, align 8, !dbg !6219, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6220
  %9 = load i64, ptr %7, align 8, !dbg !6220
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %9) #8, !dbg !6220
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_624920e76d8e77f63974df8962c5c2fd) #8, !dbg !6219
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6219
  br i1 %_5, label %bb4, label %bb5, !dbg !6219

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6221
  %_13 = load i16, ptr %10, align 8, !dbg !6221, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6222
  %11 = load i64, ptr %6, align 8, !dbg !6222
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha2f76d023d961ccdE(i64 %11, i16 %_13) #8, !dbg !6222
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6223
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6212, metadata !DIExpression()), !dbg !6224
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6225
  %12 = load i64, ptr %5, align 8, !dbg !6225
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE"(i64 %12) #8, !dbg !6225
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_0fa731dfaef3d7160024590042e153b6) #8, !dbg !6226
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_16) #8, !dbg !6226
  br i1 %_14, label %bb10, label %bb11, !dbg !6226

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6227
  %13 = load i8, ptr %_10, align 1, !dbg !6228, !range !1596, !noundef !21
  %14 = trunc i8 %13 to i1, !dbg !6228
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6228
  %16 = zext i1 %14 to i8, !dbg !6228
  store i8 %16, ptr %15, align 1, !dbg !6228
  store i8 1, ptr %0, align 8, !dbg !6228
  br label %bb17, !dbg !6229

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6231

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6232
  %17 = load i64, ptr %4, align 8, !dbg !6232
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE"(i64 %17) #8, !dbg !6232
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3cfb63368972b7688adac51ffad6ea71) #8, !dbg !6233
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3be7d70ae26a716bE"(i64 %flags, i64 128) #8, !dbg !6234
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_22, i64 %_24) #8, !dbg !6233
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6235
  %18 = load i64, ptr %3, align 8, !dbg !6235
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h3f7b45fc0b16557fE"(i64 %18) #8, !dbg !6235
  store i64 %19, ptr %2, align 8, !dbg !6235
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6235
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6236
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_25, i64 8, i1 false), !dbg !6236
  store i8 0, ptr %0, align 8, !dbg !6236
  br label %bb17, !dbg !6231

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6237
  %21 = load i8, ptr %_19, align 1, !dbg !6238, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !6238
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6238
  %24 = zext i1 %22 to i8, !dbg !6238
  store i8 %24, ptr %23, align 1, !dbg !6238
  store i8 1, ptr %0, align 8, !dbg !6238
  br label %bb17, !dbg !6229
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h1010050efd5065a5E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6239 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6261, metadata !DIExpression()), !dbg !6268
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6262, metadata !DIExpression()), !dbg !6269
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6263, metadata !DIExpression()), !dbg !6270
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6271
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6264, metadata !DIExpression()), !dbg !6272
  %_13 = load ptr, ptr %self, align 8, !dbg !6273, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6274
  %4 = load i64, ptr %1, align 8, !dbg !6274
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %4) #8, !dbg !6274
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_0c6e74810f23b59e34001235df6da1d7) #8, !dbg !6273
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6275
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6266, metadata !DIExpression()), !dbg !6276
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !6277
  br i1 %_8, label %bb4, label %bb5, !dbg !6277

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_6, i64 %flags) #8, !dbg !6278
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !6279
  store i8 2, ptr %2, align 1, !dbg !6280
  br label %bb8, !dbg !6281

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6282
  %5 = load i8, ptr %_10, align 1, !dbg !6283, !range !1596, !noundef !21
  %6 = trunc i8 %5 to i1, !dbg !6283
  %7 = zext i1 %6 to i8, !dbg !6283
  store i8 %7, ptr %2, align 1, !dbg !6283
  br label %bb8, !dbg !6281

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6281, !range !5829, !noundef !21
  ret i8 %8, !dbg !6281
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h29ffdff6102ba6e8E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6284 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6286, metadata !DIExpression()), !dbg !6289
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6287, metadata !DIExpression()), !dbg !6290
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6288, metadata !DIExpression()), !dbg !6291
  store i8 1, ptr %_4, align 1, !dbg !6292
  %3 = load i8, ptr %_4, align 1, !dbg !6293, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6293
  %5 = zext i1 %4 to i8, !dbg !6293
  store i8 %5, ptr %1, align 1, !dbg !6293
  %6 = load i8, ptr %1, align 1, !dbg !6294, !range !5829, !noundef !21
  ret i8 %6, !dbg !6294
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17ha55930b422d1620aE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6295 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6297, metadata !DIExpression()), !dbg !6300
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6298, metadata !DIExpression()), !dbg !6301
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6299, metadata !DIExpression()), !dbg !6302
  store i8 1, ptr %_4, align 1, !dbg !6303
  %3 = load i8, ptr %_4, align 1, !dbg !6304, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6304
  %5 = zext i1 %4 to i8, !dbg !6304
  store i8 %5, ptr %1, align 1, !dbg !6304
  %6 = load i8, ptr %1, align 1, !dbg !6305, !range !5829, !noundef !21
  ret i8 %6, !dbg !6305
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h95fec296302c1905E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6306 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6311, metadata !DIExpression()), !dbg !6320
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6312, metadata !DIExpression()), !dbg !6321
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6318, metadata !DIExpression()), !dbg !6322
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6323
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6313, metadata !DIExpression()), !dbg !6324
  %_22 = load ptr, ptr %self, align 8, !dbg !6325, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6326
  %6 = load i64, ptr %4, align 8, !dbg !6326
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %6) #8, !dbg !6326
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc_f96c32de213dd37d4af7c80bf5305335) #8, !dbg !6325
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !6325
  br i1 %_4, label %bb4, label %bb5, !dbg !6325

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6327
  %_12 = load i16, ptr %7, align 8, !dbg !6327, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6328
  %8 = load i64, ptr %3, align 8, !dbg !6328
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha2f76d023d961ccdE(i64 %8, i16 %_12) #8, !dbg !6328
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6329
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6315, metadata !DIExpression()), !dbg !6330
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6331
  %9 = load i64, ptr %2, align 8, !dbg !6331
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE"(i64 %9) #8, !dbg !6331
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_a012a2d5568931ba7759dec8b79e6300) #8, !dbg !6332
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6333
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6334, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %10) #8, !dbg !6334
  br i1 %_16, label %bb10, label %bb11, !dbg !6334

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6335
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6336
  %12 = load i64, ptr %11, align 8, !dbg !6336, !range !933, !noundef !21
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6336
  %14 = load i64, ptr %13, align 8, !dbg !6336
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6336
  store i64 %12, ptr %15, align 8, !dbg !6336
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6336
  store i64 %14, ptr %16, align 8, !dbg !6336
  br label %bb14, !dbg !6337

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6339

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6340, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %17) #8, !dbg !6340
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7488db7a0c8121dbE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6341
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6342
  %18 = load ptr, ptr %_20, align 8, !dbg !6341, !nonnull !21, !align !1062, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h156ba236fd87e9f9E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6341
  br label %bb14, !dbg !6341

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6343
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6344
  %20 = load i64, ptr %19, align 8, !dbg !6344, !range !933, !noundef !21
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6344
  %22 = load i64, ptr %21, align 8, !dbg !6344
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6344
  store i64 %20, ptr %23, align 8, !dbg !6344
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6344
  store i64 %22, ptr %24, align 8, !dbg !6344
  br label %bb14, !dbg !6337
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc3f6004cb287f93cE"(ptr align 8 %0) unnamed_addr #0 !dbg !6345 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6349, metadata !DIExpression(DW_OP_deref)), !dbg !6351
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6350, metadata !DIExpression()), !dbg !6352
  %_4 = load ptr, ptr %_1, align 8, !dbg !6353, !nonnull !21, !align !1062, !noundef !21
  %_5 = load ptr, ptr %_4, align 8, !dbg !6353, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_5) #8, !dbg !6353
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6354
  store i64 %_3, ptr %2, align 8, !dbg !6354
  store i64 2, ptr %1, align 8, !dbg !6354
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6355
  %4 = load i64, ptr %3, align 8, !dbg !6355, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6355
  %6 = load i64, ptr %5, align 8, !dbg !6355
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6355
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6355
  ret { i64, i64 } %8, !dbg !6355
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h49e52532a3f8a986E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6356 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_48 = alloca ptr, align 8
  %_45 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_43 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_42 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6360, metadata !DIExpression()), !dbg !6390
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6361, metadata !DIExpression()), !dbg !6391
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6368, metadata !DIExpression()), !dbg !6392
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6376, metadata !DIExpression()), !dbg !6393
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6380, metadata !DIExpression()), !dbg !6394
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6382, metadata !DIExpression()), !dbg !6395
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6384, metadata !DIExpression()), !dbg !6396
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6388, metadata !DIExpression()), !dbg !6397
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6398
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6362, metadata !DIExpression()), !dbg !6399
  %_56 = load ptr, ptr %self, align 8, !dbg !6400, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6401
  %10 = load i64, ptr %8, align 8, !dbg !6401
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %10) #8, !dbg !6401
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_e49d7f54d596c71961c7d084000f6b96) #8, !dbg !6400
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6402
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6364, metadata !DIExpression()), !dbg !6403
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6404
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hccaee5ca04769ffeE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6404
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6404
  %11 = load i64, ptr %_8, align 8, !dbg !6404, !range !3944, !noundef !21
  %12 = icmp eq i64 %11, 3, !dbg !6404
  %_11 = select i1 %12, i64 0, i64 1, !dbg !6404
  %13 = icmp eq i64 %_11, 0, !dbg !6404
  br i1 %13, label %bb6, label %bb8, !dbg !6404

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6404
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6404
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6405
  %_16 = load i16, ptr %15, align 8, !dbg !6405, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6406
  %16 = load i64, ptr %7, align 8, !dbg !6406
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E(i64 %16, i16 %_16) #8, !dbg !6406
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6407
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6370, metadata !DIExpression()), !dbg !6408
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6409
  %17 = load i64, ptr %6, align 8, !dbg !6409
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %17) #8, !dbg !6409
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_cceb61b1de929d354e2be5200b3c24e5) #8, !dbg !6410
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6411
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6372, metadata !DIExpression()), !dbg !6412
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6413
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6df739034f975611E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6413
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6413
  %18 = load i64, ptr %_21, align 8, !dbg !6413, !range !3944, !noundef !21
  %19 = icmp eq i64 %18, 3, !dbg !6413
  %_24 = select i1 %19, i64 0, i64 1, !dbg !6413
  %20 = icmp eq i64 %_24, 0, !dbg !6413
  br i1 %20, label %bb15, label %bb16, !dbg !6413

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6414
  %residual.0 = load i64, ptr %21, align 8, !dbg !6414, !range !933, !noundef !21
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6414
  %residual.1 = load i64, ptr %22, align 8, !dbg !6414
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6414
  store i64 %residual.0, ptr %23, align 8, !dbg !6414
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6414
  store i64 %residual.1, ptr %24, align 8, !dbg !6414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6366, metadata !DIExpression()), !dbg !6415
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2669e933f5b63aaeE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_4661768543da789cc4a50e3b8e5eab6f) #8, !dbg !6416
  br label %bb35, !dbg !6416

bb35:                                             ; preds = %bb31, %bb32, %bb25, %bb22, %bb16, %bb8
  ret void, !dbg !6417

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6413
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6413
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6418
  %_29 = load i16, ptr %26, align 8, !dbg !6418, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6419
  %27 = load i64, ptr %5, align 8, !dbg !6419
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hba8a62f4b528240cE(i64 %27, i16 %_29) #8, !dbg !6419
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6420
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6378, metadata !DIExpression()), !dbg !6421
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6422
  %28 = load i64, ptr %4, align 8, !dbg !6422
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE"(i64 %28) #8, !dbg !6422
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_28, i16 %_32, ptr align 8 @alloc_25524b0dfb2b035253b2ca52ffb32881) #8, !dbg !6423
  store ptr %_31, ptr %p2_entry, align 8, !dbg !6424
  %_34 = load ptr, ptr %p2_entry, align 8, !dbg !6425, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_34) #8, !dbg !6425
  store i64 %29, ptr %flags, align 8, !dbg !6425
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %flags, i64 1) #8, !dbg !6426
  %_35 = xor i1 %_36, true, !dbg !6427
  br i1 %_35, label %bb22, label %bb23, !dbg !6427

bb16:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6428
  %residual.02 = load i64, ptr %30, align 8, !dbg !6428, !range !933, !noundef !21
  %31 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6428
  %residual.13 = load i64, ptr %31, align 8, !dbg !6428
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6428
  store i64 %residual.02, ptr %32, align 8, !dbg !6428
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6428
  store i64 %residual.13, ptr %33, align 8, !dbg !6428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6374, metadata !DIExpression()), !dbg !6429
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2669e933f5b63aaeE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_dc791151ff68a4fc763c6c07843994e6) #8, !dbg !6430
  br label %bb35, !dbg !6430

bb23:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_40 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %flags, i64 128) #8, !dbg !6431
  %_39 = xor i1 %_40, true, !dbg !6432
  br i1 %_39, label %bb25, label %bb26, !dbg !6432

bb22:                                             ; preds = %bb15
  store i64 1, ptr %_38, align 8, !dbg !6433
  %34 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !6434
  %35 = load i64, ptr %34, align 8, !dbg !6434, !range !933, !noundef !21
  %36 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !6434
  %37 = load i64, ptr %36, align 8, !dbg !6434
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6434
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6434
  store i64 %35, ptr %39, align 8, !dbg !6434
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6434
  store i64 %37, ptr %40, align 8, !dbg !6434
  store i64 1, ptr %0, align 8, !dbg !6434
  br label %bb35, !dbg !6435

bb26:                                             ; preds = %bb23
  %_47 = load ptr, ptr %p2_entry, align 8, !dbg !6437, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_46 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_47) #8, !dbg !6437
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7e6d11fe1bc3281bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_45, i64 %_46) #8, !dbg !6438
  store ptr %p2_entry, ptr %_48, align 8, !dbg !6439
  %41 = load ptr, ptr %_48, align 8, !dbg !6438, !nonnull !21, !align !1062, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb9cce52e8d8519b5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_44, ptr %_45, ptr align 8 %41) #8, !dbg !6438
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdf215163f175ca5fE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_43, ptr %_44) #8, !dbg !6438
  %42 = load i64, ptr %_43, align 8, !dbg !6438, !range !3944, !noundef !21
  %43 = icmp eq i64 %42, 3, !dbg !6438
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6438
  %44 = icmp eq i64 %_50, 0, !dbg !6438
  br i1 %44, label %bb31, label %bb32, !dbg !6438

bb25:                                             ; preds = %bb23
  store i64 0, ptr %_42, align 8, !dbg !6440
  %45 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !6441
  %46 = load i64, ptr %45, align 8, !dbg !6441, !range !933, !noundef !21
  %47 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !6441
  %48 = load i64, ptr %47, align 8, !dbg !6441
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6441
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6441
  store i64 %46, ptr %50, align 8, !dbg !6441
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6441
  store i64 %48, ptr %51, align 8, !dbg !6441
  store i64 1, ptr %0, align 8, !dbg !6441
  br label %bb35, !dbg !6435

bb31:                                             ; preds = %bb26
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_43, i32 0, i32 1, !dbg !6438
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6438
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6442, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h066b284bf2e95145E(ptr align 8 %53) #8, !dbg !6442
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6443
  %54 = load i64, ptr %3, align 8, !dbg !6443
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h4af8b914657ff6c4E"(i64 %54) #8, !dbg !6443
  store i64 %55, ptr %2, align 8, !dbg !6443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6444
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_54, i32 0, i32 1, !dbg !6444
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_55, i64 8, i1 false), !dbg !6444
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_54, i64 16, i1 false), !dbg !6445
  store i64 0, ptr %0, align 8, !dbg !6445
  br label %bb35, !dbg !6417

bb32:                                             ; preds = %bb26
  %58 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 0, !dbg !6446
  %residual.05 = load i64, ptr %58, align 8, !dbg !6446, !range !933, !noundef !21
  %59 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 1, !dbg !6446
  %residual.16 = load i64, ptr %59, align 8, !dbg !6446
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6446
  store i64 %residual.05, ptr %60, align 8, !dbg !6446
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6446
  store i64 %residual.16, ptr %61, align 8, !dbg !6446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6386, metadata !DIExpression()), !dbg !6447
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2669e933f5b63aaeE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd732a78ef33ed91abc10c53bd468d57) #8, !dbg !6448
  br label %bb35, !dbg !6448

bb7:                                              ; No predecessors!
  unreachable, !dbg !6404
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3bcb7972cf52b873E"(i1 zeroext %0) unnamed_addr #0 !dbg !6449 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6454, metadata !DIExpression()), !dbg !6455
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6453, metadata !DIExpression()), !dbg !6456
  %3 = load i8, ptr %err, align 1, !dbg !6457, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6457
  %_3 = zext i1 %4 to i64, !dbg !6457
  %5 = icmp eq i64 %_3, 0, !dbg !6458
  br i1 %5, label %bb3, label %bb1, !dbg !6458

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6459
  br label %bb4, !dbg !6459

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6460
  br label %bb4, !dbg !6460

bb2:                                              ; No predecessors!
  unreachable, !dbg !6457

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6461
  %7 = load i64, ptr %6, align 8, !dbg !6461, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6461
  %9 = load i64, ptr %8, align 8, !dbg !6461
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6461
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6461
  ret { i64, i64 } %11, !dbg !6461
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfed6a435b05ca442E"(i1 zeroext %0) unnamed_addr #0 !dbg !6462 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6467, metadata !DIExpression()), !dbg !6468
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6466, metadata !DIExpression()), !dbg !6469
  %3 = load i8, ptr %err, align 1, !dbg !6470, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6470
  %_3 = zext i1 %4 to i64, !dbg !6470
  %5 = icmp eq i64 %_3, 0, !dbg !6471
  br i1 %5, label %bb3, label %bb1, !dbg !6471

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6472
  br label %bb4, !dbg !6472

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6473
  br label %bb4, !dbg !6473

bb2:                                              ; No predecessors!
  unreachable, !dbg !6470

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6474
  %7 = load i64, ptr %6, align 8, !dbg !6474, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6474
  %9 = load i64, ptr %8, align 8, !dbg !6474
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6474
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6474
  ret { i64, i64 } %11, !dbg !6474
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc74ea5a1d05558b3E"(ptr align 8 %0) unnamed_addr #0 !dbg !6475 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6479, metadata !DIExpression(DW_OP_deref)), !dbg !6481
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6480, metadata !DIExpression()), !dbg !6482
  %_5 = load ptr, ptr %_1, align 8, !dbg !6483, !nonnull !21, !align !1062, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6483, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_6) #8, !dbg !6483
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6484
  store i64 %_3, ptr %2, align 8, !dbg !6484
  store i64 2, ptr %1, align 8, !dbg !6484
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6485
  %4 = load i64, ptr %3, align 8, !dbg !6485, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6485
  %6 = load i64, ptr %5, align 8, !dbg !6485
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6485
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6485
  ret { i64, i64 } %8, !dbg !6485
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h1ae1779475c0d8c9E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6486 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6505, metadata !DIExpression()), !dbg !6514
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6506, metadata !DIExpression()), !dbg !6515
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6507, metadata !DIExpression()), !dbg !6516
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6517
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6508, metadata !DIExpression()), !dbg !6518
  %_35 = load ptr, ptr %self, align 8, !dbg !6519, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6520
  %11 = load i64, ptr %9, align 8, !dbg !6520
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %11) #8, !dbg !6520
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_8e19c7ddee1c871107f69dec7426ca28) #8, !dbg !6519
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6519
  br i1 %_5, label %bb4, label %bb5, !dbg !6519

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6521
  %_13 = load i16, ptr %12, align 8, !dbg !6521, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6522
  %13 = load i64, ptr %8, align 8, !dbg !6522
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E(i64 %13, i16 %_13) #8, !dbg !6522
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6523
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6510, metadata !DIExpression()), !dbg !6524
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6525
  %14 = load i64, ptr %7, align 8, !dbg !6525
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %14) #8, !dbg !6525
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_b657a4c4ff5efe93cec2fba755fee7c1) #8, !dbg !6526
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_16) #8, !dbg !6526
  br i1 %_14, label %bb10, label %bb11, !dbg !6526

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6527
  %15 = load i8, ptr %_10, align 1, !dbg !6528, !range !1596, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !6528
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6528
  %18 = zext i1 %16 to i8, !dbg !6528
  store i8 %18, ptr %17, align 1, !dbg !6528
  store i8 1, ptr %0, align 8, !dbg !6528
  br label %bb23, !dbg !6529

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6531

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6532
  %_22 = load i16, ptr %19, align 8, !dbg !6532, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6533
  %20 = load i64, ptr %6, align 8, !dbg !6533
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hba8a62f4b528240cE(i64 %20, i16 %_22) #8, !dbg !6533
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6534
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6512, metadata !DIExpression()), !dbg !6535
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6536
  %21 = load i64, ptr %5, align 8, !dbg !6536
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE"(i64 %21) #8, !dbg !6536
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_4340c41f255aac2350e63ddfd307faf3) #8, !dbg !6537
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_25) #8, !dbg !6537
  br i1 %_23, label %bb16, label %bb17, !dbg !6537

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6538
  %22 = load i8, ptr %_19, align 1, !dbg !6539, !range !1596, !noundef !21
  %23 = trunc i8 %22 to i1, !dbg !6539
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6539
  %25 = zext i1 %23 to i8, !dbg !6539
  store i8 %25, ptr %24, align 1, !dbg !6539
  store i8 1, ptr %0, align 8, !dbg !6539
  br label %bb23, !dbg !6540

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6542
  %26 = load i64, ptr %4, align 8, !dbg !6542
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE"(i64 %26) #8, !dbg !6542
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_9a4d86002eabb22cf4f7e6b375735891) #8, !dbg !6543
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3be7d70ae26a716bE"(i64 %flags, i64 128) #8, !dbg !6544
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_31, i64 %_33) #8, !dbg !6543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6545
  %27 = load i64, ptr %3, align 8, !dbg !6545
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h4af8b914657ff6c4E"(i64 %27) #8, !dbg !6545
  store i64 %28, ptr %2, align 8, !dbg !6545
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6545
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6546
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_34, i64 8, i1 false), !dbg !6546
  store i8 0, ptr %0, align 8, !dbg !6546
  br label %bb23, !dbg !6531

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6547
  %30 = load i8, ptr %_28, align 1, !dbg !6548, !range !1596, !noundef !21
  %31 = trunc i8 %30 to i1, !dbg !6548
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6548
  %33 = zext i1 %31 to i8, !dbg !6548
  store i8 %33, ptr %32, align 1, !dbg !6548
  store i8 1, ptr %0, align 8, !dbg !6548
  br label %bb23, !dbg !6540
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h094b05e1d1b1644bE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6549 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6553, metadata !DIExpression()), !dbg !6560
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6554, metadata !DIExpression()), !dbg !6561
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6555, metadata !DIExpression()), !dbg !6562
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6563
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6556, metadata !DIExpression()), !dbg !6564
  %_13 = load ptr, ptr %self, align 8, !dbg !6565, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6566
  %4 = load i64, ptr %1, align 8, !dbg !6566
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %4) #8, !dbg !6566
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_94216e6a87fa8579761092081f231f87) #8, !dbg !6565
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6567
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6558, metadata !DIExpression()), !dbg !6568
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !6569
  br i1 %_8, label %bb4, label %bb5, !dbg !6569

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_6, i64 %flags) #8, !dbg !6570
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !6571
  store i8 2, ptr %2, align 1, !dbg !6572
  br label %bb8, !dbg !6573

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6574
  %5 = load i8, ptr %_10, align 1, !dbg !6575, !range !1596, !noundef !21
  %6 = trunc i8 %5 to i1, !dbg !6575
  %7 = zext i1 %6 to i8, !dbg !6575
  store i8 %7, ptr %2, align 1, !dbg !6575
  br label %bb8, !dbg !6573

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6573, !range !5829, !noundef !21
  ret i8 %8, !dbg !6573
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h3481b86caa444366E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6576 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6578, metadata !DIExpression()), !dbg !6587
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6579, metadata !DIExpression()), !dbg !6588
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6580, metadata !DIExpression()), !dbg !6589
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6590
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6581, metadata !DIExpression()), !dbg !6591
  %_22 = load ptr, ptr %self, align 8, !dbg !6592, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6593
  %6 = load i64, ptr %3, align 8, !dbg !6593
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %6) #8, !dbg !6593
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_b2bf25620c79aaf77c930b672db4afde) #8, !dbg !6592
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6592
  br i1 %_5, label %bb4, label %bb5, !dbg !6592

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6594
  %_13 = load i16, ptr %7, align 8, !dbg !6594, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6595
  %8 = load i64, ptr %2, align 8, !dbg !6595
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E(i64 %8, i16 %_13) #8, !dbg !6595
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6596
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6583, metadata !DIExpression()), !dbg !6597
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6598
  %9 = load i64, ptr %1, align 8, !dbg !6598
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %9) #8, !dbg !6598
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_afe0fc63a63662a583b80b14f6ebf31a) #8, !dbg !6599
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6600
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6585, metadata !DIExpression()), !dbg !6601
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_15) #8, !dbg !6602
  br i1 %_17, label %bb10, label %bb11, !dbg !6602

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6603
  %10 = load i8, ptr %_10, align 1, !dbg !6604, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !6604
  %12 = zext i1 %11 to i8, !dbg !6604
  store i8 %12, ptr %4, align 1, !dbg !6604
  br label %bb14, !dbg !6605

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6607, !range !5829, !noundef !21
  ret i8 %13, !dbg !6607

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_15, i64 %flags) #8, !dbg !6608
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !6609
  store i8 2, ptr %4, align 1, !dbg !6610
  br label %bb14, !dbg !6607

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6611
  %14 = load i8, ptr %_19, align 1, !dbg !6612, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !6612
  %16 = zext i1 %15 to i8, !dbg !6612
  store i8 %16, ptr %4, align 1, !dbg !6612
  br label %bb14, !dbg !6605
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h94054a195eb84d16E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6613 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6615, metadata !DIExpression()), !dbg !6618
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6616, metadata !DIExpression()), !dbg !6619
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6617, metadata !DIExpression()), !dbg !6620
  store i8 1, ptr %_4, align 1, !dbg !6621
  %3 = load i8, ptr %_4, align 1, !dbg !6622, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6622
  %5 = zext i1 %4 to i8, !dbg !6622
  store i8 %5, ptr %1, align 1, !dbg !6622
  %6 = load i8, ptr %1, align 1, !dbg !6623, !range !5829, !noundef !21
  ret i8 %6, !dbg !6623
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17hc5012df9896f52e6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6624 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6628, metadata !DIExpression()), !dbg !6640
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6629, metadata !DIExpression()), !dbg !6641
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6638, metadata !DIExpression()), !dbg !6642
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6643
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6630, metadata !DIExpression()), !dbg !6644
  %_30 = load ptr, ptr %self, align 8, !dbg !6645, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6646
  %8 = load i64, ptr %6, align 8, !dbg !6646
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %8) #8, !dbg !6646
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc_05063ac544da63e4a10ea91a23a48449) #8, !dbg !6645
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !6645
  br i1 %_4, label %bb4, label %bb5, !dbg !6645

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6647
  %_12 = load i16, ptr %9, align 8, !dbg !6647, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6648
  %10 = load i64, ptr %5, align 8, !dbg !6648
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E(i64 %10, i16 %_12) #8, !dbg !6648
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6649
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6632, metadata !DIExpression()), !dbg !6650
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6651
  %11 = load i64, ptr %4, align 8, !dbg !6651
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %11) #8, !dbg !6651
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1e78a03426b39f1d05f856c7cf10b4f6) #8, !dbg !6652
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6653
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6634, metadata !DIExpression()), !dbg !6654
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_14) #8, !dbg !6655
  br i1 %_16, label %bb10, label %bb11, !dbg !6655

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6656
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6657
  %13 = load i64, ptr %12, align 8, !dbg !6657, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6657
  %15 = load i64, ptr %14, align 8, !dbg !6657
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6657
  store i64 %13, ptr %16, align 8, !dbg !6657
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6657
  store i64 %15, ptr %17, align 8, !dbg !6657
  br label %bb20, !dbg !6658

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6660

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6661
  %_20 = load i16, ptr %18, align 8, !dbg !6661, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6662
  %19 = load i64, ptr %3, align 8, !dbg !6662
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hba8a62f4b528240cE(i64 %19, i16 %_20) #8, !dbg !6662
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6663
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6636, metadata !DIExpression()), !dbg !6664
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6665
  %20 = load i64, ptr %2, align 8, !dbg !6665
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE"(i64 %20) #8, !dbg !6665
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_7ddd4296b0cca063206382ee2adee55b) #8, !dbg !6666
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6667
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6668, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %21) #8, !dbg !6668
  br i1 %_24, label %bb16, label %bb17, !dbg !6668

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6669
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6670
  %23 = load i64, ptr %22, align 8, !dbg !6670, !range !933, !noundef !21
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6670
  %25 = load i64, ptr %24, align 8, !dbg !6670
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6670
  store i64 %23, ptr %26, align 8, !dbg !6670
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6670
  store i64 %25, ptr %27, align 8, !dbg !6670
  br label %bb20, !dbg !6671

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6673, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %28) #8, !dbg !6673
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7e6d11fe1bc3281bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6674
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6675
  %29 = load ptr, ptr %_28, align 8, !dbg !6674, !nonnull !21, !align !1062, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8b8fd39180158e8cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6674
  br label %bb20, !dbg !6674

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6676
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6677
  %31 = load i64, ptr %30, align 8, !dbg !6677, !range !933, !noundef !21
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6677
  %33 = load i64, ptr %32, align 8, !dbg !6677
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6677
  store i64 %31, ptr %34, align 8, !dbg !6677
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6677
  store i64 %33, ptr %35, align 8, !dbg !6677
  br label %bb20, !dbg !6671
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h6bdfc2326b7bd8deE"(ptr align 8 %0) unnamed_addr #0 !dbg !6678 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6682, metadata !DIExpression(DW_OP_deref)), !dbg !6684
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6683, metadata !DIExpression()), !dbg !6685
  %_4 = load ptr, ptr %_1, align 8, !dbg !6686, !nonnull !21, !align !1062, !noundef !21
  %_5 = load ptr, ptr %_4, align 8, !dbg !6686, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_5) #8, !dbg !6686
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6687
  store i64 %_3, ptr %2, align 8, !dbg !6687
  store i64 2, ptr %1, align 8, !dbg !6687
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6688
  %4 = load i64, ptr %3, align 8, !dbg !6688, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6688
  %6 = load i64, ptr %5, align 8, !dbg !6688
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6688
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6688
  ret { i64, i64 } %8, !dbg !6688
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17hd09b3a7700f7538eE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6689 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_46 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_36 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_34 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6693, metadata !DIExpression()), !dbg !6729
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6694, metadata !DIExpression()), !dbg !6730
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6701, metadata !DIExpression()), !dbg !6731
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6709, metadata !DIExpression()), !dbg !6732
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6717, metadata !DIExpression()), !dbg !6733
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6723, metadata !DIExpression()), !dbg !6734
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6727, metadata !DIExpression()), !dbg !6735
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6736
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6695, metadata !DIExpression()), !dbg !6737
  %_56 = load ptr, ptr %self, align 8, !dbg !6738, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6739
  %12 = load i64, ptr %10, align 8, !dbg !6739
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %12) #8, !dbg !6739
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_d9313b2ffffcd4fc73f17c8ae390507d) #8, !dbg !6738
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6740
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6697, metadata !DIExpression()), !dbg !6741
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6742
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h96ee064089f427c3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6742
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6742
  %13 = load i64, ptr %_8, align 8, !dbg !6742, !range !3944, !noundef !21
  %14 = icmp eq i64 %13, 3, !dbg !6742
  %_11 = select i1 %14, i64 0, i64 1, !dbg !6742
  %15 = icmp eq i64 %_11, 0, !dbg !6742
  br i1 %15, label %bb6, label %bb8, !dbg !6742

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6742
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6742
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6743
  %_16 = load i16, ptr %17, align 8, !dbg !6743, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6744
  %18 = load i64, ptr %9, align 8, !dbg !6744
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %18, i16 %_16) #8, !dbg !6744
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6745
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6703, metadata !DIExpression()), !dbg !6746
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6747
  %19 = load i64, ptr %8, align 8, !dbg !6747
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %19) #8, !dbg !6747
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_e16e50f882c154e653680e69a6f45ac6) #8, !dbg !6748
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6749
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6705, metadata !DIExpression()), !dbg !6750
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6751
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4179714228bb4183E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6751
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6751
  %20 = load i64, ptr %_21, align 8, !dbg !6751, !range !3944, !noundef !21
  %21 = icmp eq i64 %20, 3, !dbg !6751
  %_24 = select i1 %21, i64 0, i64 1, !dbg !6751
  %22 = icmp eq i64 %_24, 0, !dbg !6751
  br i1 %22, label %bb15, label %bb16, !dbg !6751

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6752
  %residual.0 = load i64, ptr %23, align 8, !dbg !6752, !range !933, !noundef !21
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6752
  %residual.1 = load i64, ptr %24, align 8, !dbg !6752
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6752
  store i64 %residual.0, ptr %25, align 8, !dbg !6752
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6752
  store i64 %residual.1, ptr %26, align 8, !dbg !6752
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6699, metadata !DIExpression()), !dbg !6753
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_3e881621e5965f0bbfb6b77f1bffa15c) #8, !dbg !6754
  br label %bb35, !dbg !6754

bb35:                                             ; preds = %bb31, %bb32, %bb24, %bb16, %bb8
  ret void, !dbg !6755

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6751
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6751
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6756
  %_29 = load i16, ptr %28, align 8, !dbg !6756, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6757
  %29 = load i64, ptr %7, align 8, !dbg !6757
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %29, i16 %_29) #8, !dbg !6757
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6758
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6711, metadata !DIExpression()), !dbg !6759
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6760
  %30 = load i64, ptr %6, align 8, !dbg !6760
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %30) #8, !dbg !6760
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_28, i16 %_33, ptr align 8 @alloc_b3d7a6a870c080dc69e1211d679611af) #8, !dbg !6761
  store ptr %_31, ptr %p2_entry.dbg.spill, align 8, !dbg !6762
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6713, metadata !DIExpression()), !dbg !6763
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_36, ptr align 8 %_31) #8, !dbg !6764
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf87b2a81c882218cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_35, ptr %_36) #8, !dbg !6764
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_34, ptr %_35) #8, !dbg !6764
  %31 = load i64, ptr %_34, align 8, !dbg !6764, !range !3944, !noundef !21
  %32 = icmp eq i64 %31, 3, !dbg !6764
  %_37 = select i1 %32, i64 0, i64 1, !dbg !6764
  %33 = icmp eq i64 %_37, 0, !dbg !6764
  br i1 %33, label %bb23, label %bb24, !dbg !6764

bb16:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6765
  %residual.03 = load i64, ptr %34, align 8, !dbg !6765, !range !933, !noundef !21
  %35 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6765
  %residual.14 = load i64, ptr %35, align 8, !dbg !6765
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6765
  store i64 %residual.03, ptr %36, align 8, !dbg !6765
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6765
  store i64 %residual.14, ptr %37, align 8, !dbg !6765
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6707, metadata !DIExpression()), !dbg !6766
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_4a0622e8c74313de8bfb323fc5a25d4f) #8, !dbg !6767
  br label %bb35, !dbg !6767

bb23:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_34, i32 0, i32 1, !dbg !6764
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6764
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6768
  %_42 = load i16, ptr %39, align 8, !dbg !6768, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6769
  %40 = load i64, ptr %5, align 8, !dbg !6769
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_41 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E(i64 %40, i16 %_42) #8, !dbg !6769
  store ptr %_41, ptr %p1.dbg.spill, align 8, !dbg !6770
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6719, metadata !DIExpression()), !dbg !6771
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6772
  %41 = load i64, ptr %4, align 8, !dbg !6772
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E(i64 %41) #8, !dbg !6772
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_44 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_41, i16 %_45, ptr align 8 @alloc_2b21cdc598fa161ed73f5f1354396b78) #8, !dbg !6773
  store ptr %_44, ptr %p1_entry.dbg.spill, align 8, !dbg !6774
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6721, metadata !DIExpression()), !dbg !6775
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_48, ptr align 8 %_44) #8, !dbg !6776
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h087393c8d914bab4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_47, ptr %_48) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_46, ptr %_47) #8, !dbg !6776
  %42 = load i64, ptr %_46, align 8, !dbg !6776, !range !3944, !noundef !21
  %43 = icmp eq i64 %42, 3, !dbg !6776
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6776
  %44 = icmp eq i64 %_50, 0, !dbg !6776
  br i1 %44, label %bb31, label %bb32, !dbg !6776

bb24:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6777
  %residual.06 = load i64, ptr %45, align 8, !dbg !6777, !range !933, !noundef !21
  %46 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6777
  %residual.17 = load i64, ptr %46, align 8, !dbg !6777
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6777
  store i64 %residual.06, ptr %47, align 8, !dbg !6777
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6777
  store i64 %residual.17, ptr %48, align 8, !dbg !6777
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6715, metadata !DIExpression()), !dbg !6778
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_e507f10f0ccb9a77ee68db163ad2a418) #8, !dbg !6779
  br label %bb35, !dbg !6779

bb31:                                             ; preds = %bb23
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_46, i32 0, i32 1, !dbg !6776
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6776
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h066b284bf2e95145E(ptr align 8 %_44) #8, !dbg !6780
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6781
  %50 = load i64, ptr %3, align 8, !dbg !6781
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h2a78352f1cad6f60E"(i64 %50) #8, !dbg !6781
  store i64 %51, ptr %2, align 8, !dbg !6781
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6781
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6782
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_54, i32 0, i32 1, !dbg !6782
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_55, i64 8, i1 false), !dbg !6782
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6783
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_54, i64 16, i1 false), !dbg !6783
  store i64 0, ptr %0, align 8, !dbg !6783
  br label %bb35, !dbg !6755

bb32:                                             ; preds = %bb23
  %54 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !6784
  %residual.09 = load i64, ptr %54, align 8, !dbg !6784, !range !933, !noundef !21
  %55 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !6784
  %residual.110 = load i64, ptr %55, align 8, !dbg !6784
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6784
  store i64 %residual.09, ptr %56, align 8, !dbg !6784
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6784
  store i64 %residual.110, ptr %57, align 8, !dbg !6784
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6725, metadata !DIExpression()), !dbg !6785
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_88a00d696d08d55bd1b7ea18548e6dc7) #8, !dbg !6786
  br label %bb35, !dbg !6786

bb7:                                              ; No predecessors!
  unreachable, !dbg !6742
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he658bf10c9e84d0dE"(i1 zeroext %0) unnamed_addr #0 !dbg !6787 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6792, metadata !DIExpression()), !dbg !6793
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6791, metadata !DIExpression()), !dbg !6794
  %3 = load i8, ptr %err, align 1, !dbg !6795, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6795
  %_3 = zext i1 %4 to i64, !dbg !6795
  %5 = icmp eq i64 %_3, 0, !dbg !6796
  br i1 %5, label %bb3, label %bb1, !dbg !6796

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6797
  br label %bb4, !dbg !6797

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6798
  br label %bb4, !dbg !6798

bb2:                                              ; No predecessors!
  unreachable, !dbg !6795

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6799
  %7 = load i64, ptr %6, align 8, !dbg !6799, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6799
  %9 = load i64, ptr %8, align 8, !dbg !6799
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6799
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6799
  ret { i64, i64 } %11, !dbg !6799
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9a62b92aefa3387dE"(i1 zeroext %0) unnamed_addr #0 !dbg !6800 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6805, metadata !DIExpression()), !dbg !6806
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6804, metadata !DIExpression()), !dbg !6807
  %3 = load i8, ptr %err, align 1, !dbg !6808, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6808
  %_3 = zext i1 %4 to i64, !dbg !6808
  %5 = icmp eq i64 %_3, 0, !dbg !6809
  br i1 %5, label %bb3, label %bb1, !dbg !6809

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6810
  br label %bb4, !dbg !6810

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6811
  br label %bb4, !dbg !6811

bb2:                                              ; No predecessors!
  unreachable, !dbg !6808

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6812
  %7 = load i64, ptr %6, align 8, !dbg !6812, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6812
  %9 = load i64, ptr %8, align 8, !dbg !6812
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6812
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6812
  ret { i64, i64 } %11, !dbg !6812
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h39b9f057ba134f03E"(i1 zeroext %0) unnamed_addr #0 !dbg !6813 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6818, metadata !DIExpression()), !dbg !6819
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6817, metadata !DIExpression()), !dbg !6820
  %3 = load i8, ptr %err, align 1, !dbg !6821, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6821
  %_3 = zext i1 %4 to i64, !dbg !6821
  %5 = icmp eq i64 %_3, 0, !dbg !6822
  br i1 %5, label %bb3, label %bb1, !dbg !6822

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6823
  br label %bb4, !dbg !6823

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6824
  br label %bb4, !dbg !6824

bb2:                                              ; No predecessors!
  unreachable, !dbg !6821

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6825
  %7 = load i64, ptr %6, align 8, !dbg !6825, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6825
  %9 = load i64, ptr %8, align 8, !dbg !6825
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6825
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6825
  ret { i64, i64 } %11, !dbg !6825
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h60eae99b8ed2e82aE"(i1 zeroext %0) unnamed_addr #0 !dbg !6826 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6831, metadata !DIExpression()), !dbg !6832
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6830, metadata !DIExpression()), !dbg !6833
  %3 = load i8, ptr %err, align 1, !dbg !6834, !range !1596, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6834
  %_3 = zext i1 %4 to i64, !dbg !6834
  %5 = icmp eq i64 %_3, 0, !dbg !6835
  br i1 %5, label %bb3, label %bb1, !dbg !6835

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6836
  br label %bb4, !dbg !6836

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6837
  br label %bb4, !dbg !6837

bb2:                                              ; No predecessors!
  unreachable, !dbg !6834

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6838
  %7 = load i64, ptr %6, align 8, !dbg !6838, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6838
  %9 = load i64, ptr %8, align 8, !dbg !6838
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6838
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6838
  ret { i64, i64 } %11, !dbg !6838
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17haea7c926188d71dcE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6839 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_37 = alloca i8, align 1
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6858, metadata !DIExpression()), !dbg !6869
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6859, metadata !DIExpression()), !dbg !6870
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6860, metadata !DIExpression()), !dbg !6871
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6872
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6861, metadata !DIExpression()), !dbg !6873
  %_43 = load ptr, ptr %self, align 8, !dbg !6874, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6875
  %13 = load i64, ptr %11, align 8, !dbg !6875
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %13) #8, !dbg !6875
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_32243c10459a9b9325d7e418fe9e9451) #8, !dbg !6874
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6874
  br i1 %_5, label %bb4, label %bb5, !dbg !6874

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6876
  %_13 = load i16, ptr %14, align 8, !dbg !6876, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6877
  %15 = load i64, ptr %10, align 8, !dbg !6877
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %15, i16 %_13) #8, !dbg !6877
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6878
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6863, metadata !DIExpression()), !dbg !6879
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6880
  %16 = load i64, ptr %9, align 8, !dbg !6880
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %16) #8, !dbg !6880
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_fd35f70f3dac313b5537a0c60b38dc2a) #8, !dbg !6881
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_16) #8, !dbg !6881
  br i1 %_14, label %bb10, label %bb11, !dbg !6881

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6882
  %17 = load i8, ptr %_10, align 1, !dbg !6883, !range !1596, !noundef !21
  %18 = trunc i8 %17 to i1, !dbg !6883
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6883
  %20 = zext i1 %18 to i8, !dbg !6883
  store i8 %20, ptr %19, align 1, !dbg !6883
  store i8 1, ptr %0, align 8, !dbg !6883
  br label %bb28, !dbg !6884

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6886

bb11:                                             ; preds = %bb5
  %21 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6887
  %_22 = load i16, ptr %21, align 8, !dbg !6887, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6888
  %22 = load i64, ptr %8, align 8, !dbg !6888
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %22, i16 %_22) #8, !dbg !6888
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6889
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6865, metadata !DIExpression()), !dbg !6890
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6891
  %23 = load i64, ptr %7, align 8, !dbg !6891
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %23) #8, !dbg !6891
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_32343ff7cb6f0452cbb142ce175f9440) #8, !dbg !6892
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_25) #8, !dbg !6892
  br i1 %_23, label %bb16, label %bb17, !dbg !6892

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6893
  %24 = load i8, ptr %_19, align 1, !dbg !6894, !range !1596, !noundef !21
  %25 = trunc i8 %24 to i1, !dbg !6894
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6894
  %27 = zext i1 %25 to i8, !dbg !6894
  store i8 %27, ptr %26, align 1, !dbg !6894
  store i8 1, ptr %0, align 8, !dbg !6894
  br label %bb28, !dbg !6895

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6897
  %_31 = load i16, ptr %28, align 8, !dbg !6897, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6898
  %29 = load i64, ptr %6, align 8, !dbg !6898
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E(i64 %29, i16 %_31) #8, !dbg !6898
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6899
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6867, metadata !DIExpression()), !dbg !6900
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6901
  %30 = load i64, ptr %5, align 8, !dbg !6901
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E(i64 %30) #8, !dbg !6901
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_bd4a02a435fafe76386072a956fea121) #8, !dbg !6902
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_34) #8, !dbg !6902
  br i1 %_32, label %bb22, label %bb23, !dbg !6902

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6903
  %31 = load i8, ptr %_28, align 1, !dbg !6904, !range !1596, !noundef !21
  %32 = trunc i8 %31 to i1, !dbg !6904
  %33 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6904
  %34 = zext i1 %32 to i8, !dbg !6904
  store i8 %34, ptr %33, align 1, !dbg !6904
  store i8 1, ptr %0, align 8, !dbg !6904
  br label %bb28, !dbg !6905

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6907
  %35 = load i64, ptr %4, align 8, !dbg !6907
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E(i64 %35) #8, !dbg !6907
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40) #8, !dbg !6908
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_40, i64 %flags) #8, !dbg !6908
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6909
  %36 = load i64, ptr %3, align 8, !dbg !6909
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h2a78352f1cad6f60E"(i64 %36) #8, !dbg !6909
  store i64 %37, ptr %2, align 8, !dbg !6909
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6909
  %38 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6910
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_42, i64 8, i1 false), !dbg !6910
  store i8 0, ptr %0, align 8, !dbg !6910
  br label %bb28, !dbg !6886

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_37, align 1, !dbg !6911
  %39 = load i8, ptr %_37, align 1, !dbg !6912, !range !1596, !noundef !21
  %40 = trunc i8 %39 to i1, !dbg !6912
  %41 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6912
  %42 = zext i1 %40 to i8, !dbg !6912
  store i8 %42, ptr %41, align 1, !dbg !6912
  store i8 1, ptr %0, align 8, !dbg !6912
  br label %bb28, !dbg !6905
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haffaa01155bea8e5E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6913 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6917, metadata !DIExpression()), !dbg !6924
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6918, metadata !DIExpression()), !dbg !6925
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6919, metadata !DIExpression()), !dbg !6926
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6927
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6920, metadata !DIExpression()), !dbg !6928
  %_13 = load ptr, ptr %self, align 8, !dbg !6929, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6930
  %4 = load i64, ptr %1, align 8, !dbg !6930
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %4) #8, !dbg !6930
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_2dd32a027b2d765ba8c1071a94cf5c65) #8, !dbg !6929
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6931
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6922, metadata !DIExpression()), !dbg !6932
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !6933
  br i1 %_8, label %bb4, label %bb5, !dbg !6933

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_6, i64 %flags) #8, !dbg !6934
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !6935
  store i8 2, ptr %2, align 1, !dbg !6936
  br label %bb8, !dbg !6937

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6938
  %5 = load i8, ptr %_10, align 1, !dbg !6939, !range !1596, !noundef !21
  %6 = trunc i8 %5 to i1, !dbg !6939
  %7 = zext i1 %6 to i8, !dbg !6939
  store i8 %7, ptr %2, align 1, !dbg !6939
  br label %bb8, !dbg !6937

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6937, !range !5829, !noundef !21
  ret i8 %8, !dbg !6937
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h286f5f299cad459dE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6940 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6942, metadata !DIExpression()), !dbg !6951
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6943, metadata !DIExpression()), !dbg !6952
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6944, metadata !DIExpression()), !dbg !6953
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6954
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6945, metadata !DIExpression()), !dbg !6955
  %_22 = load ptr, ptr %self, align 8, !dbg !6956, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6957
  %6 = load i64, ptr %3, align 8, !dbg !6957
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %6) #8, !dbg !6957
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_70b7457eef065696772809dc8627c201) #8, !dbg !6956
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6956
  br i1 %_5, label %bb4, label %bb5, !dbg !6956

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6958
  %_13 = load i16, ptr %7, align 8, !dbg !6958, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6959
  %8 = load i64, ptr %2, align 8, !dbg !6959
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %8, i16 %_13) #8, !dbg !6959
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6960
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6947, metadata !DIExpression()), !dbg !6961
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6962
  %9 = load i64, ptr %1, align 8, !dbg !6962
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %9) #8, !dbg !6962
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_b8c2770e6920350a995e6226693d2797) #8, !dbg !6963
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6964
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6949, metadata !DIExpression()), !dbg !6965
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_15) #8, !dbg !6966
  br i1 %_17, label %bb10, label %bb11, !dbg !6966

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6967
  %10 = load i8, ptr %_10, align 1, !dbg !6968, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !6968
  %12 = zext i1 %11 to i8, !dbg !6968
  store i8 %12, ptr %4, align 1, !dbg !6968
  br label %bb14, !dbg !6969

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6971, !range !5829, !noundef !21
  ret i8 %13, !dbg !6971

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_15, i64 %flags) #8, !dbg !6972
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !6973
  store i8 2, ptr %4, align 1, !dbg !6974
  br label %bb14, !dbg !6971

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6975
  %14 = load i8, ptr %_19, align 1, !dbg !6976, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !6976
  %16 = zext i1 %15 to i8, !dbg !6976
  store i8 %16, ptr %4, align 1, !dbg !6976
  br label %bb14, !dbg !6969
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h13a330fd34d301f3E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6977 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6979, metadata !DIExpression()), !dbg !6990
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6980, metadata !DIExpression()), !dbg !6991
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6981, metadata !DIExpression()), !dbg !6992
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6993
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6982, metadata !DIExpression()), !dbg !6994
  %_31 = load ptr, ptr %self, align 8, !dbg !6995, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6996
  %8 = load i64, ptr %5, align 8, !dbg !6996
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %8) #8, !dbg !6996
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_31, i16 %_9, ptr align 8 @alloc_776034be02dff32e0e9e0ce3a158360b) #8, !dbg !6995
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_7) #8, !dbg !6995
  br i1 %_5, label %bb4, label %bb5, !dbg !6995

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6997
  %_13 = load i16, ptr %9, align 8, !dbg !6997, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6998
  %10 = load i64, ptr %4, align 8, !dbg !6998
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %10, i16 %_13) #8, !dbg !6998
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6999
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6984, metadata !DIExpression()), !dbg !7000
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7001
  %11 = load i64, ptr %3, align 8, !dbg !7001
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %11) #8, !dbg !7001
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_2b6f60439f0df9b04fb5dc8699720cb3) #8, !dbg !7002
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_16) #8, !dbg !7002
  br i1 %_14, label %bb10, label %bb11, !dbg !7002

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7003
  %12 = load i8, ptr %_10, align 1, !dbg !7004, !range !1596, !noundef !21
  %13 = trunc i8 %12 to i1, !dbg !7004
  %14 = zext i1 %13 to i8, !dbg !7004
  store i8 %14, ptr %6, align 1, !dbg !7004
  br label %bb20, !dbg !7005

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %15 = load i8, ptr %6, align 1, !dbg !7007, !range !5829, !noundef !21
  ret i8 %15, !dbg !7007

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7008
  %_22 = load i16, ptr %16, align 8, !dbg !7008, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7009
  %17 = load i64, ptr %2, align 8, !dbg !7009
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %17, i16 %_22) #8, !dbg !7009
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !7010
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6986, metadata !DIExpression()), !dbg !7011
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7012
  %18 = load i64, ptr %1, align 8, !dbg !7012
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_25 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %18) #8, !dbg !7012
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %_21, i16 %_25, ptr align 8 @alloc_7ed56fb6be1c30407296140d4be4e11c) #8, !dbg !7013
  store ptr %_24, ptr %p2_entry.dbg.spill, align 8, !dbg !7014
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6988, metadata !DIExpression()), !dbg !7015
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_26 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_24) #8, !dbg !7016
  br i1 %_26, label %bb16, label %bb17, !dbg !7016

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7017
  %19 = load i8, ptr %_19, align 1, !dbg !7018, !range !1596, !noundef !21
  %20 = trunc i8 %19 to i1, !dbg !7018
  %21 = zext i1 %20 to i8, !dbg !7018
  store i8 %21, ptr %6, align 1, !dbg !7018
  br label %bb20, !dbg !7019

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %_24, i64 %flags) #8, !dbg !7021
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() #8, !dbg !7022
  store i8 2, ptr %6, align 1, !dbg !7023
  br label %bb20, !dbg !7007

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !7024
  %22 = load i8, ptr %_28, align 1, !dbg !7025, !range !1596, !noundef !21
  %23 = trunc i8 %22 to i1, !dbg !7025
  %24 = zext i1 %23 to i8, !dbg !7025
  store i8 %24, ptr %6, align 1, !dbg !7025
  br label %bb20, !dbg !7019
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17ha3211abdcc9e3f7eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7026 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7030, metadata !DIExpression()), !dbg !7046
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7031, metadata !DIExpression()), !dbg !7047
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7044, metadata !DIExpression()), !dbg !7048
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7049
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7032, metadata !DIExpression()), !dbg !7050
  %_38 = load ptr, ptr %self, align 8, !dbg !7051, !nonnull !21, !align !3860, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7052
  %10 = load i64, ptr %8, align 8, !dbg !7052
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %10) #8, !dbg !7052
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_336c3aafbdaf40076c012509ce3bb908) #8, !dbg !7051
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !7051
  br i1 %_4, label %bb4, label %bb5, !dbg !7051

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7053
  %_12 = load i16, ptr %11, align 8, !dbg !7053, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7054
  %12 = load i64, ptr %7, align 8, !dbg !7054
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %12, i16 %_12) #8, !dbg !7054
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7055
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7034, metadata !DIExpression()), !dbg !7056
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7057
  %13 = load i64, ptr %6, align 8, !dbg !7057
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %13) #8, !dbg !7057
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_3e0f59a5e7e7affb24d3914df566861e) #8, !dbg !7058
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7059
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7036, metadata !DIExpression()), !dbg !7060
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_14) #8, !dbg !7061
  br i1 %_16, label %bb10, label %bb11, !dbg !7061

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7062
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7063
  %15 = load i64, ptr %14, align 8, !dbg !7063, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7063
  %17 = load i64, ptr %16, align 8, !dbg !7063
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7063
  store i64 %15, ptr %18, align 8, !dbg !7063
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7063
  store i64 %17, ptr %19, align 8, !dbg !7063
  br label %bb26, !dbg !7064

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7066

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7067
  %_20 = load i16, ptr %20, align 8, !dbg !7067, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7068
  %21 = load i64, ptr %5, align 8, !dbg !7068
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %21, i16 %_20) #8, !dbg !7068
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7069
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7038, metadata !DIExpression()), !dbg !7070
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7071
  %22 = load i64, ptr %4, align 8, !dbg !7071
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %22) #8, !dbg !7071
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_0bc66bbda974f4d70fdb35c285cabacc) #8, !dbg !7072
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7073
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7040, metadata !DIExpression()), !dbg !7074
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_22) #8, !dbg !7075
  br i1 %_24, label %bb16, label %bb17, !dbg !7075

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7076
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7077
  %24 = load i64, ptr %23, align 8, !dbg !7077, !range !933, !noundef !21
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7077
  %26 = load i64, ptr %25, align 8, !dbg !7077
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7077
  store i64 %24, ptr %27, align 8, !dbg !7077
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7077
  store i64 %26, ptr %28, align 8, !dbg !7077
  br label %bb26, !dbg !7078

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7080
  %_28 = load i16, ptr %29, align 8, !dbg !7080, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7081
  %30 = load i64, ptr %3, align 8, !dbg !7081
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E(i64 %30, i16 %_28) #8, !dbg !7081
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7082
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7042, metadata !DIExpression()), !dbg !7083
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7084
  %31 = load i64, ptr %2, align 8, !dbg !7084
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E(i64 %31) #8, !dbg !7084
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_d970ea7651e239fffa929a725f65e56a) #8, !dbg !7085
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7086
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7087, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %32) #8, !dbg !7087
  br i1 %_32, label %bb22, label %bb23, !dbg !7087

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7088
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7089
  %34 = load i64, ptr %33, align 8, !dbg !7089, !range !933, !noundef !21
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7089
  %36 = load i64, ptr %35, align 8, !dbg !7089
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7089
  store i64 %34, ptr %37, align 8, !dbg !7089
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7089
  store i64 %36, ptr %38, align 8, !dbg !7089
  br label %bb26, !dbg !7090

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7092, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %39) #8, !dbg !7092
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf852b1fab40c9b08E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7093
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7094
  %40 = load ptr, ptr %_36, align 8, !dbg !7093, !nonnull !21, !align !1062, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h09693b5de2df0b5bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7093
  br label %bb26, !dbg !7093

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7095
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7096
  %42 = load i64, ptr %41, align 8, !dbg !7096, !range !933, !noundef !21
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7096
  %44 = load i64, ptr %43, align 8, !dbg !7096
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7096
  store i64 %42, ptr %45, align 8, !dbg !7096
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7096
  store i64 %44, ptr %46, align 8, !dbg !7096
  br label %bb26, !dbg !7090
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h72bdcd994589dddaE"(ptr align 8 %0) unnamed_addr #0 !dbg !7097 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7101, metadata !DIExpression(DW_OP_deref)), !dbg !7103
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7102, metadata !DIExpression()), !dbg !7104
  %_4 = load ptr, ptr %_1, align 8, !dbg !7105, !nonnull !21, !align !1062, !noundef !21
  %_5 = load ptr, ptr %_4, align 8, !dbg !7105, !nonnull !21, !align !1062, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_5) #8, !dbg !7105
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7106
  store i64 %_3, ptr %2, align 8, !dbg !7106
  store i64 2, ptr %1, align 8, !dbg !7106
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7107
  %4 = load i64, ptr %3, align 8, !dbg !7107, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7107
  %6 = load i64, ptr %5, align 8, !dbg !7107
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !7107
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7107
  ret { i64, i64 } %8, !dbg !7107
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h90868cbe6c189427E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7108 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7130, metadata !DIExpression()), !dbg !7174
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7131, metadata !DIExpression()), !dbg !7175
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7132, metadata !DIExpression()), !dbg !7176
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7144, metadata !DIExpression()), !dbg !7177
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7156, metadata !DIExpression()), !dbg !7178
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7166, metadata !DIExpression()), !dbg !7179
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7168, metadata !DIExpression()), !dbg !7180
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h1a84eb85242676e2E"(i64 %addr) #8, !dbg !7181
  store i64 %4, ptr %3, align 8, !dbg !7181
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7181
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7182
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7134, metadata !DIExpression()), !dbg !7183
  %_81 = load ptr, ptr %self, align 8, !dbg !7184, !nonnull !21, !align !3860, !noundef !21
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E(i64 %addr) #8, !dbg !7185
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_6c6eb9e7c7312ea44202867f8fb72046) #8, !dbg !7184
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7186
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7136, metadata !DIExpression()), !dbg !7187
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_6) #8, !dbg !7188
  br i1 %_9, label %bb5, label %bb7, !dbg !7188

bb7:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_6) #8, !dbg !7189
  store i64 %5, ptr %_12, align 8, !dbg !7189
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_12, i64 128) #8, !dbg !7189
  br i1 %_10, label %bb10, label %bb11, !dbg !7189

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7190
  br label %bb62, !dbg !7191

bb62:                                             ; preds = %bb57, %bb56, %bb48, %bb36, %bb32, %bb20, %bb16, %bb5
  ret void, !dbg !7193

bb11:                                             ; preds = %bb7
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7194
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7195
  %_17 = load i16, ptr %6, align 8, !dbg !7195, !noundef !21
  %7 = load i64, ptr %_16, align 8, !dbg !7196
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %7, i16 %_17) #8, !dbg !7196
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7197
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7138, metadata !DIExpression()), !dbg !7198
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %addr) #8, !dbg !7199
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_14fa683fb883b9547f78c2d1380aafc1) #8, !dbg !7200
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7201
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7140, metadata !DIExpression()), !dbg !7202
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_19) #8, !dbg !7203
  br i1 %_21, label %bb16, label %bb17, !dbg !7203

bb10:                                             ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_c2d13148eed7844dbcf0e57fd1f8caaf) #9, !dbg !7204
  unreachable, !dbg !7204

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_19) #8, !dbg !7205
  store i64 %8, ptr %_24, align 8, !dbg !7205
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_24, i64 128) #8, !dbg !7205
  br i1 %_22, label %bb20, label %bb27, !dbg !7205

bb16:                                             ; preds = %bb11
  store i64 3, ptr %0, align 8, !dbg !7206
  br label %bb62, !dbg !7207

bb27:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7209
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7210
  %_39 = load i16, ptr %9, align 8, !dbg !7210, !noundef !21
  %10 = load i64, ptr %_38, align 8, !dbg !7211
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %10, i16 %_39) #8, !dbg !7211
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7212
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7150, metadata !DIExpression()), !dbg !7213
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E(i64 %addr) #8, !dbg !7214
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_74f79559ac794d7ddbe9f6789bd0ee06) #8, !dbg !7215
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7216
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7152, metadata !DIExpression()), !dbg !7217
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_41) #8, !dbg !7218
  br i1 %_43, label %bb32, label %bb33, !dbg !7218

bb20:                                             ; preds = %bb17
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %addr) #8, !dbg !7219
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_3bc6ce6d73639fb10dc0fff7e4f5036a) #8, !dbg !7220
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7221
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7142, metadata !DIExpression()), !dbg !7222
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_26) #8, !dbg !7223
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h465aa452511bde9fE"(i64 %_29) #8, !dbg !7224
  store i64 %11, ptr %2, align 8, !dbg !7224
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7224
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %addr) #8, !dbg !7225
  %offset = and i64 %_31, 1073741823, !dbg !7225
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7225
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7146, metadata !DIExpression()), !dbg !7226
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_26) #8, !dbg !7227
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7227
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7148, metadata !DIExpression()), !dbg !7228
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7229
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7230
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7230
  store i64 2, ptr %_33, align 8, !dbg !7230
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7231
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7231
  store i64 %offset, ptr %13, align 8, !dbg !7231
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7231
  store i64 %flags, ptr %14, align 8, !dbg !7231
  br label %bb62, !dbg !7207

bb33:                                             ; preds = %bb27
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_41) #8, !dbg !7232
  store i64 %15, ptr %_46, align 8, !dbg !7232
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_46, i64 128) #8, !dbg !7232
  br i1 %_44, label %bb36, label %bb43, !dbg !7232

bb32:                                             ; preds = %bb27
  store i64 3, ptr %0, align 8, !dbg !7233
  br label %bb62, !dbg !7234

bb43:                                             ; preds = %bb33
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7236
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7237
  %_61 = load i16, ptr %16, align 8, !dbg !7237, !noundef !21
  %17 = load i64, ptr %_60, align 8, !dbg !7238
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E(i64 %17, i16 %_61) #8, !dbg !7238
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7239
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7162, metadata !DIExpression()), !dbg !7240
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17he8b9999876b48332E(i64 %addr) #8, !dbg !7241
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_cb57162efb264f51503bfcc4762e6dd5) #8, !dbg !7242
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7243
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7164, metadata !DIExpression()), !dbg !7244
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %_63) #8, !dbg !7245
  br i1 %_65, label %bb48, label %bb49, !dbg !7245

bb36:                                             ; preds = %bb33
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E(i64 %addr) #8, !dbg !7246
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_95da37d02c5de4915c7b700b83493d72) #8, !dbg !7247
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7248
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7154, metadata !DIExpression()), !dbg !7249
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_48) #8, !dbg !7250
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h65e48e42115e4c1dE"(i64 %_51) #8, !dbg !7251
  store i64 %18, ptr %1, align 8, !dbg !7251
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7251
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %addr) #8, !dbg !7252
  %offset4 = and i64 %_53, 2097151, !dbg !7252
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7252
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7158, metadata !DIExpression()), !dbg !7253
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_48) #8, !dbg !7254
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7254
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7160, metadata !DIExpression()), !dbg !7255
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7256
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7257
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7257
  store i64 1, ptr %_55, align 8, !dbg !7257
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7258
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7258
  store i64 %offset4, ptr %20, align 8, !dbg !7258
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7258
  store i64 %flags6, ptr %21, align 8, !dbg !7258
  br label %bb62, !dbg !7234

bb49:                                             ; preds = %bb43
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_63) #8, !dbg !7259
  store i64 %22, ptr %_68, align 8, !dbg !7259
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_68, i64 128) #8, !dbg !7259
  br i1 %_66, label %bb52, label %bb53, !dbg !7259

bb48:                                             ; preds = %bb43
  store i64 3, ptr %0, align 8, !dbg !7260
  br label %bb62, !dbg !7261

bb53:                                             ; preds = %bb49
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_63) #8, !dbg !7263
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf852b1fab40c9b08E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7264
  %_72 = load i64, ptr %_70, align 8, !dbg !7264, !range !1887, !noundef !21
  %23 = icmp eq i64 %_72, 0, !dbg !7265
  br i1 %23, label %bb57, label %bb56, !dbg !7265

bb52:                                             ; preds = %bb49
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_e7306704ecde77a3b68666ca399c777d) #9, !dbg !7266
  unreachable, !dbg !7266

bb57:                                             ; preds = %bb53
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7267
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7267
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h9a08df270d41aee6E(i64 %addr) #8, !dbg !7268
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17he54b8704b07a234dE"(i16 %_76) #8, !dbg !7269
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7269
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7170, metadata !DIExpression()), !dbg !7270
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %_63) #8, !dbg !7271
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7271
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7172, metadata !DIExpression()), !dbg !7272
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7273
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7273
  store i64 0, ptr %_78, align 8, !dbg !7273
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7274
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7274
  store i64 %offset8, ptr %26, align 8, !dbg !7274
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7274
  store i64 %flags10, ptr %27, align 8, !dbg !7274
  br label %bb62, !dbg !7193

bb56:                                             ; preds = %bb53
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %_63) #8, !dbg !7275
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7276
  store i64 %_74, ptr %28, align 8, !dbg !7276
  store i64 4, ptr %0, align 8, !dbg !7276
  br label %bb62, !dbg !7261

bb6:                                              ; No predecessors!
  unreachable, !dbg !7277
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hd8f6bf1f05325cf0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7278 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7284, metadata !DIExpression()), !dbg !7286
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7285, metadata !DIExpression()), !dbg !7287
  %1 = load i8, ptr %self, align 1, !dbg !7288, !range !1596, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !7288
  %_3 = zext i1 %2 to i64, !dbg !7288
  %3 = icmp eq i64 %_3, 0, !dbg !7289
  br i1 %3, label %bb3, label %bb1, !dbg !7289

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_b94af50a7a28aa2c31ad841ef89794a1, i64 1) #8, !dbg !7290
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_4) #8, !dbg !7290
  %5 = zext i1 %4 to i8, !dbg !7290
  store i8 %5, ptr %0, align 1, !dbg !7290
  br label %bb6, !dbg !7290

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %_6, ptr align 8 @alloc_07a2bee958e26c1662e05027929cc0c4, i64 1) #8, !dbg !7291
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_6) #8, !dbg !7291
  %7 = zext i1 %6 to i8, !dbg !7291
  store i8 %7, ptr %0, align 1, !dbg !7291
  br label %bb6, !dbg !7291

bb2:                                              ; No predecessors!
  unreachable, !dbg !7288

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7292, !range !1596, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !7292
  ret i1 %9, !dbg !7292
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7293 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7297, metadata !DIExpression()), !dbg !7299
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7298, metadata !DIExpression()), !dbg !7300
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7301
  %4 = load i64, ptr %2, align 8, !dbg !7301
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h43b12faa96bfeefcE(i64 %4, i16 %recursive_index) #8, !dbg !7301
  store i64 %5, ptr %1, align 8, !dbg !7301
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7301
  %6 = load i64, ptr %_4, align 8, !dbg !7301
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7301
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7301
  ret ptr %7, !dbg !7302
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7303 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7307, metadata !DIExpression()), !dbg !7309
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7308, metadata !DIExpression()), !dbg !7310
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7311
  %4 = load i64, ptr %2, align 8, !dbg !7311
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3daa4ed328f2a063E(i64 %4, i16 %recursive_index) #8, !dbg !7311
  store i64 %5, ptr %1, align 8, !dbg !7311
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7311
  %6 = load i64, ptr %_4, align 8, !dbg !7311
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7311
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7311
  ret ptr %7, !dbg !7312
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha2f76d023d961ccdE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7313 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7317, metadata !DIExpression()), !dbg !7319
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7318, metadata !DIExpression()), !dbg !7320
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7321
  %4 = load i64, ptr %2, align 8, !dbg !7321
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9be677fa14fc36f6E(i64 %4, i16 %recursive_index) #8, !dbg !7321
  store i64 %5, ptr %1, align 8, !dbg !7321
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7321
  %6 = load i64, ptr %_4, align 8, !dbg !7321
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7321
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7321
  ret ptr %7, !dbg !7322
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3daa4ed328f2a063E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7323 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7327, metadata !DIExpression()), !dbg !7329
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7328, metadata !DIExpression()), !dbg !7330
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7331
  %5 = load i64, ptr %2, align 8, !dbg !7331
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %5) #8, !dbg !7331
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7332
  store i64 %6, ptr %1, align 8, !dbg !7332
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7332
  %7 = load i64, ptr %3, align 8, !dbg !7333
  ret i64 %7, !dbg !7333
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h43b12faa96bfeefcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7334 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7338, metadata !DIExpression()), !dbg !7340
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7339, metadata !DIExpression()), !dbg !7341
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7342
  %5 = load i64, ptr %2, align 8, !dbg !7342
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %5) #8, !dbg !7342
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7343
  store i64 %6, ptr %1, align 8, !dbg !7343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7343
  %7 = load i64, ptr %3, align 8, !dbg !7344
  ret i64 %7, !dbg !7344
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9be677fa14fc36f6E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7345 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7349, metadata !DIExpression()), !dbg !7351
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7350, metadata !DIExpression()), !dbg !7352
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7353
  %5 = load i64, ptr %2, align 8, !dbg !7353
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %5) #8, !dbg !7353
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7354
  store i64 %6, ptr %1, align 8, !dbg !7354
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7354
  %7 = load i64, ptr %3, align 8, !dbg !7355
  ret i64 %7, !dbg !7355
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7356 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7358, metadata !DIExpression()), !dbg !7360
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7359, metadata !DIExpression()), !dbg !7361
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7362
  %4 = load i64, ptr %2, align 8, !dbg !7362
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he0edf439361ffa86E(i64 %4, i16 %recursive_index) #8, !dbg !7362
  store i64 %5, ptr %1, align 8, !dbg !7362
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7362
  %6 = load i64, ptr %_4, align 8, !dbg !7362
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7362
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7362
  ret ptr %7, !dbg !7363
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hba8a62f4b528240cE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7364 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7366, metadata !DIExpression()), !dbg !7368
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7367, metadata !DIExpression()), !dbg !7369
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7370
  %4 = load i64, ptr %2, align 8, !dbg !7370
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h2f12d97cbe592426E(i64 %4, i16 %recursive_index) #8, !dbg !7370
  store i64 %5, ptr %1, align 8, !dbg !7370
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7370
  %6 = load i64, ptr %_4, align 8, !dbg !7370
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7370
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7370
  ret ptr %7, !dbg !7371
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h2f12d97cbe592426E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7372 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7374, metadata !DIExpression()), !dbg !7376
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7375, metadata !DIExpression()), !dbg !7377
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7378
  %6 = load i64, ptr %3, align 8, !dbg !7378
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %6) #8, !dbg !7378
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7379
  %7 = load i64, ptr %2, align 8, !dbg !7379
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %7) #8, !dbg !7379
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7380
  store i64 %8, ptr %1, align 8, !dbg !7380
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7380
  %9 = load i64, ptr %4, align 8, !dbg !7381
  ret i64 %9, !dbg !7381
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he0edf439361ffa86E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7382 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7384, metadata !DIExpression()), !dbg !7386
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7385, metadata !DIExpression()), !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7388
  %6 = load i64, ptr %3, align 8, !dbg !7388
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %6) #8, !dbg !7388
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7389
  %7 = load i64, ptr %2, align 8, !dbg !7389
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %7) #8, !dbg !7389
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7390
  store i64 %8, ptr %1, align 8, !dbg !7390
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7390
  %9 = load i64, ptr %4, align 8, !dbg !7391
  ret i64 %9, !dbg !7391
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7392 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7394, metadata !DIExpression()), !dbg !7396
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7395, metadata !DIExpression()), !dbg !7397
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7398
  %4 = load i64, ptr %2, align 8, !dbg !7398
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb21d427310e8332dE(i64 %4, i16 %recursive_index) #8, !dbg !7398
  store i64 %5, ptr %1, align 8, !dbg !7398
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7398
  %6 = load i64, ptr %_4, align 8, !dbg !7398
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %6) #8, !dbg !7398
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E(i64 %_3) #8, !dbg !7398
  ret ptr %7, !dbg !7399
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb21d427310e8332dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7400 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7402, metadata !DIExpression()), !dbg !7404
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7403, metadata !DIExpression()), !dbg !7405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7406
  %7 = load i64, ptr %4, align 8, !dbg !7406
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %7) #8, !dbg !7406
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7407
  %8 = load i64, ptr %3, align 8, !dbg !7407
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %8) #8, !dbg !7407
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7408
  %9 = load i64, ptr %2, align 8, !dbg !7408
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %9) #8, !dbg !7408
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7409
  store i64 %10, ptr %1, align 8, !dbg !7409
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7409
  %11 = load i64, ptr %5, align 8, !dbg !7410
  ret i64 %11, !dbg !7410
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h5439fa474727c647E(ptr align 8 %self) unnamed_addr #1 !dbg !7411 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7416, metadata !DIExpression()), !dbg !7423
  %_2 = load i64, ptr %self, align 8, !dbg !7424, !range !933, !noundef !21
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7425

bb2:                                              ; preds = %start
  unreachable, !dbg !7424

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7426
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7426
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7417, metadata !DIExpression()), !dbg !7427
  %1 = load i64, ptr %frame3, align 8, !dbg !7428, !noundef !21
  store i64 %1, ptr %0, align 8, !dbg !7428
  br label %bb5, !dbg !7429

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7430
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7430
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7419, metadata !DIExpression()), !dbg !7431
  %2 = load i64, ptr %frame1, align 8, !dbg !7432, !noundef !21
  store i64 %2, ptr %0, align 8, !dbg !7432
  br label %bb5, !dbg !7433

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7434
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7434
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7421, metadata !DIExpression()), !dbg !7435
  %3 = load i64, ptr %frame, align 8, !dbg !7436, !noundef !21
  store i64 %3, ptr %0, align 8, !dbg !7436
  br label %bb5, !dbg !7437

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7438, !noundef !21
  ret i64 %4, !dbg !7438
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h34660e2cb9a2fe39E(ptr align 8 %self) unnamed_addr #1 !dbg !7439 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7443, metadata !DIExpression()), !dbg !7444
  %_2 = load i64, ptr %self, align 8, !dbg !7445, !range !933, !noundef !21
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7446

bb2:                                              ; preds = %start
  unreachable, !dbg !7445

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7447
  br label %bb5, !dbg !7447

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7448
  br label %bb5, !dbg !7448

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7449
  br label %bb5, !dbg !7449

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7450, !noundef !21
  ret i64 %1, !dbg !7450
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h2a78352f1cad6f60E"(i64 %0) unnamed_addr #0 !dbg !7451 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7455, metadata !DIExpression()), !dbg !7456
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7457
  %3 = load i64, ptr %1, align 8, !dbg !7458
  ret i64 %3, !dbg !7458
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h3f7b45fc0b16557fE"(i64 %0) unnamed_addr #0 !dbg !7459 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7463, metadata !DIExpression()), !dbg !7464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7465
  %3 = load i64, ptr %1, align 8, !dbg !7466
  ret i64 %3, !dbg !7466
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h4af8b914657ff6c4E"(i64 %0) unnamed_addr #0 !dbg !7467 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7471, metadata !DIExpression()), !dbg !7472
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7473
  %3 = load i64, ptr %1, align 8, !dbg !7474
  ret i64 %3, !dbg !7474
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E() unnamed_addr #0 !dbg !7475 {
start:
  ret void, !dbg !7476
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h1a84eb85242676e2E"(i64 %address) unnamed_addr #0 !dbg !7477 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7482, metadata !DIExpression()), !dbg !7483
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17h1b1092f347b1a791E(i64 %address, i64 4096) #8, !dbg !7484
  store i64 %_2, ptr %0, align 8, !dbg !7485
  %1 = load i64, ptr %0, align 8, !dbg !7486
  ret i64 %1, !dbg !7486
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7487 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7491, metadata !DIExpression()), !dbg !7497
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7492, metadata !DIExpression()), !dbg !7498
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7493, metadata !DIExpression()), !dbg !7499
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7494, metadata !DIExpression()), !dbg !7500
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7495, metadata !DIExpression()), !dbg !7501
  store i64 0, ptr %addr, align 8, !dbg !7502
  store i64 39, ptr %_8, align 8, !dbg !7503
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7503
  store i64 48, ptr %2, align 8, !dbg !7503
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE"(i16 %p4_index) #8, !dbg !7504
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7505
  %4 = load i64, ptr %3, align 8, !dbg !7505, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7505
  %6 = load i64, ptr %5, align 8, !dbg !7505, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9, ptr align 8 @alloc_3f1ced20105279b0944b88ea453f96e4) #8, !dbg !7505
  store i64 30, ptr %_12, align 8, !dbg !7506
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7506
  store i64 39, ptr %7, align 8, !dbg !7506
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE"(i16 %p3_index) #8, !dbg !7507
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7508
  %9 = load i64, ptr %8, align 8, !dbg !7508, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7508
  %11 = load i64, ptr %10, align 8, !dbg !7508, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13, ptr align 8 @alloc_2c5fa592d8c2f3d8c0fe48a5960d9024) #8, !dbg !7508
  store i64 21, ptr %_16, align 8, !dbg !7509
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7509
  store i64 30, ptr %12, align 8, !dbg !7509
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE"(i16 %p2_index) #8, !dbg !7510
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7511
  %14 = load i64, ptr %13, align 8, !dbg !7511, !noundef !21
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7511
  %16 = load i64, ptr %15, align 8, !dbg !7511, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17, ptr align 8 @alloc_618bb7f48ca2d47fa464a6a9648471c2) #8, !dbg !7511
  store i64 12, ptr %_20, align 8, !dbg !7512
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7512
  store i64 21, ptr %17, align 8, !dbg !7512
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE"(i16 %p1_index) #8, !dbg !7513
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7514
  %19 = load i64, ptr %18, align 8, !dbg !7514, !noundef !21
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7514
  %21 = load i64, ptr %20, align 8, !dbg !7514, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21, ptr align 8 @alloc_82236e13cbc0c2f0f1ad91a6e86dd447) #8, !dbg !7514
  %_23 = load i64, ptr %addr, align 8, !dbg !7515, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE(i64 %_23) #8, !dbg !7516
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h1a84eb85242676e2E"(i64 %_22) #8, !dbg !7517
  store i64 %22, ptr %0, align 8, !dbg !7517
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7517
  %23 = load i64, ptr %1, align 8, !dbg !7518
  ret i64 %23, !dbg !7518
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E(i64 %0) unnamed_addr #0 !dbg !7519 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7523, metadata !DIExpression()), !dbg !7524
  %_2 = load i64, ptr %self, align 8, !dbg !7525, !noundef !21
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17he8b9999876b48332E(i64 %_2) #8, !dbg !7525
  ret i16 %2, !dbg !7526
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h32774c0ae765b842E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7527 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7533, metadata !DIExpression()), !dbg !7535
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7534, metadata !DIExpression()), !dbg !7536
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_9adaaeda530e60a914b4b1a812b64ee9, i64 1) #8, !dbg !7537
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8 %f, ptr %_3) #8, !dbg !7537
  ret i1 %0, !dbg !7538
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E(ptr align 8 %self) unnamed_addr #0 !dbg !7539 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7544, metadata !DIExpression()), !dbg !7545
  %_2 = load i64, ptr %self, align 8, !dbg !7546, !noundef !21
  %0 = icmp eq i64 %_2, 0, !dbg !7546
  ret i1 %0, !dbg !7547
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h066b284bf2e95145E(ptr align 8 %self) unnamed_addr #0 !dbg !7548 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7552, metadata !DIExpression()), !dbg !7553
  store i64 0, ptr %self, align 8, !dbg !7554
  ret void, !dbg !7555
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %self) unnamed_addr #0 !dbg !7556 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7560, metadata !DIExpression()), !dbg !7561
  %_2 = load i64, ptr %self, align 8, !dbg !7562, !noundef !21
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h0d103fb4a0afbc4cE(i64 %_2) #8, !dbg !7563
  ret i64 %0, !dbg !7564
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %self) unnamed_addr #0 !dbg !7565 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7569, metadata !DIExpression()), !dbg !7570
  %_3 = load i64, ptr %self, align 8, !dbg !7571, !noundef !21
  %_2 = and i64 %_3, 4503599627366400, !dbg !7571
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17ha9418cd7747fa5d4E(i64 %_2) #8, !dbg !7572
  ret i64 %0, !dbg !7573
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7574 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i8, align 1
  %_9 = alloca i64, align 8
  %_6 = alloca i8, align 1
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7578, metadata !DIExpression()), !dbg !7579
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %self) #8, !dbg !7580
  store i64 %2, ptr %_5, align 8, !dbg !7580
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_5, i64 1) #8, !dbg !7580
  %_2 = xor i1 %_3, true, !dbg !7581
  br i1 %_2, label %bb3, label %bb4, !dbg !7581

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %self) #8, !dbg !7582
  store i64 %3, ptr %_9, align 8, !dbg !7582
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %_9, i64 128) #8, !dbg !7582
  br i1 %_7, label %bb7, label %bb8, !dbg !7582

bb3:                                              ; preds = %start
  store i8 0, ptr %_6, align 1, !dbg !7583
  %4 = load i8, ptr %_6, align 1, !dbg !7584, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !7584
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7584
  %7 = zext i1 %5 to i8, !dbg !7584
  store i8 %7, ptr %6, align 1, !dbg !7584
  store i8 1, ptr %0, align 8, !dbg !7584
  br label %bb11, !dbg !7585

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7586

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %self) #8, !dbg !7587
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %8 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1635a89d0e26008cE"(i64 %_12) #8, !dbg !7588
  store i64 %8, ptr %1, align 8, !dbg !7588
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7588
  %9 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7589
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %_11, i64 8, i1 false), !dbg !7589
  store i8 0, ptr %0, align 8, !dbg !7589
  br label %bb11, !dbg !7590

bb7:                                              ; preds = %bb4
  store i8 1, ptr %_10, align 1, !dbg !7591
  %10 = load i8, ptr %_10, align 1, !dbg !7592, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !7592
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7592
  %13 = zext i1 %11 to i8, !dbg !7592
  store i8 %13, ptr %12, align 1, !dbg !7592
  store i8 1, ptr %0, align 8, !dbg !7592
  br label %bb11, !dbg !7590
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7593 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7597, metadata !DIExpression()), !dbg !7599
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7598, metadata !DIExpression()), !dbg !7600
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %self) #8, !dbg !7601
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E(i64 %_4) #8, !dbg !7601
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h88ef6c953c26f147E(ptr align 8 %flags) #8, !dbg !7602
  %1 = or i64 %_3, %_6, !dbg !7603
  store i64 %1, ptr %self, align 8, !dbg !7603
  ret void, !dbg !7604
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hab73419c6a18ce4bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7605 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7610, metadata !DIExpression()), !dbg !7614
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7611, metadata !DIExpression()), !dbg !7615
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7612, metadata !DIExpression()), !dbg !7616
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !7617
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E(ptr align 8 %self) #8, !dbg !7618
  store i64 %0, ptr %_10, align 8, !dbg !7618
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7619
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E(ptr align 8 %self) #8, !dbg !7620
  store i64 %1, ptr %_16, align 8, !dbg !7620
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7621
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8 %f1) #8, !dbg !7622
  ret i1 %2, !dbg !7623
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17hc4399be5a594a88aE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7624 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7627
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7627
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7628
  ret void, !dbg !7629
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7630 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7635, metadata !DIExpression()), !dbg !7637
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7636, metadata !DIExpression()), !dbg !7638
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h0985c6de2b24053cE"(i16 %index) #8, !dbg !7639
  %_5 = icmp ult i64 %_3, 512, !dbg !7640
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7640
  br i1 %1, label %bb2, label %panic, !dbg !7640

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7641
  ret ptr %2, !dbg !7642

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h19acf4b7d21fbddfE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7640
  unreachable, !dbg !7640
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7643 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7648, metadata !DIExpression()), !dbg !7650
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7649, metadata !DIExpression()), !dbg !7651
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h0985c6de2b24053cE"(i16 %index) #8, !dbg !7652
  %_5 = icmp ult i64 %_3, 512, !dbg !7653
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7653
  br i1 %1, label %bb2, label %panic, !dbg !7653

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7654
  ret ptr %2, !dbg !7655

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h19acf4b7d21fbddfE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7653
  unreachable, !dbg !7653
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h88ace3f64fa2e81dE"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7656 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17hc4399be5a594a88aE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7658
  ret void, !dbg !7659
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h8764c670ef38c7f8E"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7660 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7665, metadata !DIExpression()), !dbg !7667
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7666, metadata !DIExpression()), !dbg !7668
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf61c45aaca035dadE"(ptr align 8 %self, ptr align 8 @alloc_323efa96658456ae93519ffa98d2fb0f) #8, !dbg !7669
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7669
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7669
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fa3b195d1a36bc8E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7669
  ret i1 %1, !dbg !7670
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E(i16 %index) unnamed_addr #0 !dbg !7671 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7675, metadata !DIExpression()), !dbg !7676
  %_2 = urem i16 %index, 512, !dbg !7677
  store i16 %_2, ptr %0, align 2, !dbg !7678
  %1 = load i16, ptr %0, align 2, !dbg !7679, !noundef !21
  ret i16 %1, !dbg !7679
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE"(i16 %index) unnamed_addr #0 !dbg !7680 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7685, metadata !DIExpression()), !dbg !7686
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5056, metadata !DIExpression()), !dbg !7687
  %0 = zext i16 %index to i64, !dbg !7689
  ret i64 %0, !dbg !7690
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h0985c6de2b24053cE"(i16 %index) unnamed_addr #0 !dbg !7691 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7696, metadata !DIExpression()), !dbg !7697
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7698, metadata !DIExpression()), !dbg !7704
  %0 = zext i16 %index to i64, !dbg !7706
  ret i64 %0, !dbg !7707
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17he139e631916b1cb7E(i16 %offset) unnamed_addr #0 !dbg !7708 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7712, metadata !DIExpression()), !dbg !7713
  %_2 = urem i16 %offset, 4096, !dbg !7714
  store i16 %_2, ptr %0, align 2, !dbg !7715
  %1 = load i16, ptr %0, align 2, !dbg !7716, !noundef !21
  ret i16 %1, !dbg !7716
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17he54b8704b07a234dE"(i16 %offset) unnamed_addr #0 !dbg !7717 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7722, metadata !DIExpression()), !dbg !7723
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5056, metadata !DIExpression()), !dbg !7724
  %0 = zext i16 %offset to i64, !dbg !7726
  ret i64 %0, !dbg !7727
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hac4bb437a0120737E(i8 %0) unnamed_addr #1 !dbg !7728 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7745, metadata !DIExpression()), !dbg !7746
  %2 = load i8, ptr %self, align 1, !dbg !7747, !range !7748, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !7747
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7749

bb2:                                              ; preds = %start
  unreachable, !dbg !7747

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7750
  br label %bb6, !dbg !7750

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !7751
  %3 = load i8, ptr %_5, align 1, !dbg !7752, !range !7748, !noundef !21
  store i8 %3, ptr %1, align 1, !dbg !7752
  br label %bb6, !dbg !7753

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !7754
  %4 = load i8, ptr %_4, align 1, !dbg !7755, !range !7748, !noundef !21
  store i8 %4, ptr %1, align 1, !dbg !7755
  br label %bb6, !dbg !7756

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !7757
  %5 = load i8, ptr %_3, align 1, !dbg !7758, !range !7748, !noundef !21
  store i8 %5, ptr %1, align 1, !dbg !7758
  br label %bb6, !dbg !7759

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %6 = load i8, ptr %1, align 1, !dbg !7760, !range !3179, !noundef !21
  ret i8 %6, !dbg !7760
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hc6cdff228ff465f1E(i8 %0) unnamed_addr #1 !dbg !7761 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7765, metadata !DIExpression()), !dbg !7766
  %1 = load i8, ptr %self, align 1, !dbg !7767, !range !7748, !noundef !21
  %_5 = zext i8 %1 to i64, !dbg !7767
  %_6 = icmp sge i64 4, %_5, !dbg !7767
  call void @llvm.assume(i1 %_6), !dbg !7767
  %_7 = icmp sle i64 1, %_5, !dbg !7767
  call void @llvm.assume(i1 %_7), !dbg !7767
  %_4 = trunc i64 %_5 to i8, !dbg !7767
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7767
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7767
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7767
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7767
  br i1 %3, label %panic, label %bb1, !dbg !7767

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7768
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7768
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7768
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7768
  br i1 %5, label %panic1, label %bb2, !dbg !7768

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_650203527b15c64a4f753ab85d5e73c4) #9, !dbg !7767
  unreachable, !dbg !7767

bb2:                                              ; preds = %bb1
  %_10 = icmp ult i8 %_9.0, 64, !dbg !7769
  %6 = call i1 @llvm.expect.i1(i1 %_10, i1 true), !dbg !7769
  br i1 %6, label %bb3, label %panic2, !dbg !7769

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_cf562a9d5b72243d076045b937719af5) #9, !dbg !7768
  unreachable, !dbg !7768

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_9.0 to i64, !dbg !7769
  %8 = and i64 %7, 63, !dbg !7769
  %9 = shl i64 1, %8, !dbg !7769
  ret i64 %9, !dbg !7770

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_62dee01d13712bc34b376dfcbf090a7a) #9, !dbg !7769
  unreachable, !dbg !7769
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h09e0353df9e89eb3E(i8 %0) unnamed_addr #1 !dbg !7771 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7773, metadata !DIExpression()), !dbg !7774
  %1 = load i8, ptr %self, align 1, !dbg !7775, !range !7748, !noundef !21
  %_6 = zext i8 %1 to i64, !dbg !7775
  %_7 = icmp sge i64 4, %_6, !dbg !7775
  call void @llvm.assume(i1 %_7), !dbg !7775
  %_8 = icmp sle i64 1, %_6, !dbg !7775
  call void @llvm.assume(i1 %_8), !dbg !7775
  %_5 = trunc i64 %_6 to i8, !dbg !7775
  %_9.0 = sub i8 %_5, 1, !dbg !7776
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7776
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7776
  br i1 %2, label %panic, label %bb1, !dbg !7776

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7777
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7777
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7777
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7777
  br i1 %4, label %panic1, label %bb2, !dbg !7777

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4) #9, !dbg !7776
  unreachable, !dbg !7776

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7778
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7778
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7778
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7778
  br i1 %6, label %panic2, label %bb3, !dbg !7778

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ab4ab28bf2d8b2394bee482a63379ea3) #9, !dbg !7777
  unreachable, !dbg !7777

bb3:                                              ; preds = %bb2
  %_12 = icmp ult i8 %_11.0, 64, !dbg !7779
  %7 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !7779
  br i1 %7, label %bb4, label %panic3, !dbg !7779

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_fa8ce10a02406d536f81a6d1a34f5dae) #9, !dbg !7778
  unreachable, !dbg !7778

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_11.0 to i64, !dbg !7779
  %9 = and i64 %8, 63, !dbg !7779
  %10 = shl i64 1, %9, !dbg !7779
  ret i64 %10, !dbg !7780

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_ea811f8279ca741649d285690a060206) #9, !dbg !7779
  unreachable, !dbg !7779
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h36111f5cc3660216E(i16 %value) unnamed_addr #0 !dbg !7781 {
start:
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7785, metadata !DIExpression()), !dbg !7788
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7786, metadata !DIExpression()), !dbg !7789
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7790

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7791
; call core::fmt::ArgumentV1::new_display
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h366b5acbf4240863E(ptr align 2 %i) #8, !dbg !7792
  %_9.0 = extractvalue { ptr, ptr } %1, 0, !dbg !7792
  %_9.1 = extractvalue { ptr, ptr } %1, 1, !dbg !7792
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7792
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !7792
  store ptr %_9.0, ptr %3, align 8, !dbg !7792
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !7792
  store ptr %_9.1, ptr %4, align 8, !dbg !7792
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0580c8b9fa0fbe76E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_a80c07b965f7afb785a543a0ed99a28d, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7792
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcab56c0eeadf4812E(ptr %_4, ptr align 8 @alloc_394c49cb3b968ab3294627bd400b6bcd) #9, !dbg !7792
  unreachable, !dbg !7792

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !7793
  br label %bb8, !dbg !7793

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !7794
  br label %bb8, !dbg !7794

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !7795
  br label %bb8, !dbg !7795

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !7796
  br label %bb8, !dbg !7796

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %5 = load i8, ptr %0, align 1, !dbg !7797, !range !3183, !noundef !21
  ret i8 %5, !dbg !7797
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h04b289497f5929f8E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7798 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7803, metadata !DIExpression()), !dbg !7805
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7804, metadata !DIExpression()), !dbg !7805
  %_3 = load i64, ptr %self, align 8, !dbg !7806, !noundef !21
  %_4 = load i64, ptr %other, align 8, !dbg !7806, !noundef !21
  %0 = icmp eq i64 %_3, %_4, !dbg !7806
  ret i1 %0, !dbg !7807
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hc606b83b94a6b7a2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7808 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7819, metadata !DIExpression()), !dbg !7821
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7820, metadata !DIExpression()), !dbg !7821
  store ptr %self, ptr %_6, align 8, !dbg !7822
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_7dbf889c4646f27498b04e74a893bfc9, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7821
  ret i1 %0, !dbg !7823
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7c1ad3d7d606f53E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7824 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7833, metadata !DIExpression()), !dbg !7835
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7834, metadata !DIExpression()), !dbg !7835
  store ptr %self, ptr %_6, align 8, !dbg !7836
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_80c09ca433ea81d6b3a0264c44de55ca, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7835
  ret i1 %0, !dbg !7837
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb10bf755ee969addE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7838 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7847, metadata !DIExpression()), !dbg !7849
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7848, metadata !DIExpression()), !dbg !7849
  store ptr %self, ptr %_6, align 8, !dbg !7850
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_b457e14e532e5df6d1dd610fea8f93c5, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7849
  ret i1 %0, !dbg !7851
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h559fc9f6e561e940E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7852 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7863, metadata !DIExpression()), !dbg !7865
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7864, metadata !DIExpression()), !dbg !7865
  store ptr %self, ptr %_6, align 8, !dbg !7866
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_8414242f6e692d2a9968f50684dee321, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7865
  ret i1 %0, !dbg !7867
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hfd3c388f3538d3f0E"() unnamed_addr #1 !dbg !7868 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7872, metadata !DIExpression()), !dbg !7874
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7875, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7875
  %_2 = load i16, ptr %segment, align 2, !dbg !7877, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7878
  %2 = load i16, ptr %0, align 2, !dbg !7879, !noundef !21
  ret i16 %2, !dbg !7879
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17hbf86a890a6925f25E"(i16 %sel) unnamed_addr #1 !dbg !7880 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7883, metadata !DIExpression()), !dbg !7884
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7885, !srcloc !7886
  ret void, !dbg !7887
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h25a5746dd3264630E"() unnamed_addr #1 !dbg !7888 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7890, metadata !DIExpression()), !dbg !7892
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7893, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7893
  %_2 = load i16, ptr %segment, align 2, !dbg !7894, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7895
  %2 = load i16, ptr %0, align 2, !dbg !7896, !noundef !21
  ret i16 %2, !dbg !7896
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h94839c5cfb833ebaE"(i16 %sel) unnamed_addr #1 !dbg !7897 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7900, metadata !DIExpression()), !dbg !7901
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7902, !srcloc !7886
  ret void, !dbg !7903
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h5be771ad79b4c1ccE"() unnamed_addr #1 !dbg !7904 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7906, metadata !DIExpression()), !dbg !7908
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7909, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7909
  %_2 = load i16, ptr %segment, align 2, !dbg !7910, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7911
  %2 = load i16, ptr %0, align 2, !dbg !7912, !noundef !21
  ret i16 %2, !dbg !7912
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hf3bf780b2f94bf49E"(i16 %sel) unnamed_addr #1 !dbg !7913 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7916, metadata !DIExpression()), !dbg !7917
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7918, !srcloc !7886
  ret void, !dbg !7919
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h9eb9083f97bb279fE"() unnamed_addr #1 !dbg !7920 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7922, metadata !DIExpression()), !dbg !7924
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7925, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7925
  %_2 = load i16, ptr %segment, align 2, !dbg !7926, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7927
  %2 = load i16, ptr %0, align 2, !dbg !7928, !noundef !21
  ret i16 %2, !dbg !7928
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h0c0b03d21dfd5b75E"(i16 %sel) unnamed_addr #1 !dbg !7929 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7932, metadata !DIExpression()), !dbg !7933
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7934, !srcloc !7886
  ret void, !dbg !7935
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h4d0aa5369ba70eceE"() unnamed_addr #1 !dbg !7936 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7938, metadata !DIExpression()), !dbg !7940
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7941, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7941
  %_2 = load i16, ptr %segment, align 2, !dbg !7942, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7943
  %2 = load i16, ptr %0, align 2, !dbg !7944, !noundef !21
  ret i16 %2, !dbg !7944
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hbc070b24f642a62aE"() unnamed_addr #1 !dbg !7945 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7950, metadata !DIExpression()), !dbg !7952
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !7953, !srcloc !7954
  store i64 %0, ptr %val, align 8, !dbg !7953
  %_2 = load i64, ptr %val, align 8, !dbg !7955, !noundef !21
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h03a22fe7da69dd1fE(i64 %_2) #8, !dbg !7956
  ret i64 %1, !dbg !7957
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h8b06175086ef327fE"(i64 %base) unnamed_addr #1 !dbg !7958 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7962, metadata !DIExpression()), !dbg !7963
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %base) #8, !dbg !7964
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7965, !srcloc !7966
  ret void, !dbg !7967
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h66805fb95332c861E"(i16 %sel) unnamed_addr #1 !dbg !7968 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7971, metadata !DIExpression()), !dbg !7972
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7973, !srcloc !7886
  ret void, !dbg !7974
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h71bfad4dc3bd9062E"() unnamed_addr #1 !dbg !7975 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7977, metadata !DIExpression()), !dbg !7979
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !7980, !srcloc !7876
  store i16 %1, ptr %segment, align 2, !dbg !7980
  %_2 = load i16, ptr %segment, align 2, !dbg !7981, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7982
  %2 = load i16, ptr %0, align 2, !dbg !7983, !noundef !21
  ret i16 %2, !dbg !7983
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h493599dc52dcd401E"() unnamed_addr #1 !dbg !7984 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7987, metadata !DIExpression()), !dbg !7989
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !7990, !srcloc !7954
  store i64 %0, ptr %val, align 8, !dbg !7990
  %_2 = load i64, ptr %val, align 8, !dbg !7991, !noundef !21
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h03a22fe7da69dd1fE(i64 %_2) #8, !dbg !7992
  ret i64 %1, !dbg !7993
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hb55fc81a11cc3e7cE"(i64 %base) unnamed_addr #1 !dbg !7994 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7996, metadata !DIExpression()), !dbg !7997
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE(i64 %base) #8, !dbg !7998
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7999, !srcloc !7966
  ret void, !dbg !8000
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17ha2a295e064e30982E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8001 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8025, metadata !DIExpression()), !dbg !8032
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8026, metadata !DIExpression()), !dbg !8032
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8029, metadata !DIExpression()), !dbg !8033
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8030, metadata !DIExpression()), !dbg !8034
  %1 = load i16, ptr %self, align 8, !dbg !8032, !range !8035, !noundef !21
  %_3 = zext i16 %1 to i64, !dbg !8032
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8032

bb2:                                              ; preds = %start
  unreachable, !dbg !8032

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8036
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8036
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8027, metadata !DIExpression()), !dbg !8037
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8038
  store ptr %2, ptr %__self_1, align 8, !dbg !8038
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h68fee57e4b88337cE(ptr align 8 %f, ptr align 1 @alloc_e586c157db65a89a65447732bfda5e04, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8039
  %4 = zext i1 %3 to i8, !dbg !8039
  store i8 %4, ptr %0, align 1, !dbg !8039
  br label %bb6, !dbg !8039

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8040
  store ptr %5, ptr %__self_0, align 8, !dbg !8040
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_036f2d6762fc914bd663145cc8efae12, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8041
  %7 = zext i1 %6 to i8, !dbg !8041
  store i8 %7, ptr %0, align 1, !dbg !8041
  br label %bb6, !dbg !8041

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c35a81c35ed8801894f4dd4be694cdd4, i64 3) #8, !dbg !8032
  %9 = zext i1 %8 to i8, !dbg !8032
  store i8 %9, ptr %0, align 1, !dbg !8032
  br label %bb6, !dbg !8032

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4d5c031864f12060c5e19e58d795833f, i64 15) #8, !dbg !8032
  %11 = zext i1 %10 to i8, !dbg !8032
  store i8 %11, ptr %0, align 1, !dbg !8032
  br label %bb6, !dbg !8032

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8042, !range !1596, !noundef !21
  %13 = trunc i8 %12 to i1, !dbg !8042
  ret i1 %13, !dbg !8042
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h303af406c85a9d48E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8043 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8053, metadata !DIExpression()), !dbg !8055
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8054, metadata !DIExpression()), !dbg !8055
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8056
  store ptr %0, ptr %_10, align 8, !dbg !8056
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8 %f, ptr align 1 @alloc_0d5cb03592b112afbbe1a94eb903b132, i64 17, ptr align 1 @alloc_dd8936737fe83d3ca2c12c3e57f06e7d, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_5e7dcbf984fd5f356e631e4f53bf4c8f, i64 4, ptr align 1 %_10, ptr align 8 @vtable.5) #8, !dbg !8055
  ret i1 %1, !dbg !8057
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h350106b2799d5071E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8058 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8063, metadata !DIExpression()), !dbg !8065
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8064, metadata !DIExpression()), !dbg !8065
  store ptr %self, ptr %_6, align 8, !dbg !8066
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_93bed4b718694894d6a4be8b6e3bc00c, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8065
  ret i1 %0, !dbg !8067
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9acfea02e7a52358E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8068 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8077, metadata !DIExpression()), !dbg !8079
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8078, metadata !DIExpression()), !dbg !8079
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_64ab1085534fe63b16468acc37de6316, i64 3) #8, !dbg !8079
  ret i1 %0, !dbg !8080
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17heb8f560c7f1b37faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8081 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8095, metadata !DIExpression()), !dbg !8214
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8110, metadata !DIExpression()), !dbg !8215
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8112, metadata !DIExpression()), !dbg !8216
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8114, metadata !DIExpression()), !dbg !8217
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8116, metadata !DIExpression()), !dbg !8218
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8118, metadata !DIExpression()), !dbg !8219
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8120, metadata !DIExpression()), !dbg !8220
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8122, metadata !DIExpression()), !dbg !8221
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8124, metadata !DIExpression()), !dbg !8222
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8126, metadata !DIExpression()), !dbg !8223
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8128, metadata !DIExpression()), !dbg !8224
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8130, metadata !DIExpression()), !dbg !8225
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8132, metadata !DIExpression()), !dbg !8226
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8134, metadata !DIExpression()), !dbg !8227
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8136, metadata !DIExpression()), !dbg !8228
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8138, metadata !DIExpression()), !dbg !8229
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8140, metadata !DIExpression()), !dbg !8230
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8142, metadata !DIExpression()), !dbg !8231
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8144, metadata !DIExpression()), !dbg !8232
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8146, metadata !DIExpression()), !dbg !8233
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8148, metadata !DIExpression()), !dbg !8234
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8150, metadata !DIExpression()), !dbg !8235
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8152, metadata !DIExpression()), !dbg !8236
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8154, metadata !DIExpression()), !dbg !8237
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8156, metadata !DIExpression()), !dbg !8238
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8158, metadata !DIExpression()), !dbg !8239
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8160, metadata !DIExpression()), !dbg !8240
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8162, metadata !DIExpression()), !dbg !8241
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8164, metadata !DIExpression()), !dbg !8242
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8166, metadata !DIExpression()), !dbg !8243
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8168, metadata !DIExpression()), !dbg !8244
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8170, metadata !DIExpression()), !dbg !8245
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8172, metadata !DIExpression()), !dbg !8246
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8174, metadata !DIExpression()), !dbg !8247
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8176, metadata !DIExpression()), !dbg !8248
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8178, metadata !DIExpression()), !dbg !8249
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8180, metadata !DIExpression()), !dbg !8250
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8182, metadata !DIExpression()), !dbg !8251
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8184, metadata !DIExpression()), !dbg !8252
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8186, metadata !DIExpression()), !dbg !8253
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8188, metadata !DIExpression()), !dbg !8254
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8190, metadata !DIExpression()), !dbg !8255
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8192, metadata !DIExpression()), !dbg !8256
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8194, metadata !DIExpression()), !dbg !8257
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8198, metadata !DIExpression()), !dbg !8258
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8200, metadata !DIExpression()), !dbg !8259
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8202, metadata !DIExpression()), !dbg !8260
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8204, metadata !DIExpression()), !dbg !8261
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8206, metadata !DIExpression()), !dbg !8262
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8208, metadata !DIExpression()), !dbg !8263
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8210, metadata !DIExpression()), !dbg !8264
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8212, metadata !DIExpression()), !dbg !8265
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8091, metadata !DIExpression()), !dbg !8266
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8092, metadata !DIExpression()), !dbg !8267
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8093, metadata !DIExpression()), !dbg !8268
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8196, metadata !DIExpression()), !dbg !8269
  store i8 1, ptr %first, align 1, !dbg !8270
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb08f9ea4cea6baf8E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_4, label %bb2, label %bb12, !dbg !8271

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h5099e79284b8f752E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_15, label %bb14, label %bb23, !dbg !8271

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !8272
  %_5 = xor i1 %_6, true, !dbg !8273
  br i1 %_5, label %bb3, label %bb8, !dbg !8273

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !8275
  %3 = zext i1 %2 to i8, !dbg !8275
  store i8 %3, ptr %_11, align 1, !dbg !8275
  %4 = load i8, ptr %_11, align 1, !dbg !8275, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !8275
  %_14 = zext i1 %5 to i64, !dbg !8275
  %6 = icmp eq i64 %_14, 0, !dbg !8275
  br i1 %6, label %bb12, label %bb11, !dbg !8275

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !8276
  %8 = zext i1 %7 to i8, !dbg !8276
  store i8 %8, ptr %_7, align 1, !dbg !8276
  %9 = load i8, ptr %_7, align 1, !dbg !8276, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !8276
  %_10 = zext i1 %10 to i64, !dbg !8276
  %11 = icmp eq i64 %_10, 0, !dbg !8276
  br i1 %11, label %bb8, label %bb7, !dbg !8276

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8277
  %13 = zext i1 %12 to i8, !dbg !8277
  store i8 %13, ptr %0, align 1, !dbg !8277
  br label %bb144, !dbg !8277

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8278, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !8278
  ret i1 %15, !dbg !8278

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8279
  %17 = zext i1 %16 to i8, !dbg !8279
  store i8 %17, ptr %0, align 1, !dbg !8279
  br label %bb144, !dbg !8279

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h9a28058f169e10a3E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_26, label %bb25, label %bb34, !dbg !8271

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !8272
  %_16 = xor i1 %_17, true, !dbg !8273
  br i1 %_16, label %bb15, label %bb19, !dbg !8273

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !8275
  %20 = zext i1 %19 to i8, !dbg !8275
  store i8 %20, ptr %_22, align 1, !dbg !8275
  %21 = load i8, ptr %_22, align 1, !dbg !8275, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !8275
  %_25 = zext i1 %22 to i64, !dbg !8275
  %23 = icmp eq i64 %_25, 0, !dbg !8275
  br i1 %23, label %bb23, label %bb22, !dbg !8275

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !8276
  %25 = zext i1 %24 to i8, !dbg !8276
  store i8 %25, ptr %_18, align 1, !dbg !8276
  %26 = load i8, ptr %_18, align 1, !dbg !8276, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !8276
  %_21 = zext i1 %27 to i64, !dbg !8276
  %28 = icmp eq i64 %_21, 0, !dbg !8276
  br i1 %28, label %bb19, label %bb18, !dbg !8276

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8280
  %30 = zext i1 %29 to i8, !dbg !8280
  store i8 %30, ptr %0, align 1, !dbg !8280
  br label %bb144, !dbg !8280

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8281
  %32 = zext i1 %31 to i8, !dbg !8281
  store i8 %32, ptr %0, align 1, !dbg !8281
  br label %bb144, !dbg !8281

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd27ea9c1412c82E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_37, label %bb36, label %bb45, !dbg !8271

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !8272
  %_27 = xor i1 %_28, true, !dbg !8273
  br i1 %_27, label %bb26, label %bb30, !dbg !8273

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !8275
  %35 = zext i1 %34 to i8, !dbg !8275
  store i8 %35, ptr %_33, align 1, !dbg !8275
  %36 = load i8, ptr %_33, align 1, !dbg !8275, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !8275
  %_36 = zext i1 %37 to i64, !dbg !8275
  %38 = icmp eq i64 %_36, 0, !dbg !8275
  br i1 %38, label %bb34, label %bb33, !dbg !8275

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !8276
  %40 = zext i1 %39 to i8, !dbg !8276
  store i8 %40, ptr %_29, align 1, !dbg !8276
  %41 = load i8, ptr %_29, align 1, !dbg !8276, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !8276
  %_32 = zext i1 %42 to i64, !dbg !8276
  %43 = icmp eq i64 %_32, 0, !dbg !8276
  br i1 %43, label %bb30, label %bb29, !dbg !8276

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8282
  %45 = zext i1 %44 to i8, !dbg !8282
  store i8 %45, ptr %0, align 1, !dbg !8282
  br label %bb144, !dbg !8282

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8283
  %47 = zext i1 %46 to i8, !dbg !8283
  store i8 %47, ptr %0, align 1, !dbg !8283
  br label %bb144, !dbg !8283

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17he2717dd113ebf1c8E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_48, label %bb47, label %bb56, !dbg !8271

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !8272
  %_38 = xor i1 %_39, true, !dbg !8273
  br i1 %_38, label %bb37, label %bb41, !dbg !8273

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !8275
  %50 = zext i1 %49 to i8, !dbg !8275
  store i8 %50, ptr %_44, align 1, !dbg !8275
  %51 = load i8, ptr %_44, align 1, !dbg !8275, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !8275
  %_47 = zext i1 %52 to i64, !dbg !8275
  %53 = icmp eq i64 %_47, 0, !dbg !8275
  br i1 %53, label %bb45, label %bb44, !dbg !8275

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !8276
  %55 = zext i1 %54 to i8, !dbg !8276
  store i8 %55, ptr %_40, align 1, !dbg !8276
  %56 = load i8, ptr %_40, align 1, !dbg !8276, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !8276
  %_43 = zext i1 %57 to i64, !dbg !8276
  %58 = icmp eq i64 %_43, 0, !dbg !8276
  br i1 %58, label %bb41, label %bb40, !dbg !8276

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8284
  %60 = zext i1 %59 to i8, !dbg !8284
  store i8 %60, ptr %0, align 1, !dbg !8284
  br label %bb144, !dbg !8284

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8285
  %62 = zext i1 %61 to i8, !dbg !8285
  store i8 %62, ptr %0, align 1, !dbg !8285
  br label %bb144, !dbg !8285

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h32a599793a71c1c2E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_59, label %bb58, label %bb67, !dbg !8271

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !8272
  %_49 = xor i1 %_50, true, !dbg !8273
  br i1 %_49, label %bb48, label %bb52, !dbg !8273

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !8275
  %65 = zext i1 %64 to i8, !dbg !8275
  store i8 %65, ptr %_55, align 1, !dbg !8275
  %66 = load i8, ptr %_55, align 1, !dbg !8275, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !8275
  %_58 = zext i1 %67 to i64, !dbg !8275
  %68 = icmp eq i64 %_58, 0, !dbg !8275
  br i1 %68, label %bb56, label %bb55, !dbg !8275

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !8276
  %70 = zext i1 %69 to i8, !dbg !8276
  store i8 %70, ptr %_51, align 1, !dbg !8276
  %71 = load i8, ptr %_51, align 1, !dbg !8276, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !8276
  %_54 = zext i1 %72 to i64, !dbg !8276
  %73 = icmp eq i64 %_54, 0, !dbg !8276
  br i1 %73, label %bb52, label %bb51, !dbg !8276

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8286
  %75 = zext i1 %74 to i8, !dbg !8286
  store i8 %75, ptr %0, align 1, !dbg !8286
  br label %bb144, !dbg !8286

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8287
  %77 = zext i1 %76 to i8, !dbg !8287
  store i8 %77, ptr %0, align 1, !dbg !8287
  br label %bb144, !dbg !8287

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17ha3ce616fd6db5b43E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_70, label %bb69, label %bb78, !dbg !8271

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !8272
  %_60 = xor i1 %_61, true, !dbg !8273
  br i1 %_60, label %bb59, label %bb63, !dbg !8273

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !8275
  %80 = zext i1 %79 to i8, !dbg !8275
  store i8 %80, ptr %_66, align 1, !dbg !8275
  %81 = load i8, ptr %_66, align 1, !dbg !8275, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !8275
  %_69 = zext i1 %82 to i64, !dbg !8275
  %83 = icmp eq i64 %_69, 0, !dbg !8275
  br i1 %83, label %bb67, label %bb66, !dbg !8275

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !8276
  %85 = zext i1 %84 to i8, !dbg !8276
  store i8 %85, ptr %_62, align 1, !dbg !8276
  %86 = load i8, ptr %_62, align 1, !dbg !8276, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !8276
  %_65 = zext i1 %87 to i64, !dbg !8276
  %88 = icmp eq i64 %_65, 0, !dbg !8276
  br i1 %88, label %bb63, label %bb62, !dbg !8276

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8288
  %90 = zext i1 %89 to i8, !dbg !8288
  store i8 %90, ptr %0, align 1, !dbg !8288
  br label %bb144, !dbg !8288

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8289
  %92 = zext i1 %91 to i8, !dbg !8289
  store i8 %92, ptr %0, align 1, !dbg !8289
  br label %bb144, !dbg !8289

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h2841006eb6526a74E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_81, label %bb80, label %bb89, !dbg !8271

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !8272
  %_71 = xor i1 %_72, true, !dbg !8273
  br i1 %_71, label %bb70, label %bb74, !dbg !8273

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !8275
  %95 = zext i1 %94 to i8, !dbg !8275
  store i8 %95, ptr %_77, align 1, !dbg !8275
  %96 = load i8, ptr %_77, align 1, !dbg !8275, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !8275
  %_80 = zext i1 %97 to i64, !dbg !8275
  %98 = icmp eq i64 %_80, 0, !dbg !8275
  br i1 %98, label %bb78, label %bb77, !dbg !8275

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !8276
  %100 = zext i1 %99 to i8, !dbg !8276
  store i8 %100, ptr %_73, align 1, !dbg !8276
  %101 = load i8, ptr %_73, align 1, !dbg !8276, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !8276
  %_76 = zext i1 %102 to i64, !dbg !8276
  %103 = icmp eq i64 %_76, 0, !dbg !8276
  br i1 %103, label %bb74, label %bb73, !dbg !8276

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8290
  %105 = zext i1 %104 to i8, !dbg !8290
  store i8 %105, ptr %0, align 1, !dbg !8290
  br label %bb144, !dbg !8290

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8291
  %107 = zext i1 %106 to i8, !dbg !8291
  store i8 %107, ptr %0, align 1, !dbg !8291
  br label %bb144, !dbg !8291

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4cc7f185c62d33c5E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_92, label %bb91, label %bb100, !dbg !8271

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !8272
  %_82 = xor i1 %_83, true, !dbg !8273
  br i1 %_82, label %bb81, label %bb85, !dbg !8273

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !8275
  %110 = zext i1 %109 to i8, !dbg !8275
  store i8 %110, ptr %_88, align 1, !dbg !8275
  %111 = load i8, ptr %_88, align 1, !dbg !8275, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !8275
  %_91 = zext i1 %112 to i64, !dbg !8275
  %113 = icmp eq i64 %_91, 0, !dbg !8275
  br i1 %113, label %bb89, label %bb88, !dbg !8275

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !8276
  %115 = zext i1 %114 to i8, !dbg !8276
  store i8 %115, ptr %_84, align 1, !dbg !8276
  %116 = load i8, ptr %_84, align 1, !dbg !8276, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !8276
  %_87 = zext i1 %117 to i64, !dbg !8276
  %118 = icmp eq i64 %_87, 0, !dbg !8276
  br i1 %118, label %bb85, label %bb84, !dbg !8276

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8292
  %120 = zext i1 %119 to i8, !dbg !8292
  store i8 %120, ptr %0, align 1, !dbg !8292
  br label %bb144, !dbg !8292

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8293
  %122 = zext i1 %121 to i8, !dbg !8293
  store i8 %122, ptr %0, align 1, !dbg !8293
  br label %bb144, !dbg !8293

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h6e16c5ed6aa57fa1E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_103, label %bb102, label %bb111, !dbg !8271

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !8272
  %_93 = xor i1 %_94, true, !dbg !8273
  br i1 %_93, label %bb92, label %bb96, !dbg !8273

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !8275
  %125 = zext i1 %124 to i8, !dbg !8275
  store i8 %125, ptr %_99, align 1, !dbg !8275
  %126 = load i8, ptr %_99, align 1, !dbg !8275, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !8275
  %_102 = zext i1 %127 to i64, !dbg !8275
  %128 = icmp eq i64 %_102, 0, !dbg !8275
  br i1 %128, label %bb100, label %bb99, !dbg !8275

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !8276
  %130 = zext i1 %129 to i8, !dbg !8276
  store i8 %130, ptr %_95, align 1, !dbg !8276
  %131 = load i8, ptr %_95, align 1, !dbg !8276, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !8276
  %_98 = zext i1 %132 to i64, !dbg !8276
  %133 = icmp eq i64 %_98, 0, !dbg !8276
  br i1 %133, label %bb96, label %bb95, !dbg !8276

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8294
  %135 = zext i1 %134 to i8, !dbg !8294
  store i8 %135, ptr %0, align 1, !dbg !8294
  br label %bb144, !dbg !8294

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8295
  %137 = zext i1 %136 to i8, !dbg !8295
  store i8 %137, ptr %0, align 1, !dbg !8295
  br label %bb144, !dbg !8295

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h98dbcf1ccd386cc7E"(ptr align 8 %self) #8, !dbg !8271
  br i1 %_114, label %bb113, label %bb122, !dbg !8271

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !8272
  %_104 = xor i1 %_105, true, !dbg !8273
  br i1 %_104, label %bb103, label %bb107, !dbg !8273

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !8275
  %140 = zext i1 %139 to i8, !dbg !8275
  store i8 %140, ptr %_110, align 1, !dbg !8275
  %141 = load i8, ptr %_110, align 1, !dbg !8275, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !8275
  %_113 = zext i1 %142 to i64, !dbg !8275
  %143 = icmp eq i64 %_113, 0, !dbg !8275
  br i1 %143, label %bb111, label %bb110, !dbg !8275

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !8276
  %145 = zext i1 %144 to i8, !dbg !8276
  store i8 %145, ptr %_106, align 1, !dbg !8276
  %146 = load i8, ptr %_106, align 1, !dbg !8276, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !8276
  %_109 = zext i1 %147 to i64, !dbg !8276
  %148 = icmp eq i64 %_109, 0, !dbg !8276
  br i1 %148, label %bb107, label %bb106, !dbg !8276

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8296
  %150 = zext i1 %149 to i8, !dbg !8296
  store i8 %150, ptr %0, align 1, !dbg !8296
  br label %bb144, !dbg !8296

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8297
  %152 = zext i1 %151 to i8, !dbg !8297
  store i8 %152, ptr %0, align 1, !dbg !8297
  br label %bb144, !dbg !8297

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !8298, !noundef !21
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h698485fd1f532806E() #8, !dbg !8299
  store i64 %153, ptr %_130, align 8, !dbg !8299
; call x86_64::registers::control::Cr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17had5454c6f4cb8d3cE(ptr align 8 %_130) #8, !dbg !8299
  %_127 = xor i64 %_128, -1, !dbg !8300
  %154 = and i64 %_126, %_127, !dbg !8298
  store i64 %154, ptr %extra_bits, align 8, !dbg !8298
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8301, !noundef !21
  %156 = icmp eq i64 %155, 0, !dbg !8301
  br i1 %156, label %bb138, label %bb125, !dbg !8301

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !8272, !range !1596, !noundef !21
  %_116 = trunc i8 %157 to i1, !dbg !8272
  %_115 = xor i1 %_116, true, !dbg !8273
  br i1 %_115, label %bb114, label %bb118, !dbg !8273

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8274
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !8275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !8275
  %159 = zext i1 %158 to i8, !dbg !8275
  store i8 %159, ptr %_121, align 1, !dbg !8275
  %160 = load i8, ptr %_121, align 1, !dbg !8275, !range !1596, !noundef !21
  %161 = trunc i8 %160 to i1, !dbg !8275
  %_124 = zext i1 %161 to i64, !dbg !8275
  %162 = icmp eq i64 %_124, 0, !dbg !8275
  br i1 %162, label %bb122, label %bb121, !dbg !8275

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !8276
  %164 = zext i1 %163 to i8, !dbg !8276
  store i8 %164, ptr %_117, align 1, !dbg !8276
  %165 = load i8, ptr %_117, align 1, !dbg !8276, !range !1596, !noundef !21
  %166 = trunc i8 %165 to i1, !dbg !8276
  %_120 = zext i1 %166 to i64, !dbg !8276
  %167 = icmp eq i64 %_120, 0, !dbg !8276
  br i1 %167, label %bb118, label %bb117, !dbg !8276

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8302
  %169 = zext i1 %168 to i8, !dbg !8302
  store i8 %169, ptr %0, align 1, !dbg !8302
  br label %bb144, !dbg !8302

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8303
  %171 = zext i1 %170 to i8, !dbg !8303
  store i8 %171, ptr %0, align 1, !dbg !8303
  br label %bb144, !dbg !8303

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !8304, !range !1596, !noundef !21
  %_145 = trunc i8 %172 to i1, !dbg !8304
  br i1 %_145, label %bb139, label %bb143, !dbg !8304

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !8305, !range !1596, !noundef !21
  %_132 = trunc i8 %173 to i1, !dbg !8305
  %_131 = xor i1 %_132, true, !dbg !8306
  br i1 %_131, label %bb126, label %bb130, !dbg !8306

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !8307
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8308
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_138) #8, !dbg !8308
  %175 = zext i1 %174 to i8, !dbg !8308
  store i8 %175, ptr %_137, align 1, !dbg !8308
  %176 = load i8, ptr %_137, align 1, !dbg !8308, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !8308
  %_140 = zext i1 %177 to i64, !dbg !8308
  %178 = icmp eq i64 %_140, 0, !dbg !8308
  br i1 %178, label %bb133, label %bb134, !dbg !8308

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8309
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_134) #8, !dbg !8309
  %180 = zext i1 %179 to i8, !dbg !8309
  store i8 %180, ptr %_133, align 1, !dbg !8309
  %181 = load i8, ptr %_133, align 1, !dbg !8309, !range !1596, !noundef !21
  %182 = trunc i8 %181 to i1, !dbg !8309
  %_136 = zext i1 %182 to i64, !dbg !8309
  %183 = icmp eq i64 %_136, 0, !dbg !8309
  br i1 %183, label %bb130, label %bb129, !dbg !8309

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8310
  %185 = zext i1 %184 to i8, !dbg !8310
  store i8 %185, ptr %0, align 1, !dbg !8310
  br label %bb144, !dbg !8310

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_142) #8, !dbg !8311
  %187 = zext i1 %186 to i8, !dbg !8311
  store i8 %187, ptr %_141, align 1, !dbg !8311
  %188 = load i8, ptr %_141, align 1, !dbg !8311, !range !1596, !noundef !21
  %189 = trunc i8 %188 to i1, !dbg !8311
  %_144 = zext i1 %189 to i64, !dbg !8311
  %190 = icmp eq i64 %_144, 0, !dbg !8311
  br i1 %190, label %bb138, label %bb137, !dbg !8311

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8312
  %192 = zext i1 %191 to i8, !dbg !8312
  store i8 %192, ptr %0, align 1, !dbg !8312
  br label %bb144, !dbg !8312

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8313
  %194 = zext i1 %193 to i8, !dbg !8313
  store i8 %194, ptr %0, align 1, !dbg !8313
  br label %bb144, !dbg !8313

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !8314
  br label %bb144, !dbg !8278

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8315
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_147) #8, !dbg !8315
  %196 = zext i1 %195 to i8, !dbg !8315
  store i8 %196, ptr %_146, align 1, !dbg !8315
  %197 = load i8, ptr %_146, align 1, !dbg !8315, !range !1596, !noundef !21
  %198 = trunc i8 %197 to i1, !dbg !8315
  %_149 = zext i1 %198 to i64, !dbg !8315
  %199 = icmp eq i64 %_149, 0, !dbg !8315
  br i1 %199, label %bb143, label %bb142, !dbg !8315

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8316
  %201 = zext i1 %200 to i8, !dbg !8316
  store i8 %201, ptr %0, align 1, !dbg !8316
  br label %bb144, !dbg !8316

bb6:                                              ; No predecessors!
  unreachable, !dbg !8276
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4580df2e39fec4e2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8317 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8320, metadata !DIExpression()), !dbg !8322
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8321, metadata !DIExpression()), !dbg !8323
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8324
  ret i1 %0, !dbg !8325
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hfe1ee722a1b51c4eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8326 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8329, metadata !DIExpression()), !dbg !8331
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8330, metadata !DIExpression()), !dbg !8332
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8333
  ret i1 %0, !dbg !8334
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8b4f9d29e8e21bb3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8335 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8338, metadata !DIExpression()), !dbg !8340
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8339, metadata !DIExpression()), !dbg !8341
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8342
  ret i1 %0, !dbg !8343
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h2b7d8c77e26b0662E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8344 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8347, metadata !DIExpression()), !dbg !8349
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8348, metadata !DIExpression()), !dbg !8350
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8351
  ret i1 %0, !dbg !8352
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h698485fd1f532806E() unnamed_addr #0 !dbg !8353 {
start:
  %0 = alloca i64, align 8
  store i64 3758424127, ptr %0, align 8, !dbg !8356
  %1 = load i64, ptr %0, align 8, !dbg !8357, !noundef !21
  ret i64 %1, !dbg !8357
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17had5454c6f4cb8d3cE(ptr align 8 %self) unnamed_addr #0 !dbg !8358 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8362, metadata !DIExpression()), !dbg !8363
  %0 = load i64, ptr %self, align 8, !dbg !8364, !noundef !21
  ret i64 %0, !dbg !8365
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb08f9ea4cea6baf8E"(ptr align 8 %self) unnamed_addr #0 !dbg !8366 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8372, metadata !DIExpression()), !dbg !8374
  br i1 false, label %bb2, label %bb1, !dbg !8374

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8374, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8374
  %1 = zext i1 %_5 to i8, !dbg !8374
  store i8 %1, ptr %_2, align 1, !dbg !8374
  br label %bb3, !dbg !8374

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8374
  br label %bb3, !dbg !8374

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8374, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8374
  br i1 %3, label %bb4, label %bb5, !dbg !8374

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8374, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !8374
  %4 = icmp eq i64 %_7, 1, !dbg !8374
  %5 = zext i1 %4 to i8, !dbg !8374
  store i8 %5, ptr %0, align 1, !dbg !8374
  br label %bb6, !dbg !8374

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8374
  br label %bb6, !dbg !8374

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8375, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8375
  ret i1 %7, !dbg !8375
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h5099e79284b8f752E"(ptr align 8 %self) unnamed_addr #0 !dbg !8376 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8378, metadata !DIExpression()), !dbg !8380
  br i1 false, label %bb2, label %bb1, !dbg !8380

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8380, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8380
  %1 = zext i1 %_5 to i8, !dbg !8380
  store i8 %1, ptr %_2, align 1, !dbg !8380
  br label %bb3, !dbg !8380

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8380
  br label %bb3, !dbg !8380

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8380, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8380
  br i1 %3, label %bb4, label %bb5, !dbg !8380

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8380, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !8380
  %4 = icmp eq i64 %_7, 2, !dbg !8380
  %5 = zext i1 %4 to i8, !dbg !8380
  store i8 %5, ptr %0, align 1, !dbg !8380
  br label %bb6, !dbg !8380

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8380
  br label %bb6, !dbg !8380

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8381, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8381
  ret i1 %7, !dbg !8381
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h9a28058f169e10a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8382 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8384, metadata !DIExpression()), !dbg !8386
  br i1 false, label %bb2, label %bb1, !dbg !8386

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8386, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8386
  %1 = zext i1 %_5 to i8, !dbg !8386
  store i8 %1, ptr %_2, align 1, !dbg !8386
  br label %bb3, !dbg !8386

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8386
  br label %bb3, !dbg !8386

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8386, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8386
  br i1 %3, label %bb4, label %bb5, !dbg !8386

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8386, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !8386
  %4 = icmp eq i64 %_7, 4, !dbg !8386
  %5 = zext i1 %4 to i8, !dbg !8386
  store i8 %5, ptr %0, align 1, !dbg !8386
  br label %bb6, !dbg !8386

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8386
  br label %bb6, !dbg !8386

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8387, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8387
  ret i1 %7, !dbg !8387
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd27ea9c1412c82E"(ptr align 8 %self) unnamed_addr #0 !dbg !8388 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8390, metadata !DIExpression()), !dbg !8392
  br i1 false, label %bb2, label %bb1, !dbg !8392

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8392, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8392
  %1 = zext i1 %_5 to i8, !dbg !8392
  store i8 %1, ptr %_2, align 1, !dbg !8392
  br label %bb3, !dbg !8392

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8392
  br label %bb3, !dbg !8392

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8392, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8392
  br i1 %3, label %bb4, label %bb5, !dbg !8392

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8392, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !8392
  %4 = icmp eq i64 %_7, 8, !dbg !8392
  %5 = zext i1 %4 to i8, !dbg !8392
  store i8 %5, ptr %0, align 1, !dbg !8392
  br label %bb6, !dbg !8392

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8392
  br label %bb6, !dbg !8392

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8393, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8393
  ret i1 %7, !dbg !8393
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17he2717dd113ebf1c8E"(ptr align 8 %self) unnamed_addr #0 !dbg !8394 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8396, metadata !DIExpression()), !dbg !8398
  br i1 false, label %bb2, label %bb1, !dbg !8398

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8398, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8398
  %1 = zext i1 %_5 to i8, !dbg !8398
  store i8 %1, ptr %_2, align 1, !dbg !8398
  br label %bb3, !dbg !8398

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8398
  br label %bb3, !dbg !8398

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8398, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8398
  br i1 %3, label %bb4, label %bb5, !dbg !8398

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8398, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !8398
  %4 = icmp eq i64 %_7, 16, !dbg !8398
  %5 = zext i1 %4 to i8, !dbg !8398
  store i8 %5, ptr %0, align 1, !dbg !8398
  br label %bb6, !dbg !8398

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8398
  br label %bb6, !dbg !8398

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8399, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8399
  ret i1 %7, !dbg !8399
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h32a599793a71c1c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8400 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8402, metadata !DIExpression()), !dbg !8404
  br i1 false, label %bb2, label %bb1, !dbg !8404

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8404, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8404
  %1 = zext i1 %_5 to i8, !dbg !8404
  store i8 %1, ptr %_2, align 1, !dbg !8404
  br label %bb3, !dbg !8404

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8404
  br label %bb3, !dbg !8404

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8404, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8404
  br i1 %3, label %bb4, label %bb5, !dbg !8404

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8404, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !8404
  %4 = icmp eq i64 %_7, 32, !dbg !8404
  %5 = zext i1 %4 to i8, !dbg !8404
  store i8 %5, ptr %0, align 1, !dbg !8404
  br label %bb6, !dbg !8404

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8404
  br label %bb6, !dbg !8404

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8405, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8405
  ret i1 %7, !dbg !8405
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17ha3ce616fd6db5b43E"(ptr align 8 %self) unnamed_addr #0 !dbg !8406 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8408, metadata !DIExpression()), !dbg !8410
  br i1 false, label %bb2, label %bb1, !dbg !8410

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8410, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8410
  %1 = zext i1 %_5 to i8, !dbg !8410
  store i8 %1, ptr %_2, align 1, !dbg !8410
  br label %bb3, !dbg !8410

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8410
  br label %bb3, !dbg !8410

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8410, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8410
  br i1 %3, label %bb4, label %bb5, !dbg !8410

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8410, !noundef !21
  %_7 = and i64 %_8, 65536, !dbg !8410
  %4 = icmp eq i64 %_7, 65536, !dbg !8410
  %5 = zext i1 %4 to i8, !dbg !8410
  store i8 %5, ptr %0, align 1, !dbg !8410
  br label %bb6, !dbg !8410

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8410
  br label %bb6, !dbg !8410

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8411, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8411
  ret i1 %7, !dbg !8411
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h2841006eb6526a74E"(ptr align 8 %self) unnamed_addr #0 !dbg !8412 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8414, metadata !DIExpression()), !dbg !8416
  br i1 false, label %bb2, label %bb1, !dbg !8416

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8416, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8416
  %1 = zext i1 %_5 to i8, !dbg !8416
  store i8 %1, ptr %_2, align 1, !dbg !8416
  br label %bb3, !dbg !8416

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8416
  br label %bb3, !dbg !8416

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8416, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8416
  br i1 %3, label %bb4, label %bb5, !dbg !8416

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8416, !noundef !21
  %_7 = and i64 %_8, 262144, !dbg !8416
  %4 = icmp eq i64 %_7, 262144, !dbg !8416
  %5 = zext i1 %4 to i8, !dbg !8416
  store i8 %5, ptr %0, align 1, !dbg !8416
  br label %bb6, !dbg !8416

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8416
  br label %bb6, !dbg !8416

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8417, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8417
  ret i1 %7, !dbg !8417
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4cc7f185c62d33c5E"(ptr align 8 %self) unnamed_addr #0 !dbg !8418 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8420, metadata !DIExpression()), !dbg !8422
  br i1 false, label %bb2, label %bb1, !dbg !8422

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8422, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8422
  %1 = zext i1 %_5 to i8, !dbg !8422
  store i8 %1, ptr %_2, align 1, !dbg !8422
  br label %bb3, !dbg !8422

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8422
  br label %bb3, !dbg !8422

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8422, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8422
  br i1 %3, label %bb4, label %bb5, !dbg !8422

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8422, !noundef !21
  %_7 = and i64 %_8, 536870912, !dbg !8422
  %4 = icmp eq i64 %_7, 536870912, !dbg !8422
  %5 = zext i1 %4 to i8, !dbg !8422
  store i8 %5, ptr %0, align 1, !dbg !8422
  br label %bb6, !dbg !8422

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8422
  br label %bb6, !dbg !8422

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8423, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8423
  ret i1 %7, !dbg !8423
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h6e16c5ed6aa57fa1E"(ptr align 8 %self) unnamed_addr #0 !dbg !8424 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8426, metadata !DIExpression()), !dbg !8428
  br i1 false, label %bb2, label %bb1, !dbg !8428

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8428, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8428
  %1 = zext i1 %_5 to i8, !dbg !8428
  store i8 %1, ptr %_2, align 1, !dbg !8428
  br label %bb3, !dbg !8428

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8428
  br label %bb3, !dbg !8428

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8428, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8428
  br i1 %3, label %bb4, label %bb5, !dbg !8428

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8428, !noundef !21
  %_7 = and i64 %_8, 1073741824, !dbg !8428
  %4 = icmp eq i64 %_7, 1073741824, !dbg !8428
  %5 = zext i1 %4 to i8, !dbg !8428
  store i8 %5, ptr %0, align 1, !dbg !8428
  br label %bb6, !dbg !8428

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8428
  br label %bb6, !dbg !8428

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8429, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8429
  ret i1 %7, !dbg !8429
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h98dbcf1ccd386cc7E"(ptr align 8 %self) unnamed_addr #0 !dbg !8430 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8432, metadata !DIExpression()), !dbg !8434
  br i1 false, label %bb2, label %bb1, !dbg !8434

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8434, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8434
  %1 = zext i1 %_5 to i8, !dbg !8434
  store i8 %1, ptr %_2, align 1, !dbg !8434
  br label %bb3, !dbg !8434

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8434
  br label %bb3, !dbg !8434

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8434, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8434
  br i1 %3, label %bb4, label %bb5, !dbg !8434

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8434, !noundef !21
  %_7 = and i64 %_8, 2147483648, !dbg !8434
  %4 = icmp eq i64 %_7, 2147483648, !dbg !8434
  %5 = zext i1 %4 to i8, !dbg !8434
  store i8 %5, ptr %0, align 1, !dbg !8434
  br label %bb6, !dbg !8434

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8434
  br label %bb6, !dbg !8434

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8435, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8435
  ret i1 %7, !dbg !8435
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c8b9a8161bffe00E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8436 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8443, metadata !DIExpression()), !dbg !8445
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8444, metadata !DIExpression()), !dbg !8445
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_04e6946a1fbfee24491af9ce7d6beabc, i64 3) #8, !dbg !8445
  ret i1 %0, !dbg !8446
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h4cdd070f0b98ebacE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8447 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8454, metadata !DIExpression()), !dbg !8456
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8455, metadata !DIExpression()), !dbg !8456
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_591edd8428415594649dd0765e61c1bd, i64 3) #8, !dbg !8456
  ret i1 %0, !dbg !8457
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4a1009b8501aaf8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8458 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_47 = alloca i8, align 1
  %_42 = alloca i8, align 1
  %_38 = alloca i8, align 1
  %_34 = alloca i8, align 1
  %_31 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8471, metadata !DIExpression()), !dbg !8505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8473, metadata !DIExpression()), !dbg !8506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8475, metadata !DIExpression()), !dbg !8507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8477, metadata !DIExpression()), !dbg !8508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8479, metadata !DIExpression()), !dbg !8509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8481, metadata !DIExpression()), !dbg !8510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8483, metadata !DIExpression()), !dbg !8511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8485, metadata !DIExpression()), !dbg !8512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8489, metadata !DIExpression()), !dbg !8513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8491, metadata !DIExpression()), !dbg !8514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8493, metadata !DIExpression()), !dbg !8515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8495, metadata !DIExpression()), !dbg !8516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8497, metadata !DIExpression()), !dbg !8517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8499, metadata !DIExpression()), !dbg !8518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8501, metadata !DIExpression()), !dbg !8519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8503, metadata !DIExpression()), !dbg !8520
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8467, metadata !DIExpression()), !dbg !8521
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8468, metadata !DIExpression()), !dbg !8522
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8469, metadata !DIExpression()), !dbg !8523
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8487, metadata !DIExpression()), !dbg !8524
  store i8 1, ptr %first, align 1, !dbg !8525
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h54085c4e314acf65E"(ptr align 8 %self) #8, !dbg !8526
  br i1 %_4, label %bb2, label %bb12, !dbg !8526

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h6722ac9b4dc7c7b3E"(ptr align 8 %self) #8, !dbg !8526
  br i1 %_15, label %bb14, label %bb23, !dbg !8526

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8527, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !8527
  %_5 = xor i1 %_6, true, !dbg !8528
  br i1 %_5, label %bb3, label %bb8, !dbg !8528

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8529
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !8530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !8530
  %3 = zext i1 %2 to i8, !dbg !8530
  store i8 %3, ptr %_11, align 1, !dbg !8530
  %4 = load i8, ptr %_11, align 1, !dbg !8530, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !8530
  %_14 = zext i1 %5 to i64, !dbg !8530
  %6 = icmp eq i64 %_14, 0, !dbg !8530
  br i1 %6, label %bb12, label %bb11, !dbg !8530

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !8531
  %8 = zext i1 %7 to i8, !dbg !8531
  store i8 %8, ptr %_7, align 1, !dbg !8531
  %9 = load i8, ptr %_7, align 1, !dbg !8531, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !8531
  %_10 = zext i1 %10 to i64, !dbg !8531
  %11 = icmp eq i64 %_10, 0, !dbg !8531
  br i1 %11, label %bb8, label %bb7, !dbg !8531

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8532
  %13 = zext i1 %12 to i8, !dbg !8532
  store i8 %13, ptr %0, align 1, !dbg !8532
  br label %bb45, !dbg !8532

bb45:                                             ; preds = %bb44, %bb43, %bb38, %bb35, %bb30, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8533, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !8533
  ret i1 %15, !dbg !8533

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8534
  %17 = zext i1 %16 to i8, !dbg !8534
  store i8 %17, ptr %0, align 1, !dbg !8534
  br label %bb45, !dbg !8534

bb23:                                             ; preds = %bb19, %bb12
  %_27 = load i64, ptr %self, align 8, !dbg !8535, !noundef !21
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h7840f737a6534c00E() #8, !dbg !8536
  store i64 %18, ptr %_31, align 8, !dbg !8536
; call x86_64::registers::control::Cr3Flags::bits
  %_29 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h636e0f03a769560fE(ptr align 8 %_31) #8, !dbg !8536
  %_28 = xor i64 %_29, -1, !dbg !8537
  %19 = and i64 %_27, %_28, !dbg !8535
  store i64 %19, ptr %extra_bits, align 8, !dbg !8535
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8538, !noundef !21
  %21 = icmp eq i64 %20, 0, !dbg !8538
  br i1 %21, label %bb39, label %bb26, !dbg !8538

bb14:                                             ; preds = %bb12
  %22 = load i8, ptr %first, align 1, !dbg !8527, !range !1596, !noundef !21
  %_17 = trunc i8 %22 to i1, !dbg !8527
  %_16 = xor i1 %_17, true, !dbg !8528
  br i1 %_16, label %bb15, label %bb19, !dbg !8528

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8529
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !8530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !8530
  %24 = zext i1 %23 to i8, !dbg !8530
  store i8 %24, ptr %_22, align 1, !dbg !8530
  %25 = load i8, ptr %_22, align 1, !dbg !8530, !range !1596, !noundef !21
  %26 = trunc i8 %25 to i1, !dbg !8530
  %_25 = zext i1 %26 to i64, !dbg !8530
  %27 = icmp eq i64 %_25, 0, !dbg !8530
  br i1 %27, label %bb23, label %bb22, !dbg !8530

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !8531
  %29 = zext i1 %28 to i8, !dbg !8531
  store i8 %29, ptr %_18, align 1, !dbg !8531
  %30 = load i8, ptr %_18, align 1, !dbg !8531, !range !1596, !noundef !21
  %31 = trunc i8 %30 to i1, !dbg !8531
  %_21 = zext i1 %31 to i64, !dbg !8531
  %32 = icmp eq i64 %_21, 0, !dbg !8531
  br i1 %32, label %bb19, label %bb18, !dbg !8531

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8539
  %34 = zext i1 %33 to i8, !dbg !8539
  store i8 %34, ptr %0, align 1, !dbg !8539
  br label %bb45, !dbg !8539

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8540
  %36 = zext i1 %35 to i8, !dbg !8540
  store i8 %36, ptr %0, align 1, !dbg !8540
  br label %bb45, !dbg !8540

bb39:                                             ; preds = %bb34, %bb23
  %37 = load i8, ptr %first, align 1, !dbg !8541, !range !1596, !noundef !21
  %_46 = trunc i8 %37 to i1, !dbg !8541
  br i1 %_46, label %bb40, label %bb44, !dbg !8541

bb26:                                             ; preds = %bb23
  %38 = load i8, ptr %first, align 1, !dbg !8542, !range !1596, !noundef !21
  %_33 = trunc i8 %38 to i1, !dbg !8542
  %_32 = xor i1 %_33, true, !dbg !8543
  br i1 %_32, label %bb27, label %bb31, !dbg !8543

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !8544
; call core::fmt::Formatter::write_str
  %_39 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_39) #8, !dbg !8545
  %40 = zext i1 %39 to i8, !dbg !8545
  store i8 %40, ptr %_38, align 1, !dbg !8545
  %41 = load i8, ptr %_38, align 1, !dbg !8545, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !8545
  %_41 = zext i1 %42 to i64, !dbg !8545
  %43 = icmp eq i64 %_41, 0, !dbg !8545
  br i1 %43, label %bb34, label %bb35, !dbg !8545

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_35 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_35) #8, !dbg !8546
  %45 = zext i1 %44 to i8, !dbg !8546
  store i8 %45, ptr %_34, align 1, !dbg !8546
  %46 = load i8, ptr %_34, align 1, !dbg !8546, !range !1596, !noundef !21
  %47 = trunc i8 %46 to i1, !dbg !8546
  %_37 = zext i1 %47 to i64, !dbg !8546
  %48 = icmp eq i64 %_37, 0, !dbg !8546
  br i1 %48, label %bb31, label %bb30, !dbg !8546

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8547
  %50 = zext i1 %49 to i8, !dbg !8547
  store i8 %50, ptr %0, align 1, !dbg !8547
  br label %bb45, !dbg !8547

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_43 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_43) #8, !dbg !8548
  %52 = zext i1 %51 to i8, !dbg !8548
  store i8 %52, ptr %_42, align 1, !dbg !8548
  %53 = load i8, ptr %_42, align 1, !dbg !8548, !range !1596, !noundef !21
  %54 = trunc i8 %53 to i1, !dbg !8548
  %_45 = zext i1 %54 to i64, !dbg !8548
  %55 = icmp eq i64 %_45, 0, !dbg !8548
  br i1 %55, label %bb39, label %bb38, !dbg !8548

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8549
  %57 = zext i1 %56 to i8, !dbg !8549
  store i8 %57, ptr %0, align 1, !dbg !8549
  br label %bb45, !dbg !8549

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8550
  %59 = zext i1 %58 to i8, !dbg !8550
  store i8 %59, ptr %0, align 1, !dbg !8550
  br label %bb45, !dbg !8550

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %0, align 1, !dbg !8551
  br label %bb45, !dbg !8533

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8552
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_48) #8, !dbg !8552
  %61 = zext i1 %60 to i8, !dbg !8552
  store i8 %61, ptr %_47, align 1, !dbg !8552
  %62 = load i8, ptr %_47, align 1, !dbg !8552, !range !1596, !noundef !21
  %63 = trunc i8 %62 to i1, !dbg !8552
  %_50 = zext i1 %63 to i64, !dbg !8552
  %64 = icmp eq i64 %_50, 0, !dbg !8552
  br i1 %64, label %bb44, label %bb43, !dbg !8552

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8553
  %66 = zext i1 %65 to i8, !dbg !8553
  store i8 %66, ptr %0, align 1, !dbg !8553
  br label %bb45, !dbg !8553

bb6:                                              ; No predecessors!
  unreachable, !dbg !8531
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17ha6d8de9eeabba106E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8554 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8557, metadata !DIExpression()), !dbg !8559
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8558, metadata !DIExpression()), !dbg !8560
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8561
  ret i1 %0, !dbg !8562
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3cd34a9189f6e750E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8563 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8566, metadata !DIExpression()), !dbg !8568
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8567, metadata !DIExpression()), !dbg !8569
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8570
  ret i1 %0, !dbg !8571
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63201310301050dbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8572 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8575, metadata !DIExpression()), !dbg !8577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8576, metadata !DIExpression()), !dbg !8578
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8579
  ret i1 %0, !dbg !8580
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h0d9f23371a8871fcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8584, metadata !DIExpression()), !dbg !8586
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8585, metadata !DIExpression()), !dbg !8587
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8588
  ret i1 %0, !dbg !8589
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h7840f737a6534c00E() unnamed_addr #0 !dbg !8590 {
start:
  %0 = alloca i64, align 8
  store i64 24, ptr %0, align 8, !dbg !8593
  %1 = load i64, ptr %0, align 8, !dbg !8594, !noundef !21
  ret i64 %1, !dbg !8594
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h636e0f03a769560fE(ptr align 8 %self) unnamed_addr #0 !dbg !8595 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8599, metadata !DIExpression()), !dbg !8600
  %0 = load i64, ptr %self, align 8, !dbg !8601, !noundef !21
  ret i64 %0, !dbg !8602
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h54085c4e314acf65E"(ptr align 8 %self) unnamed_addr #0 !dbg !8603 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8609, metadata !DIExpression()), !dbg !8611
  br i1 false, label %bb2, label %bb1, !dbg !8611

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8611, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8611
  %1 = zext i1 %_5 to i8, !dbg !8611
  store i8 %1, ptr %_2, align 1, !dbg !8611
  br label %bb3, !dbg !8611

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8611
  br label %bb3, !dbg !8611

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8611, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8611
  br i1 %3, label %bb4, label %bb5, !dbg !8611

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8611, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !8611
  %4 = icmp eq i64 %_7, 8, !dbg !8611
  %5 = zext i1 %4 to i8, !dbg !8611
  store i8 %5, ptr %0, align 1, !dbg !8611
  br label %bb6, !dbg !8611

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8611
  br label %bb6, !dbg !8611

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8612, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8612
  ret i1 %7, !dbg !8612
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h6722ac9b4dc7c7b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8613 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8615, metadata !DIExpression()), !dbg !8617
  br i1 false, label %bb2, label %bb1, !dbg !8617

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8617, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !8617
  %1 = zext i1 %_5 to i8, !dbg !8617
  store i8 %1, ptr %_2, align 1, !dbg !8617
  br label %bb3, !dbg !8617

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8617
  br label %bb3, !dbg !8617

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8617, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !8617
  br i1 %3, label %bb4, label %bb5, !dbg !8617

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8617, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !8617
  %4 = icmp eq i64 %_7, 16, !dbg !8617
  %5 = zext i1 %4 to i8, !dbg !8617
  store i8 %5, ptr %0, align 1, !dbg !8617
  br label %bb6, !dbg !8617

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8617
  br label %bb6, !dbg !8617

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8618, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !8618
  ret i1 %7, !dbg !8618
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a4822d7631cd991E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8619 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8626, metadata !DIExpression()), !dbg !8628
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8627, metadata !DIExpression()), !dbg !8628
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_d1adf407ba86cd0b0853ef4b7c3df042, i64 3) #8, !dbg !8628
  ret i1 %0, !dbg !8629
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha644627f96b63813E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8630 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_300 = alloca i8, align 1
  %_295 = alloca i8, align 1
  %_291 = alloca i8, align 1
  %_287 = alloca i8, align 1
  %_284 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_275 = alloca i8, align 1
  %_271 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8643, metadata !DIExpression()), !dbg !8861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8645, metadata !DIExpression()), !dbg !8862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8647, metadata !DIExpression()), !dbg !8863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8649, metadata !DIExpression()), !dbg !8864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8651, metadata !DIExpression()), !dbg !8865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8653, metadata !DIExpression()), !dbg !8866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8655, metadata !DIExpression()), !dbg !8867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8657, metadata !DIExpression()), !dbg !8868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8659, metadata !DIExpression()), !dbg !8869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8661, metadata !DIExpression()), !dbg !8870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8663, metadata !DIExpression()), !dbg !8871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8665, metadata !DIExpression()), !dbg !8872
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8667, metadata !DIExpression()), !dbg !8873
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8669, metadata !DIExpression()), !dbg !8874
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8671, metadata !DIExpression()), !dbg !8875
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8673, metadata !DIExpression()), !dbg !8876
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8675, metadata !DIExpression()), !dbg !8877
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8677, metadata !DIExpression()), !dbg !8878
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8679, metadata !DIExpression()), !dbg !8879
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8681, metadata !DIExpression()), !dbg !8880
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8683, metadata !DIExpression()), !dbg !8881
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8685, metadata !DIExpression()), !dbg !8882
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8687, metadata !DIExpression()), !dbg !8883
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8689, metadata !DIExpression()), !dbg !8884
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8691, metadata !DIExpression()), !dbg !8885
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8693, metadata !DIExpression()), !dbg !8886
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8695, metadata !DIExpression()), !dbg !8887
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8697, metadata !DIExpression()), !dbg !8888
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8699, metadata !DIExpression()), !dbg !8889
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8701, metadata !DIExpression()), !dbg !8890
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8703, metadata !DIExpression()), !dbg !8891
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8705, metadata !DIExpression()), !dbg !8892
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8707, metadata !DIExpression()), !dbg !8893
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8709, metadata !DIExpression()), !dbg !8894
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8711, metadata !DIExpression()), !dbg !8895
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8713, metadata !DIExpression()), !dbg !8896
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8715, metadata !DIExpression()), !dbg !8897
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8717, metadata !DIExpression()), !dbg !8898
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8719, metadata !DIExpression()), !dbg !8899
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8721, metadata !DIExpression()), !dbg !8900
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8723, metadata !DIExpression()), !dbg !8901
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8725, metadata !DIExpression()), !dbg !8902
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8727, metadata !DIExpression()), !dbg !8903
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8729, metadata !DIExpression()), !dbg !8904
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8731, metadata !DIExpression()), !dbg !8905
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8733, metadata !DIExpression()), !dbg !8906
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8735, metadata !DIExpression()), !dbg !8907
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8737, metadata !DIExpression()), !dbg !8908
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8739, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8741, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8743, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8745, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8747, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8749, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8751, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8753, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8755, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8757, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8759, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8761, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8763, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8765, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8767, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8769, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8771, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8773, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8775, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8777, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8779, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8781, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8783, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8785, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8787, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8789, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8791, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8793, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8795, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8797, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8799, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8801, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8803, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8805, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8807, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8809, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8811, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8813, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8815, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8817, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8819, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8821, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8823, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8825, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8827, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8829, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8831, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8833, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8835, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8837, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8839, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8841, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8845, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8847, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8849, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8851, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8853, metadata !DIExpression()), !dbg !8965
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8855, metadata !DIExpression()), !dbg !8966
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8857, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8859, metadata !DIExpression()), !dbg !8968
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8639, metadata !DIExpression()), !dbg !8969
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8640, metadata !DIExpression()), !dbg !8970
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8641, metadata !DIExpression()), !dbg !8971
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8843, metadata !DIExpression()), !dbg !8972
  store i8 1, ptr %first, align 1, !dbg !8973
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h395ecb66d930bd89E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_4, label %bb2, label %bb12, !dbg !8974

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h82bef8bab6405870E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_15, label %bb14, label %bb23, !dbg !8974

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !8975
  %_5 = xor i1 %_6, true, !dbg !8976
  br i1 %_5, label %bb3, label %bb8, !dbg !8976

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !8978
  %3 = zext i1 %2 to i8, !dbg !8978
  store i8 %3, ptr %_11, align 1, !dbg !8978
  %4 = load i8, ptr %_11, align 1, !dbg !8978, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !8978
  %_14 = zext i1 %5 to i64, !dbg !8978
  %6 = icmp eq i64 %_14, 0, !dbg !8978
  br i1 %6, label %bb12, label %bb11, !dbg !8978

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !8979
  %8 = zext i1 %7 to i8, !dbg !8979
  store i8 %8, ptr %_7, align 1, !dbg !8979
  %9 = load i8, ptr %_7, align 1, !dbg !8979, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !8979
  %_10 = zext i1 %10 to i64, !dbg !8979
  %11 = icmp eq i64 %_10, 0, !dbg !8979
  br i1 %11, label %bb8, label %bb7, !dbg !8979

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8980
  %13 = zext i1 %12 to i8, !dbg !8980
  store i8 %13, ptr %0, align 1, !dbg !8980
  br label %bb298, !dbg !8980

bb298:                                            ; preds = %bb297, %bb296, %bb291, %bb288, %bb283, %bb275, %bb271, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8981, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !8981
  ret i1 %15, !dbg !8981

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8982
  %17 = zext i1 %16 to i8, !dbg !8982
  store i8 %17, ptr %0, align 1, !dbg !8982
  br label %bb298, !dbg !8982

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1b1f93002b5f1235E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_26, label %bb25, label %bb34, !dbg !8974

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !8975
  %_16 = xor i1 %_17, true, !dbg !8976
  br i1 %_16, label %bb15, label %bb19, !dbg !8976

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !8978
  %20 = zext i1 %19 to i8, !dbg !8978
  store i8 %20, ptr %_22, align 1, !dbg !8978
  %21 = load i8, ptr %_22, align 1, !dbg !8978, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !8978
  %_25 = zext i1 %22 to i64, !dbg !8978
  %23 = icmp eq i64 %_25, 0, !dbg !8978
  br i1 %23, label %bb23, label %bb22, !dbg !8978

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !8979
  %25 = zext i1 %24 to i8, !dbg !8979
  store i8 %25, ptr %_18, align 1, !dbg !8979
  %26 = load i8, ptr %_18, align 1, !dbg !8979, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !8979
  %_21 = zext i1 %27 to i64, !dbg !8979
  %28 = icmp eq i64 %_21, 0, !dbg !8979
  br i1 %28, label %bb19, label %bb18, !dbg !8979

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8983
  %30 = zext i1 %29 to i8, !dbg !8983
  store i8 %30, ptr %0, align 1, !dbg !8983
  br label %bb298, !dbg !8983

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8984
  %32 = zext i1 %31 to i8, !dbg !8984
  store i8 %32, ptr %0, align 1, !dbg !8984
  br label %bb298, !dbg !8984

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hf028f0c66ab4344cE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_37, label %bb36, label %bb45, !dbg !8974

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !8975
  %_27 = xor i1 %_28, true, !dbg !8976
  br i1 %_27, label %bb26, label %bb30, !dbg !8976

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !8978
  %35 = zext i1 %34 to i8, !dbg !8978
  store i8 %35, ptr %_33, align 1, !dbg !8978
  %36 = load i8, ptr %_33, align 1, !dbg !8978, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !8978
  %_36 = zext i1 %37 to i64, !dbg !8978
  %38 = icmp eq i64 %_36, 0, !dbg !8978
  br i1 %38, label %bb34, label %bb33, !dbg !8978

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !8979
  %40 = zext i1 %39 to i8, !dbg !8979
  store i8 %40, ptr %_29, align 1, !dbg !8979
  %41 = load i8, ptr %_29, align 1, !dbg !8979, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !8979
  %_32 = zext i1 %42 to i64, !dbg !8979
  %43 = icmp eq i64 %_32, 0, !dbg !8979
  br i1 %43, label %bb30, label %bb29, !dbg !8979

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8985
  %45 = zext i1 %44 to i8, !dbg !8985
  store i8 %45, ptr %0, align 1, !dbg !8985
  br label %bb298, !dbg !8985

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8986
  %47 = zext i1 %46 to i8, !dbg !8986
  store i8 %47, ptr %0, align 1, !dbg !8986
  br label %bb298, !dbg !8986

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h28aa938527d21896E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_48, label %bb47, label %bb56, !dbg !8974

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !8975
  %_38 = xor i1 %_39, true, !dbg !8976
  br i1 %_38, label %bb37, label %bb41, !dbg !8976

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !8978
  %50 = zext i1 %49 to i8, !dbg !8978
  store i8 %50, ptr %_44, align 1, !dbg !8978
  %51 = load i8, ptr %_44, align 1, !dbg !8978, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !8978
  %_47 = zext i1 %52 to i64, !dbg !8978
  %53 = icmp eq i64 %_47, 0, !dbg !8978
  br i1 %53, label %bb45, label %bb44, !dbg !8978

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !8979
  %55 = zext i1 %54 to i8, !dbg !8979
  store i8 %55, ptr %_40, align 1, !dbg !8979
  %56 = load i8, ptr %_40, align 1, !dbg !8979, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !8979
  %_43 = zext i1 %57 to i64, !dbg !8979
  %58 = icmp eq i64 %_43, 0, !dbg !8979
  br i1 %58, label %bb41, label %bb40, !dbg !8979

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8987
  %60 = zext i1 %59 to i8, !dbg !8987
  store i8 %60, ptr %0, align 1, !dbg !8987
  br label %bb298, !dbg !8987

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8988
  %62 = zext i1 %61 to i8, !dbg !8988
  store i8 %62, ptr %0, align 1, !dbg !8988
  br label %bb298, !dbg !8988

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h8484824daae1430aE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_59, label %bb58, label %bb67, !dbg !8974

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !8975
  %_49 = xor i1 %_50, true, !dbg !8976
  br i1 %_49, label %bb48, label %bb52, !dbg !8976

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !8978
  %65 = zext i1 %64 to i8, !dbg !8978
  store i8 %65, ptr %_55, align 1, !dbg !8978
  %66 = load i8, ptr %_55, align 1, !dbg !8978, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !8978
  %_58 = zext i1 %67 to i64, !dbg !8978
  %68 = icmp eq i64 %_58, 0, !dbg !8978
  br i1 %68, label %bb56, label %bb55, !dbg !8978

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !8979
  %70 = zext i1 %69 to i8, !dbg !8979
  store i8 %70, ptr %_51, align 1, !dbg !8979
  %71 = load i8, ptr %_51, align 1, !dbg !8979, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !8979
  %_54 = zext i1 %72 to i64, !dbg !8979
  %73 = icmp eq i64 %_54, 0, !dbg !8979
  br i1 %73, label %bb52, label %bb51, !dbg !8979

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8989
  %75 = zext i1 %74 to i8, !dbg !8989
  store i8 %75, ptr %0, align 1, !dbg !8989
  br label %bb298, !dbg !8989

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8990
  %77 = zext i1 %76 to i8, !dbg !8990
  store i8 %77, ptr %0, align 1, !dbg !8990
  br label %bb298, !dbg !8990

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h64f1d57baa0be19dE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_70, label %bb69, label %bb78, !dbg !8974

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !8975
  %_60 = xor i1 %_61, true, !dbg !8976
  br i1 %_60, label %bb59, label %bb63, !dbg !8976

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !8978
  %80 = zext i1 %79 to i8, !dbg !8978
  store i8 %80, ptr %_66, align 1, !dbg !8978
  %81 = load i8, ptr %_66, align 1, !dbg !8978, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !8978
  %_69 = zext i1 %82 to i64, !dbg !8978
  %83 = icmp eq i64 %_69, 0, !dbg !8978
  br i1 %83, label %bb67, label %bb66, !dbg !8978

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !8979
  %85 = zext i1 %84 to i8, !dbg !8979
  store i8 %85, ptr %_62, align 1, !dbg !8979
  %86 = load i8, ptr %_62, align 1, !dbg !8979, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !8979
  %_65 = zext i1 %87 to i64, !dbg !8979
  %88 = icmp eq i64 %_65, 0, !dbg !8979
  br i1 %88, label %bb63, label %bb62, !dbg !8979

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8991
  %90 = zext i1 %89 to i8, !dbg !8991
  store i8 %90, ptr %0, align 1, !dbg !8991
  br label %bb298, !dbg !8991

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8992
  %92 = zext i1 %91 to i8, !dbg !8992
  store i8 %92, ptr %0, align 1, !dbg !8992
  br label %bb298, !dbg !8992

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5a23fe6ad66e0df0E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_81, label %bb80, label %bb89, !dbg !8974

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !8975
  %_71 = xor i1 %_72, true, !dbg !8976
  br i1 %_71, label %bb70, label %bb74, !dbg !8976

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !8978
  %95 = zext i1 %94 to i8, !dbg !8978
  store i8 %95, ptr %_77, align 1, !dbg !8978
  %96 = load i8, ptr %_77, align 1, !dbg !8978, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !8978
  %_80 = zext i1 %97 to i64, !dbg !8978
  %98 = icmp eq i64 %_80, 0, !dbg !8978
  br i1 %98, label %bb78, label %bb77, !dbg !8978

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !8979
  %100 = zext i1 %99 to i8, !dbg !8979
  store i8 %100, ptr %_73, align 1, !dbg !8979
  %101 = load i8, ptr %_73, align 1, !dbg !8979, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !8979
  %_76 = zext i1 %102 to i64, !dbg !8979
  %103 = icmp eq i64 %_76, 0, !dbg !8979
  br i1 %103, label %bb74, label %bb73, !dbg !8979

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8993
  %105 = zext i1 %104 to i8, !dbg !8993
  store i8 %105, ptr %0, align 1, !dbg !8993
  br label %bb298, !dbg !8993

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8994
  %107 = zext i1 %106 to i8, !dbg !8994
  store i8 %107, ptr %0, align 1, !dbg !8994
  br label %bb298, !dbg !8994

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h875ed7c538e5f335E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_92, label %bb91, label %bb100, !dbg !8974

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !8975
  %_82 = xor i1 %_83, true, !dbg !8976
  br i1 %_82, label %bb81, label %bb85, !dbg !8976

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !8978
  %110 = zext i1 %109 to i8, !dbg !8978
  store i8 %110, ptr %_88, align 1, !dbg !8978
  %111 = load i8, ptr %_88, align 1, !dbg !8978, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !8978
  %_91 = zext i1 %112 to i64, !dbg !8978
  %113 = icmp eq i64 %_91, 0, !dbg !8978
  br i1 %113, label %bb89, label %bb88, !dbg !8978

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !8979
  %115 = zext i1 %114 to i8, !dbg !8979
  store i8 %115, ptr %_84, align 1, !dbg !8979
  %116 = load i8, ptr %_84, align 1, !dbg !8979, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !8979
  %_87 = zext i1 %117 to i64, !dbg !8979
  %118 = icmp eq i64 %_87, 0, !dbg !8979
  br i1 %118, label %bb85, label %bb84, !dbg !8979

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8995
  %120 = zext i1 %119 to i8, !dbg !8995
  store i8 %120, ptr %0, align 1, !dbg !8995
  br label %bb298, !dbg !8995

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8996
  %122 = zext i1 %121 to i8, !dbg !8996
  store i8 %122, ptr %0, align 1, !dbg !8996
  br label %bb298, !dbg !8996

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hff698ed07f3e91a8E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_103, label %bb102, label %bb111, !dbg !8974

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !8975
  %_93 = xor i1 %_94, true, !dbg !8976
  br i1 %_93, label %bb92, label %bb96, !dbg !8976

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !8978
  %125 = zext i1 %124 to i8, !dbg !8978
  store i8 %125, ptr %_99, align 1, !dbg !8978
  %126 = load i8, ptr %_99, align 1, !dbg !8978, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !8978
  %_102 = zext i1 %127 to i64, !dbg !8978
  %128 = icmp eq i64 %_102, 0, !dbg !8978
  br i1 %128, label %bb100, label %bb99, !dbg !8978

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !8979
  %130 = zext i1 %129 to i8, !dbg !8979
  store i8 %130, ptr %_95, align 1, !dbg !8979
  %131 = load i8, ptr %_95, align 1, !dbg !8979, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !8979
  %_98 = zext i1 %132 to i64, !dbg !8979
  %133 = icmp eq i64 %_98, 0, !dbg !8979
  br i1 %133, label %bb96, label %bb95, !dbg !8979

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8997
  %135 = zext i1 %134 to i8, !dbg !8997
  store i8 %135, ptr %0, align 1, !dbg !8997
  br label %bb298, !dbg !8997

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8998
  %137 = zext i1 %136 to i8, !dbg !8998
  store i8 %137, ptr %0, align 1, !dbg !8998
  br label %bb298, !dbg !8998

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17he28068afe63caaa8E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_114, label %bb113, label %bb122, !dbg !8974

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !8975
  %_104 = xor i1 %_105, true, !dbg !8976
  br i1 %_104, label %bb103, label %bb107, !dbg !8976

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !8978
  %140 = zext i1 %139 to i8, !dbg !8978
  store i8 %140, ptr %_110, align 1, !dbg !8978
  %141 = load i8, ptr %_110, align 1, !dbg !8978, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !8978
  %_113 = zext i1 %142 to i64, !dbg !8978
  %143 = icmp eq i64 %_113, 0, !dbg !8978
  br i1 %143, label %bb111, label %bb110, !dbg !8978

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !8979
  %145 = zext i1 %144 to i8, !dbg !8979
  store i8 %145, ptr %_106, align 1, !dbg !8979
  %146 = load i8, ptr %_106, align 1, !dbg !8979, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !8979
  %_109 = zext i1 %147 to i64, !dbg !8979
  %148 = icmp eq i64 %_109, 0, !dbg !8979
  br i1 %148, label %bb107, label %bb106, !dbg !8979

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8999
  %150 = zext i1 %149 to i8, !dbg !8999
  store i8 %150, ptr %0, align 1, !dbg !8999
  br label %bb298, !dbg !8999

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9000
  %152 = zext i1 %151 to i8, !dbg !9000
  store i8 %152, ptr %0, align 1, !dbg !9000
  br label %bb298, !dbg !9000

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_125 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf84d3dad79fe6848E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_125, label %bb124, label %bb133, !dbg !8974

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !8975
  %_115 = xor i1 %_116, true, !dbg !8976
  br i1 %_115, label %bb114, label %bb118, !dbg !8976

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !8978
  %155 = zext i1 %154 to i8, !dbg !8978
  store i8 %155, ptr %_121, align 1, !dbg !8978
  %156 = load i8, ptr %_121, align 1, !dbg !8978, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !8978
  %_124 = zext i1 %157 to i64, !dbg !8978
  %158 = icmp eq i64 %_124, 0, !dbg !8978
  br i1 %158, label %bb122, label %bb121, !dbg !8978

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !8979
  %160 = zext i1 %159 to i8, !dbg !8979
  store i8 %160, ptr %_117, align 1, !dbg !8979
  %161 = load i8, ptr %_117, align 1, !dbg !8979, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !8979
  %_120 = zext i1 %162 to i64, !dbg !8979
  %163 = icmp eq i64 %_120, 0, !dbg !8979
  br i1 %163, label %bb118, label %bb117, !dbg !8979

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9001
  %165 = zext i1 %164 to i8, !dbg !9001
  store i8 %165, ptr %0, align 1, !dbg !9001
  br label %bb298, !dbg !9001

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9002
  %167 = zext i1 %166 to i8, !dbg !9002
  store i8 %167, ptr %0, align 1, !dbg !9002
  br label %bb298, !dbg !9002

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h463b99ae804fff0fE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_136, label %bb135, label %bb144, !dbg !8974

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_127 = trunc i8 %168 to i1, !dbg !8975
  %_126 = xor i1 %_127, true, !dbg !8976
  br i1 %_126, label %bb125, label %bb129, !dbg !8976

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !8978
  %170 = zext i1 %169 to i8, !dbg !8978
  store i8 %170, ptr %_132, align 1, !dbg !8978
  %171 = load i8, ptr %_132, align 1, !dbg !8978, !range !1596, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !8978
  %_135 = zext i1 %172 to i64, !dbg !8978
  %173 = icmp eq i64 %_135, 0, !dbg !8978
  br i1 %173, label %bb133, label %bb132, !dbg !8978

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !8979
  %175 = zext i1 %174 to i8, !dbg !8979
  store i8 %175, ptr %_128, align 1, !dbg !8979
  %176 = load i8, ptr %_128, align 1, !dbg !8979, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !8979
  %_131 = zext i1 %177 to i64, !dbg !8979
  %178 = icmp eq i64 %_131, 0, !dbg !8979
  br i1 %178, label %bb129, label %bb128, !dbg !8979

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9003
  %180 = zext i1 %179 to i8, !dbg !9003
  store i8 %180, ptr %0, align 1, !dbg !9003
  br label %bb298, !dbg !9003

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9004
  %182 = zext i1 %181 to i8, !dbg !9004
  store i8 %182, ptr %0, align 1, !dbg !9004
  br label %bb298, !dbg !9004

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_147 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h34ed49a6cb55d2c0E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_147, label %bb146, label %bb155, !dbg !8974

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_138 = trunc i8 %183 to i1, !dbg !8975
  %_137 = xor i1 %_138, true, !dbg !8976
  br i1 %_137, label %bb136, label %bb140, !dbg !8976

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_144) #8, !dbg !8978
  %185 = zext i1 %184 to i8, !dbg !8978
  store i8 %185, ptr %_143, align 1, !dbg !8978
  %186 = load i8, ptr %_143, align 1, !dbg !8978, !range !1596, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !8978
  %_146 = zext i1 %187 to i64, !dbg !8978
  %188 = icmp eq i64 %_146, 0, !dbg !8978
  br i1 %188, label %bb144, label %bb143, !dbg !8978

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_140) #8, !dbg !8979
  %190 = zext i1 %189 to i8, !dbg !8979
  store i8 %190, ptr %_139, align 1, !dbg !8979
  %191 = load i8, ptr %_139, align 1, !dbg !8979, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !8979
  %_142 = zext i1 %192 to i64, !dbg !8979
  %193 = icmp eq i64 %_142, 0, !dbg !8979
  br i1 %193, label %bb140, label %bb139, !dbg !8979

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9005
  %195 = zext i1 %194 to i8, !dbg !9005
  store i8 %195, ptr %0, align 1, !dbg !9005
  br label %bb298, !dbg !9005

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9006
  %197 = zext i1 %196 to i8, !dbg !9006
  store i8 %197, ptr %0, align 1, !dbg !9006
  br label %bb298, !dbg !9006

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h07a0bc36b9e15b7cE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_158, label %bb157, label %bb166, !dbg !8974

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_149 = trunc i8 %198 to i1, !dbg !8975
  %_148 = xor i1 %_149, true, !dbg !8976
  br i1 %_148, label %bb147, label %bb151, !dbg !8976

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_155) #8, !dbg !8978
  %200 = zext i1 %199 to i8, !dbg !8978
  store i8 %200, ptr %_154, align 1, !dbg !8978
  %201 = load i8, ptr %_154, align 1, !dbg !8978, !range !1596, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !8978
  %_157 = zext i1 %202 to i64, !dbg !8978
  %203 = icmp eq i64 %_157, 0, !dbg !8978
  br i1 %203, label %bb155, label %bb154, !dbg !8978

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_151) #8, !dbg !8979
  %205 = zext i1 %204 to i8, !dbg !8979
  store i8 %205, ptr %_150, align 1, !dbg !8979
  %206 = load i8, ptr %_150, align 1, !dbg !8979, !range !1596, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !8979
  %_153 = zext i1 %207 to i64, !dbg !8979
  %208 = icmp eq i64 %_153, 0, !dbg !8979
  br i1 %208, label %bb151, label %bb150, !dbg !8979

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9007
  %210 = zext i1 %209 to i8, !dbg !9007
  store i8 %210, ptr %0, align 1, !dbg !9007
  br label %bb298, !dbg !9007

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9008
  %212 = zext i1 %211 to i8, !dbg !9008
  store i8 %212, ptr %0, align 1, !dbg !9008
  br label %bb298, !dbg !9008

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_169 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h2862d9b4b1f0444dE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_169, label %bb168, label %bb177, !dbg !8974

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_160 = trunc i8 %213 to i1, !dbg !8975
  %_159 = xor i1 %_160, true, !dbg !8976
  br i1 %_159, label %bb158, label %bb162, !dbg !8976

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_166) #8, !dbg !8978
  %215 = zext i1 %214 to i8, !dbg !8978
  store i8 %215, ptr %_165, align 1, !dbg !8978
  %216 = load i8, ptr %_165, align 1, !dbg !8978, !range !1596, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !8978
  %_168 = zext i1 %217 to i64, !dbg !8978
  %218 = icmp eq i64 %_168, 0, !dbg !8978
  br i1 %218, label %bb166, label %bb165, !dbg !8978

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_162) #8, !dbg !8979
  %220 = zext i1 %219 to i8, !dbg !8979
  store i8 %220, ptr %_161, align 1, !dbg !8979
  %221 = load i8, ptr %_161, align 1, !dbg !8979, !range !1596, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !8979
  %_164 = zext i1 %222 to i64, !dbg !8979
  %223 = icmp eq i64 %_164, 0, !dbg !8979
  br i1 %223, label %bb162, label %bb161, !dbg !8979

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9009
  %225 = zext i1 %224 to i8, !dbg !9009
  store i8 %225, ptr %0, align 1, !dbg !9009
  br label %bb298, !dbg !9009

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9010
  %227 = zext i1 %226 to i8, !dbg !9010
  store i8 %227, ptr %0, align 1, !dbg !9010
  br label %bb298, !dbg !9010

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17he9a2b8a79e703f90E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_180, label %bb179, label %bb188, !dbg !8974

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_171 = trunc i8 %228 to i1, !dbg !8975
  %_170 = xor i1 %_171, true, !dbg !8976
  br i1 %_170, label %bb169, label %bb173, !dbg !8976

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_177) #8, !dbg !8978
  %230 = zext i1 %229 to i8, !dbg !8978
  store i8 %230, ptr %_176, align 1, !dbg !8978
  %231 = load i8, ptr %_176, align 1, !dbg !8978, !range !1596, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !8978
  %_179 = zext i1 %232 to i64, !dbg !8978
  %233 = icmp eq i64 %_179, 0, !dbg !8978
  br i1 %233, label %bb177, label %bb176, !dbg !8978

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_173) #8, !dbg !8979
  %235 = zext i1 %234 to i8, !dbg !8979
  store i8 %235, ptr %_172, align 1, !dbg !8979
  %236 = load i8, ptr %_172, align 1, !dbg !8979, !range !1596, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !8979
  %_175 = zext i1 %237 to i64, !dbg !8979
  %238 = icmp eq i64 %_175, 0, !dbg !8979
  br i1 %238, label %bb173, label %bb172, !dbg !8979

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9011
  %240 = zext i1 %239 to i8, !dbg !9011
  store i8 %240, ptr %0, align 1, !dbg !9011
  br label %bb298, !dbg !9011

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9012
  %242 = zext i1 %241 to i8, !dbg !9012
  store i8 %242, ptr %0, align 1, !dbg !9012
  br label %bb298, !dbg !9012

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17ha29a639a5de3b077E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_191, label %bb190, label %bb199, !dbg !8974

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_182 = trunc i8 %243 to i1, !dbg !8975
  %_181 = xor i1 %_182, true, !dbg !8976
  br i1 %_181, label %bb180, label %bb184, !dbg !8976

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_188) #8, !dbg !8978
  %245 = zext i1 %244 to i8, !dbg !8978
  store i8 %245, ptr %_187, align 1, !dbg !8978
  %246 = load i8, ptr %_187, align 1, !dbg !8978, !range !1596, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !8978
  %_190 = zext i1 %247 to i64, !dbg !8978
  %248 = icmp eq i64 %_190, 0, !dbg !8978
  br i1 %248, label %bb188, label %bb187, !dbg !8978

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_184) #8, !dbg !8979
  %250 = zext i1 %249 to i8, !dbg !8979
  store i8 %250, ptr %_183, align 1, !dbg !8979
  %251 = load i8, ptr %_183, align 1, !dbg !8979, !range !1596, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !8979
  %_186 = zext i1 %252 to i64, !dbg !8979
  %253 = icmp eq i64 %_186, 0, !dbg !8979
  br i1 %253, label %bb184, label %bb183, !dbg !8979

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9013
  %255 = zext i1 %254 to i8, !dbg !9013
  store i8 %255, ptr %0, align 1, !dbg !9013
  br label %bb298, !dbg !9013

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9014
  %257 = zext i1 %256 to i8, !dbg !9014
  store i8 %257, ptr %0, align 1, !dbg !9014
  br label %bb298, !dbg !9014

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hae0c8dc5bff211dfE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_202, label %bb201, label %bb210, !dbg !8974

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_193 = trunc i8 %258 to i1, !dbg !8975
  %_192 = xor i1 %_193, true, !dbg !8976
  br i1 %_192, label %bb191, label %bb195, !dbg !8976

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_199) #8, !dbg !8978
  %260 = zext i1 %259 to i8, !dbg !8978
  store i8 %260, ptr %_198, align 1, !dbg !8978
  %261 = load i8, ptr %_198, align 1, !dbg !8978, !range !1596, !noundef !21
  %262 = trunc i8 %261 to i1, !dbg !8978
  %_201 = zext i1 %262 to i64, !dbg !8978
  %263 = icmp eq i64 %_201, 0, !dbg !8978
  br i1 %263, label %bb199, label %bb198, !dbg !8978

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_195) #8, !dbg !8979
  %265 = zext i1 %264 to i8, !dbg !8979
  store i8 %265, ptr %_194, align 1, !dbg !8979
  %266 = load i8, ptr %_194, align 1, !dbg !8979, !range !1596, !noundef !21
  %267 = trunc i8 %266 to i1, !dbg !8979
  %_197 = zext i1 %267 to i64, !dbg !8979
  %268 = icmp eq i64 %_197, 0, !dbg !8979
  br i1 %268, label %bb195, label %bb194, !dbg !8979

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9015
  %270 = zext i1 %269 to i8, !dbg !9015
  store i8 %270, ptr %0, align 1, !dbg !9015
  br label %bb298, !dbg !9015

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9016
  %272 = zext i1 %271 to i8, !dbg !9016
  store i8 %272, ptr %0, align 1, !dbg !9016
  br label %bb298, !dbg !9016

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_213 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h7bb884d68dee4c11E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_213, label %bb212, label %bb221, !dbg !8974

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_204 = trunc i8 %273 to i1, !dbg !8975
  %_203 = xor i1 %_204, true, !dbg !8976
  br i1 %_203, label %bb202, label %bb206, !dbg !8976

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_210) #8, !dbg !8978
  %275 = zext i1 %274 to i8, !dbg !8978
  store i8 %275, ptr %_209, align 1, !dbg !8978
  %276 = load i8, ptr %_209, align 1, !dbg !8978, !range !1596, !noundef !21
  %277 = trunc i8 %276 to i1, !dbg !8978
  %_212 = zext i1 %277 to i64, !dbg !8978
  %278 = icmp eq i64 %_212, 0, !dbg !8978
  br i1 %278, label %bb210, label %bb209, !dbg !8978

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_206) #8, !dbg !8979
  %280 = zext i1 %279 to i8, !dbg !8979
  store i8 %280, ptr %_205, align 1, !dbg !8979
  %281 = load i8, ptr %_205, align 1, !dbg !8979, !range !1596, !noundef !21
  %282 = trunc i8 %281 to i1, !dbg !8979
  %_208 = zext i1 %282 to i64, !dbg !8979
  %283 = icmp eq i64 %_208, 0, !dbg !8979
  br i1 %283, label %bb206, label %bb205, !dbg !8979

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9017
  %285 = zext i1 %284 to i8, !dbg !9017
  store i8 %285, ptr %0, align 1, !dbg !9017
  br label %bb298, !dbg !9017

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9018
  %287 = zext i1 %286 to i8, !dbg !9018
  store i8 %287, ptr %0, align 1, !dbg !9018
  br label %bb298, !dbg !9018

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h533f40bcecb14723E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_224, label %bb223, label %bb232, !dbg !8974

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_215 = trunc i8 %288 to i1, !dbg !8975
  %_214 = xor i1 %_215, true, !dbg !8976
  br i1 %_214, label %bb213, label %bb217, !dbg !8976

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_221) #8, !dbg !8978
  %290 = zext i1 %289 to i8, !dbg !8978
  store i8 %290, ptr %_220, align 1, !dbg !8978
  %291 = load i8, ptr %_220, align 1, !dbg !8978, !range !1596, !noundef !21
  %292 = trunc i8 %291 to i1, !dbg !8978
  %_223 = zext i1 %292 to i64, !dbg !8978
  %293 = icmp eq i64 %_223, 0, !dbg !8978
  br i1 %293, label %bb221, label %bb220, !dbg !8978

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_217) #8, !dbg !8979
  %295 = zext i1 %294 to i8, !dbg !8979
  store i8 %295, ptr %_216, align 1, !dbg !8979
  %296 = load i8, ptr %_216, align 1, !dbg !8979, !range !1596, !noundef !21
  %297 = trunc i8 %296 to i1, !dbg !8979
  %_219 = zext i1 %297 to i64, !dbg !8979
  %298 = icmp eq i64 %_219, 0, !dbg !8979
  br i1 %298, label %bb217, label %bb216, !dbg !8979

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9019
  %300 = zext i1 %299 to i8, !dbg !9019
  store i8 %300, ptr %0, align 1, !dbg !9019
  br label %bb298, !dbg !9019

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9020
  %302 = zext i1 %301 to i8, !dbg !9020
  store i8 %302, ptr %0, align 1, !dbg !9020
  br label %bb298, !dbg !9020

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_235 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h3b95e3903ed6211fE"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_235, label %bb234, label %bb243, !dbg !8974

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_226 = trunc i8 %303 to i1, !dbg !8975
  %_225 = xor i1 %_226, true, !dbg !8976
  br i1 %_225, label %bb224, label %bb228, !dbg !8976

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_232) #8, !dbg !8978
  %305 = zext i1 %304 to i8, !dbg !8978
  store i8 %305, ptr %_231, align 1, !dbg !8978
  %306 = load i8, ptr %_231, align 1, !dbg !8978, !range !1596, !noundef !21
  %307 = trunc i8 %306 to i1, !dbg !8978
  %_234 = zext i1 %307 to i64, !dbg !8978
  %308 = icmp eq i64 %_234, 0, !dbg !8978
  br i1 %308, label %bb232, label %bb231, !dbg !8978

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_228) #8, !dbg !8979
  %310 = zext i1 %309 to i8, !dbg !8979
  store i8 %310, ptr %_227, align 1, !dbg !8979
  %311 = load i8, ptr %_227, align 1, !dbg !8979, !range !1596, !noundef !21
  %312 = trunc i8 %311 to i1, !dbg !8979
  %_230 = zext i1 %312 to i64, !dbg !8979
  %313 = icmp eq i64 %_230, 0, !dbg !8979
  br i1 %313, label %bb228, label %bb227, !dbg !8979

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9021
  %315 = zext i1 %314 to i8, !dbg !9021
  store i8 %315, ptr %0, align 1, !dbg !9021
  br label %bb298, !dbg !9021

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9022
  %317 = zext i1 %316 to i8, !dbg !9022
  store i8 %317, ptr %0, align 1, !dbg !9022
  br label %bb298, !dbg !9022

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb844628460d84a29E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_246, label %bb245, label %bb254, !dbg !8974

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_237 = trunc i8 %318 to i1, !dbg !8975
  %_236 = xor i1 %_237, true, !dbg !8976
  br i1 %_236, label %bb235, label %bb239, !dbg !8976

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_243) #8, !dbg !8978
  %320 = zext i1 %319 to i8, !dbg !8978
  store i8 %320, ptr %_242, align 1, !dbg !8978
  %321 = load i8, ptr %_242, align 1, !dbg !8978, !range !1596, !noundef !21
  %322 = trunc i8 %321 to i1, !dbg !8978
  %_245 = zext i1 %322 to i64, !dbg !8978
  %323 = icmp eq i64 %_245, 0, !dbg !8978
  br i1 %323, label %bb243, label %bb242, !dbg !8978

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_239) #8, !dbg !8979
  %325 = zext i1 %324 to i8, !dbg !8979
  store i8 %325, ptr %_238, align 1, !dbg !8979
  %326 = load i8, ptr %_238, align 1, !dbg !8979, !range !1596, !noundef !21
  %327 = trunc i8 %326 to i1, !dbg !8979
  %_241 = zext i1 %327 to i64, !dbg !8979
  %328 = icmp eq i64 %_241, 0, !dbg !8979
  br i1 %328, label %bb239, label %bb238, !dbg !8979

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9023
  %330 = zext i1 %329 to i8, !dbg !9023
  store i8 %330, ptr %0, align 1, !dbg !9023
  br label %bb298, !dbg !9023

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9024
  %332 = zext i1 %331 to i8, !dbg !9024
  store i8 %332, ptr %0, align 1, !dbg !9024
  br label %bb298, !dbg !9024

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_257 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h02a0d26905312f39E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_257, label %bb256, label %bb265, !dbg !8974

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_248 = trunc i8 %333 to i1, !dbg !8975
  %_247 = xor i1 %_248, true, !dbg !8976
  br i1 %_247, label %bb246, label %bb250, !dbg !8976

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_254) #8, !dbg !8978
  %335 = zext i1 %334 to i8, !dbg !8978
  store i8 %335, ptr %_253, align 1, !dbg !8978
  %336 = load i8, ptr %_253, align 1, !dbg !8978, !range !1596, !noundef !21
  %337 = trunc i8 %336 to i1, !dbg !8978
  %_256 = zext i1 %337 to i64, !dbg !8978
  %338 = icmp eq i64 %_256, 0, !dbg !8978
  br i1 %338, label %bb254, label %bb253, !dbg !8978

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_250) #8, !dbg !8979
  %340 = zext i1 %339 to i8, !dbg !8979
  store i8 %340, ptr %_249, align 1, !dbg !8979
  %341 = load i8, ptr %_249, align 1, !dbg !8979, !range !1596, !noundef !21
  %342 = trunc i8 %341 to i1, !dbg !8979
  %_252 = zext i1 %342 to i64, !dbg !8979
  %343 = icmp eq i64 %_252, 0, !dbg !8979
  br i1 %343, label %bb250, label %bb249, !dbg !8979

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9025
  %345 = zext i1 %344 to i8, !dbg !9025
  store i8 %345, ptr %0, align 1, !dbg !9025
  br label %bb298, !dbg !9025

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9026
  %347 = zext i1 %346 to i8, !dbg !9026
  store i8 %347, ptr %0, align 1, !dbg !9026
  br label %bb298, !dbg !9026

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hf86ec8b159c70869E"(ptr align 8 %self) #8, !dbg !8974
  br i1 %_268, label %bb267, label %bb276, !dbg !8974

bb256:                                            ; preds = %bb254
  %348 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_259 = trunc i8 %348 to i1, !dbg !8975
  %_258 = xor i1 %_259, true, !dbg !8976
  br i1 %_258, label %bb257, label %bb261, !dbg !8976

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_265) #8, !dbg !8978
  %350 = zext i1 %349 to i8, !dbg !8978
  store i8 %350, ptr %_264, align 1, !dbg !8978
  %351 = load i8, ptr %_264, align 1, !dbg !8978, !range !1596, !noundef !21
  %352 = trunc i8 %351 to i1, !dbg !8978
  %_267 = zext i1 %352 to i64, !dbg !8978
  %353 = icmp eq i64 %_267, 0, !dbg !8978
  br i1 %353, label %bb265, label %bb264, !dbg !8978

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_261) #8, !dbg !8979
  %355 = zext i1 %354 to i8, !dbg !8979
  store i8 %355, ptr %_260, align 1, !dbg !8979
  %356 = load i8, ptr %_260, align 1, !dbg !8979, !range !1596, !noundef !21
  %357 = trunc i8 %356 to i1, !dbg !8979
  %_263 = zext i1 %357 to i64, !dbg !8979
  %358 = icmp eq i64 %_263, 0, !dbg !8979
  br i1 %358, label %bb261, label %bb260, !dbg !8979

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9027
  %360 = zext i1 %359 to i8, !dbg !9027
  store i8 %360, ptr %0, align 1, !dbg !9027
  br label %bb298, !dbg !9027

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9028
  %362 = zext i1 %361 to i8, !dbg !9028
  store i8 %362, ptr %0, align 1, !dbg !9028
  br label %bb298, !dbg !9028

bb276:                                            ; preds = %bb272, %bb265
  %_280 = load i64, ptr %self, align 8, !dbg !9029, !noundef !21
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17ha2501a1417aec2d6E() #8, !dbg !9030
  store i64 %363, ptr %_284, align 8, !dbg !9030
; call x86_64::registers::control::Cr4Flags::bits
  %_282 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h4778a0fccf31fec5E(ptr align 8 %_284) #8, !dbg !9030
  %_281 = xor i64 %_282, -1, !dbg !9031
  %364 = and i64 %_280, %_281, !dbg !9029
  store i64 %364, ptr %extra_bits, align 8, !dbg !9029
  %365 = load i64, ptr %extra_bits, align 8, !dbg !9032, !noundef !21
  %366 = icmp eq i64 %365, 0, !dbg !9032
  br i1 %366, label %bb292, label %bb279, !dbg !9032

bb267:                                            ; preds = %bb265
  %367 = load i8, ptr %first, align 1, !dbg !8975, !range !1596, !noundef !21
  %_270 = trunc i8 %367 to i1, !dbg !8975
  %_269 = xor i1 %_270, true, !dbg !8976
  br i1 %_269, label %bb268, label %bb272, !dbg !8976

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !8977
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !8978
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_276) #8, !dbg !8978
  %369 = zext i1 %368 to i8, !dbg !8978
  store i8 %369, ptr %_275, align 1, !dbg !8978
  %370 = load i8, ptr %_275, align 1, !dbg !8978, !range !1596, !noundef !21
  %371 = trunc i8 %370 to i1, !dbg !8978
  %_278 = zext i1 %371 to i64, !dbg !8978
  %372 = icmp eq i64 %_278, 0, !dbg !8978
  br i1 %372, label %bb276, label %bb275, !dbg !8978

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_272 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8979
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_272) #8, !dbg !8979
  %374 = zext i1 %373 to i8, !dbg !8979
  store i8 %374, ptr %_271, align 1, !dbg !8979
  %375 = load i8, ptr %_271, align 1, !dbg !8979, !range !1596, !noundef !21
  %376 = trunc i8 %375 to i1, !dbg !8979
  %_274 = zext i1 %376 to i64, !dbg !8979
  %377 = icmp eq i64 %_274, 0, !dbg !8979
  br i1 %377, label %bb272, label %bb271, !dbg !8979

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9033
  %379 = zext i1 %378 to i8, !dbg !9033
  store i8 %379, ptr %0, align 1, !dbg !9033
  br label %bb298, !dbg !9033

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9034
  %381 = zext i1 %380 to i8, !dbg !9034
  store i8 %381, ptr %0, align 1, !dbg !9034
  br label %bb298, !dbg !9034

bb292:                                            ; preds = %bb287, %bb276
  %382 = load i8, ptr %first, align 1, !dbg !9035, !range !1596, !noundef !21
  %_299 = trunc i8 %382 to i1, !dbg !9035
  br i1 %_299, label %bb293, label %bb297, !dbg !9035

bb279:                                            ; preds = %bb276
  %383 = load i8, ptr %first, align 1, !dbg !9036, !range !1596, !noundef !21
  %_286 = trunc i8 %383 to i1, !dbg !9036
  %_285 = xor i1 %_286, true, !dbg !9037
  br i1 %_285, label %bb280, label %bb284, !dbg !9037

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !9038
; call core::fmt::Formatter::write_str
  %_292 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9039
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_292) #8, !dbg !9039
  %385 = zext i1 %384 to i8, !dbg !9039
  store i8 %385, ptr %_291, align 1, !dbg !9039
  %386 = load i8, ptr %_291, align 1, !dbg !9039, !range !1596, !noundef !21
  %387 = trunc i8 %386 to i1, !dbg !9039
  %_294 = zext i1 %387 to i64, !dbg !9039
  %388 = icmp eq i64 %_294, 0, !dbg !9039
  br i1 %388, label %bb287, label %bb288, !dbg !9039

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_288 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9040
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_288) #8, !dbg !9040
  %390 = zext i1 %389 to i8, !dbg !9040
  store i8 %390, ptr %_287, align 1, !dbg !9040
  %391 = load i8, ptr %_287, align 1, !dbg !9040, !range !1596, !noundef !21
  %392 = trunc i8 %391 to i1, !dbg !9040
  %_290 = zext i1 %392 to i64, !dbg !9040
  %393 = icmp eq i64 %_290, 0, !dbg !9040
  br i1 %393, label %bb284, label %bb283, !dbg !9040

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9041
  %395 = zext i1 %394 to i8, !dbg !9041
  store i8 %395, ptr %0, align 1, !dbg !9041
  br label %bb298, !dbg !9041

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_296 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9042
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_296) #8, !dbg !9042
  %397 = zext i1 %396 to i8, !dbg !9042
  store i8 %397, ptr %_295, align 1, !dbg !9042
  %398 = load i8, ptr %_295, align 1, !dbg !9042, !range !1596, !noundef !21
  %399 = trunc i8 %398 to i1, !dbg !9042
  %_298 = zext i1 %399 to i64, !dbg !9042
  %400 = icmp eq i64 %_298, 0, !dbg !9042
  br i1 %400, label %bb292, label %bb291, !dbg !9042

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9043
  %402 = zext i1 %401 to i8, !dbg !9043
  store i8 %402, ptr %0, align 1, !dbg !9043
  br label %bb298, !dbg !9043

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9044
  %404 = zext i1 %403 to i8, !dbg !9044
  store i8 %404, ptr %0, align 1, !dbg !9044
  br label %bb298, !dbg !9044

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %0, align 1, !dbg !9045
  br label %bb298, !dbg !8981

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_301 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9046
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_301) #8, !dbg !9046
  %406 = zext i1 %405 to i8, !dbg !9046
  store i8 %406, ptr %_300, align 1, !dbg !9046
  %407 = load i8, ptr %_300, align 1, !dbg !9046, !range !1596, !noundef !21
  %408 = trunc i8 %407 to i1, !dbg !9046
  %_303 = zext i1 %408 to i64, !dbg !9046
  %409 = icmp eq i64 %_303, 0, !dbg !9046
  br i1 %409, label %bb297, label %bb296, !dbg !9046

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9047
  %411 = zext i1 %410 to i8, !dbg !9047
  store i8 %411, ptr %0, align 1, !dbg !9047
  br label %bb298, !dbg !9047

bb6:                                              ; No predecessors!
  unreachable, !dbg !8979
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2e406c58eec30e21E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9048 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9051, metadata !DIExpression()), !dbg !9053
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9052, metadata !DIExpression()), !dbg !9054
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9055
  ret i1 %0, !dbg !9056
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4a30050a60e664adE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9057 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9060, metadata !DIExpression()), !dbg !9062
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9061, metadata !DIExpression()), !dbg !9063
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9064
  ret i1 %0, !dbg !9065
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h367a9ebf6ddd2598E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9066 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9069, metadata !DIExpression()), !dbg !9071
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9070, metadata !DIExpression()), !dbg !9072
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9073
  ret i1 %0, !dbg !9074
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h58ccdc580b73fa84E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9075 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9078, metadata !DIExpression()), !dbg !9080
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9079, metadata !DIExpression()), !dbg !9081
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9082
  ret i1 %0, !dbg !9083
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17ha2501a1417aec2d6E() unnamed_addr #0 !dbg !9084 {
start:
  %0 = alloca i64, align 8
  store i64 33521663, ptr %0, align 8, !dbg !9087
  %1 = load i64, ptr %0, align 8, !dbg !9088, !noundef !21
  ret i64 %1, !dbg !9088
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h4778a0fccf31fec5E(ptr align 8 %self) unnamed_addr #0 !dbg !9089 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9093, metadata !DIExpression()), !dbg !9094
  %0 = load i64, ptr %self, align 8, !dbg !9095, !noundef !21
  ret i64 %0, !dbg !9096
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h395ecb66d930bd89E"(ptr align 8 %self) unnamed_addr #0 !dbg !9097 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9103, metadata !DIExpression()), !dbg !9105
  br i1 false, label %bb2, label %bb1, !dbg !9105

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9105, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9105
  %1 = zext i1 %_5 to i8, !dbg !9105
  store i8 %1, ptr %_2, align 1, !dbg !9105
  br label %bb3, !dbg !9105

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9105
  br label %bb3, !dbg !9105

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9105, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9105
  br i1 %3, label %bb4, label %bb5, !dbg !9105

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9105, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !9105
  %4 = icmp eq i64 %_7, 1, !dbg !9105
  %5 = zext i1 %4 to i8, !dbg !9105
  store i8 %5, ptr %0, align 1, !dbg !9105
  br label %bb6, !dbg !9105

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9105
  br label %bb6, !dbg !9105

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9106, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9106
  ret i1 %7, !dbg !9106
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h82bef8bab6405870E"(ptr align 8 %self) unnamed_addr #0 !dbg !9107 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9109, metadata !DIExpression()), !dbg !9111
  br i1 false, label %bb2, label %bb1, !dbg !9111

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9111, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9111
  %1 = zext i1 %_5 to i8, !dbg !9111
  store i8 %1, ptr %_2, align 1, !dbg !9111
  br label %bb3, !dbg !9111

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9111
  br label %bb3, !dbg !9111

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9111, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9111
  br i1 %3, label %bb4, label %bb5, !dbg !9111

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9111, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !9111
  %4 = icmp eq i64 %_7, 2, !dbg !9111
  %5 = zext i1 %4 to i8, !dbg !9111
  store i8 %5, ptr %0, align 1, !dbg !9111
  br label %bb6, !dbg !9111

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9111
  br label %bb6, !dbg !9111

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9112, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9112
  ret i1 %7, !dbg !9112
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1b1f93002b5f1235E"(ptr align 8 %self) unnamed_addr #0 !dbg !9113 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9115, metadata !DIExpression()), !dbg !9117
  br i1 false, label %bb2, label %bb1, !dbg !9117

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9117, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9117
  %1 = zext i1 %_5 to i8, !dbg !9117
  store i8 %1, ptr %_2, align 1, !dbg !9117
  br label %bb3, !dbg !9117

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9117
  br label %bb3, !dbg !9117

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9117, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9117
  br i1 %3, label %bb4, label %bb5, !dbg !9117

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9117, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !9117
  %4 = icmp eq i64 %_7, 4, !dbg !9117
  %5 = zext i1 %4 to i8, !dbg !9117
  store i8 %5, ptr %0, align 1, !dbg !9117
  br label %bb6, !dbg !9117

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9117
  br label %bb6, !dbg !9117

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9118, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9118
  ret i1 %7, !dbg !9118
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hf028f0c66ab4344cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9119 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9121, metadata !DIExpression()), !dbg !9123
  br i1 false, label %bb2, label %bb1, !dbg !9123

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9123, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9123
  %1 = zext i1 %_5 to i8, !dbg !9123
  store i8 %1, ptr %_2, align 1, !dbg !9123
  br label %bb3, !dbg !9123

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9123
  br label %bb3, !dbg !9123

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9123, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9123
  br i1 %3, label %bb4, label %bb5, !dbg !9123

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9123, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !9123
  %4 = icmp eq i64 %_7, 8, !dbg !9123
  %5 = zext i1 %4 to i8, !dbg !9123
  store i8 %5, ptr %0, align 1, !dbg !9123
  br label %bb6, !dbg !9123

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9123
  br label %bb6, !dbg !9123

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9124, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9124
  ret i1 %7, !dbg !9124
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h28aa938527d21896E"(ptr align 8 %self) unnamed_addr #0 !dbg !9125 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9127, metadata !DIExpression()), !dbg !9129
  br i1 false, label %bb2, label %bb1, !dbg !9129

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9129, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9129
  %1 = zext i1 %_5 to i8, !dbg !9129
  store i8 %1, ptr %_2, align 1, !dbg !9129
  br label %bb3, !dbg !9129

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9129
  br label %bb3, !dbg !9129

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9129, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9129
  br i1 %3, label %bb4, label %bb5, !dbg !9129

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9129, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !9129
  %4 = icmp eq i64 %_7, 16, !dbg !9129
  %5 = zext i1 %4 to i8, !dbg !9129
  store i8 %5, ptr %0, align 1, !dbg !9129
  br label %bb6, !dbg !9129

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9129
  br label %bb6, !dbg !9129

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9130, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9130
  ret i1 %7, !dbg !9130
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h8484824daae1430aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9131 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9133, metadata !DIExpression()), !dbg !9135
  br i1 false, label %bb2, label %bb1, !dbg !9135

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9135, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9135
  %1 = zext i1 %_5 to i8, !dbg !9135
  store i8 %1, ptr %_2, align 1, !dbg !9135
  br label %bb3, !dbg !9135

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9135
  br label %bb3, !dbg !9135

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9135, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9135
  br i1 %3, label %bb4, label %bb5, !dbg !9135

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9135, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !9135
  %4 = icmp eq i64 %_7, 32, !dbg !9135
  %5 = zext i1 %4 to i8, !dbg !9135
  store i8 %5, ptr %0, align 1, !dbg !9135
  br label %bb6, !dbg !9135

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9135
  br label %bb6, !dbg !9135

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9136, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9136
  ret i1 %7, !dbg !9136
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h64f1d57baa0be19dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9137 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9139, metadata !DIExpression()), !dbg !9141
  br i1 false, label %bb2, label %bb1, !dbg !9141

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9141, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9141
  %1 = zext i1 %_5 to i8, !dbg !9141
  store i8 %1, ptr %_2, align 1, !dbg !9141
  br label %bb3, !dbg !9141

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9141
  br label %bb3, !dbg !9141

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9141, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9141
  br i1 %3, label %bb4, label %bb5, !dbg !9141

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9141, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !9141
  %4 = icmp eq i64 %_7, 64, !dbg !9141
  %5 = zext i1 %4 to i8, !dbg !9141
  store i8 %5, ptr %0, align 1, !dbg !9141
  br label %bb6, !dbg !9141

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9141
  br label %bb6, !dbg !9141

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9142, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9142
  ret i1 %7, !dbg !9142
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5a23fe6ad66e0df0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9143 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9145, metadata !DIExpression()), !dbg !9147
  br i1 false, label %bb2, label %bb1, !dbg !9147

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9147, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9147
  %1 = zext i1 %_5 to i8, !dbg !9147
  store i8 %1, ptr %_2, align 1, !dbg !9147
  br label %bb3, !dbg !9147

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9147
  br label %bb3, !dbg !9147

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9147, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9147
  br i1 %3, label %bb4, label %bb5, !dbg !9147

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9147, !noundef !21
  %_7 = and i64 %_8, 128, !dbg !9147
  %4 = icmp eq i64 %_7, 128, !dbg !9147
  %5 = zext i1 %4 to i8, !dbg !9147
  store i8 %5, ptr %0, align 1, !dbg !9147
  br label %bb6, !dbg !9147

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9147
  br label %bb6, !dbg !9147

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9148, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9148
  ret i1 %7, !dbg !9148
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h875ed7c538e5f335E"(ptr align 8 %self) unnamed_addr #0 !dbg !9149 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9151, metadata !DIExpression()), !dbg !9153
  br i1 false, label %bb2, label %bb1, !dbg !9153

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9153, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9153
  %1 = zext i1 %_5 to i8, !dbg !9153
  store i8 %1, ptr %_2, align 1, !dbg !9153
  br label %bb3, !dbg !9153

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9153
  br label %bb3, !dbg !9153

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9153, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9153
  br i1 %3, label %bb4, label %bb5, !dbg !9153

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9153, !noundef !21
  %_7 = and i64 %_8, 256, !dbg !9153
  %4 = icmp eq i64 %_7, 256, !dbg !9153
  %5 = zext i1 %4 to i8, !dbg !9153
  store i8 %5, ptr %0, align 1, !dbg !9153
  br label %bb6, !dbg !9153

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9153
  br label %bb6, !dbg !9153

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9154, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9154
  ret i1 %7, !dbg !9154
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hff698ed07f3e91a8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9155 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9157, metadata !DIExpression()), !dbg !9159
  br i1 false, label %bb2, label %bb1, !dbg !9159

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9159, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9159
  %1 = zext i1 %_5 to i8, !dbg !9159
  store i8 %1, ptr %_2, align 1, !dbg !9159
  br label %bb3, !dbg !9159

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9159
  br label %bb3, !dbg !9159

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9159, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9159
  br i1 %3, label %bb4, label %bb5, !dbg !9159

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9159, !noundef !21
  %_7 = and i64 %_8, 512, !dbg !9159
  %4 = icmp eq i64 %_7, 512, !dbg !9159
  %5 = zext i1 %4 to i8, !dbg !9159
  store i8 %5, ptr %0, align 1, !dbg !9159
  br label %bb6, !dbg !9159

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9159
  br label %bb6, !dbg !9159

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9160, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9160
  ret i1 %7, !dbg !9160
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17he28068afe63caaa8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9161 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9163, metadata !DIExpression()), !dbg !9165
  br i1 false, label %bb2, label %bb1, !dbg !9165

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9165, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9165
  %1 = zext i1 %_5 to i8, !dbg !9165
  store i8 %1, ptr %_2, align 1, !dbg !9165
  br label %bb3, !dbg !9165

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9165
  br label %bb3, !dbg !9165

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9165, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9165
  br i1 %3, label %bb4, label %bb5, !dbg !9165

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9165, !noundef !21
  %_7 = and i64 %_8, 1024, !dbg !9165
  %4 = icmp eq i64 %_7, 1024, !dbg !9165
  %5 = zext i1 %4 to i8, !dbg !9165
  store i8 %5, ptr %0, align 1, !dbg !9165
  br label %bb6, !dbg !9165

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9165
  br label %bb6, !dbg !9165

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9166, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9166
  ret i1 %7, !dbg !9166
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf84d3dad79fe6848E"(ptr align 8 %self) unnamed_addr #0 !dbg !9167 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9169, metadata !DIExpression()), !dbg !9171
  br i1 false, label %bb2, label %bb1, !dbg !9171

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9171, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9171
  %1 = zext i1 %_5 to i8, !dbg !9171
  store i8 %1, ptr %_2, align 1, !dbg !9171
  br label %bb3, !dbg !9171

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9171
  br label %bb3, !dbg !9171

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9171, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9171
  br i1 %3, label %bb4, label %bb5, !dbg !9171

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9171, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !9171
  %4 = icmp eq i64 %_7, 2048, !dbg !9171
  %5 = zext i1 %4 to i8, !dbg !9171
  store i8 %5, ptr %0, align 1, !dbg !9171
  br label %bb6, !dbg !9171

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9171
  br label %bb6, !dbg !9171

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9172, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9172
  ret i1 %7, !dbg !9172
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h463b99ae804fff0fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9173 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9175, metadata !DIExpression()), !dbg !9177
  br i1 false, label %bb2, label %bb1, !dbg !9177

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9177, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9177
  %1 = zext i1 %_5 to i8, !dbg !9177
  store i8 %1, ptr %_2, align 1, !dbg !9177
  br label %bb3, !dbg !9177

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9177
  br label %bb3, !dbg !9177

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9177, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9177
  br i1 %3, label %bb4, label %bb5, !dbg !9177

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9177, !noundef !21
  %_7 = and i64 %_8, 4096, !dbg !9177
  %4 = icmp eq i64 %_7, 4096, !dbg !9177
  %5 = zext i1 %4 to i8, !dbg !9177
  store i8 %5, ptr %0, align 1, !dbg !9177
  br label %bb6, !dbg !9177

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9177
  br label %bb6, !dbg !9177

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9178, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9178
  ret i1 %7, !dbg !9178
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h34ed49a6cb55d2c0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9179 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9181, metadata !DIExpression()), !dbg !9183
  br i1 false, label %bb2, label %bb1, !dbg !9183

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9183, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9183
  %1 = zext i1 %_5 to i8, !dbg !9183
  store i8 %1, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9183, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9183
  br i1 %3, label %bb4, label %bb5, !dbg !9183

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9183, !noundef !21
  %_7 = and i64 %_8, 8192, !dbg !9183
  %4 = icmp eq i64 %_7, 8192, !dbg !9183
  %5 = zext i1 %4 to i8, !dbg !9183
  store i8 %5, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9184, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9184
  ret i1 %7, !dbg !9184
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h07a0bc36b9e15b7cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9185 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9187, metadata !DIExpression()), !dbg !9189
  br i1 false, label %bb2, label %bb1, !dbg !9189

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9189, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9189
  %1 = zext i1 %_5 to i8, !dbg !9189
  store i8 %1, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9189, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9189
  br i1 %3, label %bb4, label %bb5, !dbg !9189

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9189, !noundef !21
  %_7 = and i64 %_8, 16384, !dbg !9189
  %4 = icmp eq i64 %_7, 16384, !dbg !9189
  %5 = zext i1 %4 to i8, !dbg !9189
  store i8 %5, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9190, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9190
  ret i1 %7, !dbg !9190
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h2862d9b4b1f0444dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9191 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9193, metadata !DIExpression()), !dbg !9195
  br i1 false, label %bb2, label %bb1, !dbg !9195

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9195, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9195
  %1 = zext i1 %_5 to i8, !dbg !9195
  store i8 %1, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9195, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9195
  br i1 %3, label %bb4, label %bb5, !dbg !9195

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9195, !noundef !21
  %_7 = and i64 %_8, 65536, !dbg !9195
  %4 = icmp eq i64 %_7, 65536, !dbg !9195
  %5 = zext i1 %4 to i8, !dbg !9195
  store i8 %5, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9196, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9196
  ret i1 %7, !dbg !9196
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17he9a2b8a79e703f90E"(ptr align 8 %self) unnamed_addr #0 !dbg !9197 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9199, metadata !DIExpression()), !dbg !9201
  br i1 false, label %bb2, label %bb1, !dbg !9201

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9201, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9201
  %1 = zext i1 %_5 to i8, !dbg !9201
  store i8 %1, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9201, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9201
  br i1 %3, label %bb4, label %bb5, !dbg !9201

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9201, !noundef !21
  %_7 = and i64 %_8, 131072, !dbg !9201
  %4 = icmp eq i64 %_7, 131072, !dbg !9201
  %5 = zext i1 %4 to i8, !dbg !9201
  store i8 %5, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9202, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9202
  ret i1 %7, !dbg !9202
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17ha29a639a5de3b077E"(ptr align 8 %self) unnamed_addr #0 !dbg !9203 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9205, metadata !DIExpression()), !dbg !9207
  br i1 false, label %bb2, label %bb1, !dbg !9207

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9207, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9207
  %1 = zext i1 %_5 to i8, !dbg !9207
  store i8 %1, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9207, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9207
  br i1 %3, label %bb4, label %bb5, !dbg !9207

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9207, !noundef !21
  %_7 = and i64 %_8, 262144, !dbg !9207
  %4 = icmp eq i64 %_7, 262144, !dbg !9207
  %5 = zext i1 %4 to i8, !dbg !9207
  store i8 %5, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9208, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9208
  ret i1 %7, !dbg !9208
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hae0c8dc5bff211dfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9209 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9211, metadata !DIExpression()), !dbg !9213
  br i1 false, label %bb2, label %bb1, !dbg !9213

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9213, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9213
  %1 = zext i1 %_5 to i8, !dbg !9213
  store i8 %1, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9213, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9213
  br i1 %3, label %bb4, label %bb5, !dbg !9213

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9213, !noundef !21
  %_7 = and i64 %_8, 524288, !dbg !9213
  %4 = icmp eq i64 %_7, 524288, !dbg !9213
  %5 = zext i1 %4 to i8, !dbg !9213
  store i8 %5, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9214, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9214
  ret i1 %7, !dbg !9214
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h7bb884d68dee4c11E"(ptr align 8 %self) unnamed_addr #0 !dbg !9215 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9217, metadata !DIExpression()), !dbg !9219
  br i1 false, label %bb2, label %bb1, !dbg !9219

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9219, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9219
  %1 = zext i1 %_5 to i8, !dbg !9219
  store i8 %1, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9219, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9219
  br i1 %3, label %bb4, label %bb5, !dbg !9219

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9219, !noundef !21
  %_7 = and i64 %_8, 1048576, !dbg !9219
  %4 = icmp eq i64 %_7, 1048576, !dbg !9219
  %5 = zext i1 %4 to i8, !dbg !9219
  store i8 %5, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9220, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9220
  ret i1 %7, !dbg !9220
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h533f40bcecb14723E"(ptr align 8 %self) unnamed_addr #0 !dbg !9221 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9223, metadata !DIExpression()), !dbg !9225
  br i1 false, label %bb2, label %bb1, !dbg !9225

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9225, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9225
  %1 = zext i1 %_5 to i8, !dbg !9225
  store i8 %1, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9225, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9225
  br i1 %3, label %bb4, label %bb5, !dbg !9225

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9225, !noundef !21
  %_7 = and i64 %_8, 2097152, !dbg !9225
  %4 = icmp eq i64 %_7, 2097152, !dbg !9225
  %5 = zext i1 %4 to i8, !dbg !9225
  store i8 %5, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9226, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9226
  ret i1 %7, !dbg !9226
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h3b95e3903ed6211fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9227 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9229, metadata !DIExpression()), !dbg !9231
  br i1 false, label %bb2, label %bb1, !dbg !9231

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9231, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9231
  %1 = zext i1 %_5 to i8, !dbg !9231
  store i8 %1, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9231, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9231
  br i1 %3, label %bb4, label %bb5, !dbg !9231

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9231, !noundef !21
  %_7 = and i64 %_8, 4194304, !dbg !9231
  %4 = icmp eq i64 %_7, 4194304, !dbg !9231
  %5 = zext i1 %4 to i8, !dbg !9231
  store i8 %5, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9232, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9232
  ret i1 %7, !dbg !9232
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb844628460d84a29E"(ptr align 8 %self) unnamed_addr #0 !dbg !9233 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9235, metadata !DIExpression()), !dbg !9237
  br i1 false, label %bb2, label %bb1, !dbg !9237

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9237, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9237
  %1 = zext i1 %_5 to i8, !dbg !9237
  store i8 %1, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9237, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9237
  br i1 %3, label %bb4, label %bb5, !dbg !9237

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9237, !noundef !21
  %_7 = and i64 %_8, 4194304, !dbg !9237
  %4 = icmp eq i64 %_7, 4194304, !dbg !9237
  %5 = zext i1 %4 to i8, !dbg !9237
  store i8 %5, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9238, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9238
  ret i1 %7, !dbg !9238
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h02a0d26905312f39E"(ptr align 8 %self) unnamed_addr #0 !dbg !9239 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9241, metadata !DIExpression()), !dbg !9243
  br i1 false, label %bb2, label %bb1, !dbg !9243

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9243, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9243
  %1 = zext i1 %_5 to i8, !dbg !9243
  store i8 %1, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9243, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9243
  br i1 %3, label %bb4, label %bb5, !dbg !9243

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9243, !noundef !21
  %_7 = and i64 %_8, 8388608, !dbg !9243
  %4 = icmp eq i64 %_7, 8388608, !dbg !9243
  %5 = zext i1 %4 to i8, !dbg !9243
  store i8 %5, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9244, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9244
  ret i1 %7, !dbg !9244
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hf86ec8b159c70869E"(ptr align 8 %self) unnamed_addr #0 !dbg !9245 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9247, metadata !DIExpression()), !dbg !9249
  br i1 false, label %bb2, label %bb1, !dbg !9249

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9249, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9249
  %1 = zext i1 %_5 to i8, !dbg !9249
  store i8 %1, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9249, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9249
  br i1 %3, label %bb4, label %bb5, !dbg !9249

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9249, !noundef !21
  %_7 = and i64 %_8, 16777216, !dbg !9249
  %4 = icmp eq i64 %_7, 16777216, !dbg !9249
  %5 = zext i1 %4 to i8, !dbg !9249
  store i8 %5, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9250, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9250
  ret i1 %7, !dbg !9250
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h1dd12f9bf3170418E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9251 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9258, metadata !DIExpression()), !dbg !9260
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9259, metadata !DIExpression()), !dbg !9260
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ef3cf46842062f323c057a8121f9703e, i64 3) #8, !dbg !9260
  ret i1 %0, !dbg !9261
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h64d1d56c095b21e0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9262 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9269, metadata !DIExpression()), !dbg !9271
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9270, metadata !DIExpression()), !dbg !9271
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d91b9c784bde285b1963f8558d3383, i64 3) #8, !dbg !9271
  ret i1 %0, !dbg !9272
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0da747278908814E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9273 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9280, metadata !DIExpression()), !dbg !9282
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9281, metadata !DIExpression()), !dbg !9282
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_377b59473549406b6f1ec59b10a6f930, i64 3) #8, !dbg !9282
  ret i1 %0, !dbg !9283
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f6f942f17efb0ddE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9284 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9291, metadata !DIExpression()), !dbg !9293
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9292, metadata !DIExpression()), !dbg !9293
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, i64 3) #8, !dbg !9293
  ret i1 %0, !dbg !9294
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h84ad6db34b426adaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9295 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9301, metadata !DIExpression()), !dbg !9303
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9302, metadata !DIExpression()), !dbg !9303
  %0 = load i8, ptr %self, align 1, !dbg !9303, !range !3183, !noundef !21
  %_4 = zext i8 %0 to i64, !dbg !9303
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9303

bb2:                                              ; preds = %start
  unreachable, !dbg !9303

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9303
  store ptr @alloc_ef3cf46842062f323c057a8121f9703e, ptr %1, align 8, !dbg !9303
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9303
  store i64 3, ptr %2, align 8, !dbg !9303
  br label %bb6, !dbg !9304

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9303
  store ptr @alloc_83d91b9c784bde285b1963f8558d3383, ptr %3, align 8, !dbg !9303
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9303
  store i64 3, ptr %4, align 8, !dbg !9303
  br label %bb6, !dbg !9304

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9303
  store ptr @alloc_377b59473549406b6f1ec59b10a6f930, ptr %5, align 8, !dbg !9303
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9303
  store i64 3, ptr %6, align 8, !dbg !9303
  br label %bb6, !dbg !9304

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9303
  store ptr @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, ptr %7, align 8, !dbg !9303
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9303
  store i64 3, ptr %8, align 8, !dbg !9303
  br label %bb6, !dbg !9304

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9303
  %10 = load ptr, ptr %9, align 8, !dbg !9303, !nonnull !21, !align !1571, !noundef !21
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9303
  %12 = load i64, ptr %11, align 8, !dbg !9303, !noundef !21
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9303
  ret i1 %13, !dbg !9305
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h1bf0e4037243546aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9306 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9313, metadata !DIExpression()), !dbg !9315
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9314, metadata !DIExpression()), !dbg !9315
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_dc90d5a02695d507dad390ccee86a9a4, i64 3) #8, !dbg !9315
  ret i1 %0, !dbg !9316
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e15e3736f24fca9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9317 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9327, metadata !DIExpression()), !dbg !9417
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9329, metadata !DIExpression()), !dbg !9418
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9331, metadata !DIExpression()), !dbg !9419
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9333, metadata !DIExpression()), !dbg !9420
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9335, metadata !DIExpression()), !dbg !9421
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9337, metadata !DIExpression()), !dbg !9422
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9339, metadata !DIExpression()), !dbg !9423
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9341, metadata !DIExpression()), !dbg !9424
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9343, metadata !DIExpression()), !dbg !9425
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9345, metadata !DIExpression()), !dbg !9426
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9347, metadata !DIExpression()), !dbg !9427
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9349, metadata !DIExpression()), !dbg !9428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9351, metadata !DIExpression()), !dbg !9429
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9353, metadata !DIExpression()), !dbg !9430
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9355, metadata !DIExpression()), !dbg !9431
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9357, metadata !DIExpression()), !dbg !9432
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9359, metadata !DIExpression()), !dbg !9433
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9361, metadata !DIExpression()), !dbg !9434
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9363, metadata !DIExpression()), !dbg !9435
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9365, metadata !DIExpression()), !dbg !9436
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9367, metadata !DIExpression()), !dbg !9437
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9369, metadata !DIExpression()), !dbg !9438
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9371, metadata !DIExpression()), !dbg !9439
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9373, metadata !DIExpression()), !dbg !9440
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9375, metadata !DIExpression()), !dbg !9441
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9377, metadata !DIExpression()), !dbg !9442
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9379, metadata !DIExpression()), !dbg !9443
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9381, metadata !DIExpression()), !dbg !9444
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9383, metadata !DIExpression()), !dbg !9445
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9385, metadata !DIExpression()), !dbg !9446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9387, metadata !DIExpression()), !dbg !9447
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9389, metadata !DIExpression()), !dbg !9448
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9391, metadata !DIExpression()), !dbg !9449
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9393, metadata !DIExpression()), !dbg !9450
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9395, metadata !DIExpression()), !dbg !9451
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9397, metadata !DIExpression()), !dbg !9452
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9401, metadata !DIExpression()), !dbg !9453
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9403, metadata !DIExpression()), !dbg !9454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9405, metadata !DIExpression()), !dbg !9455
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9407, metadata !DIExpression()), !dbg !9456
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9409, metadata !DIExpression()), !dbg !9457
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9411, metadata !DIExpression()), !dbg !9458
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9413, metadata !DIExpression()), !dbg !9459
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9415, metadata !DIExpression()), !dbg !9460
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9323, metadata !DIExpression()), !dbg !9461
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9324, metadata !DIExpression()), !dbg !9462
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9325, metadata !DIExpression()), !dbg !9463
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9399, metadata !DIExpression()), !dbg !9464
  store i8 1, ptr %first, align 1, !dbg !9465
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf1b865f25a1ebdf3E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_4, label %bb2, label %bb12, !dbg !9466

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h657277d1f5eeab48E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_15, label %bb14, label %bb23, !dbg !9466

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !9467
  %_5 = xor i1 %_6, true, !dbg !9468
  br i1 %_5, label %bb3, label %bb8, !dbg !9468

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !9470
  %3 = zext i1 %2 to i8, !dbg !9470
  store i8 %3, ptr %_11, align 1, !dbg !9470
  %4 = load i8, ptr %_11, align 1, !dbg !9470, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !9470
  %_14 = zext i1 %5 to i64, !dbg !9470
  %6 = icmp eq i64 %_14, 0, !dbg !9470
  br i1 %6, label %bb12, label %bb11, !dbg !9470

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !9471
  %8 = zext i1 %7 to i8, !dbg !9471
  store i8 %8, ptr %_7, align 1, !dbg !9471
  %9 = load i8, ptr %_7, align 1, !dbg !9471, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !9471
  %_10 = zext i1 %10 to i64, !dbg !9471
  %11 = icmp eq i64 %_10, 0, !dbg !9471
  br i1 %11, label %bb8, label %bb7, !dbg !9471

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9472
  %13 = zext i1 %12 to i8, !dbg !9472
  store i8 %13, ptr %0, align 1, !dbg !9472
  br label %bb122, !dbg !9472

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9473, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !9473
  ret i1 %15, !dbg !9473

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9474
  %17 = zext i1 %16 to i8, !dbg !9474
  store i8 %17, ptr %0, align 1, !dbg !9474
  br label %bb122, !dbg !9474

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h973a4a8e15edd6feE"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_26, label %bb25, label %bb34, !dbg !9466

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !9467
  %_16 = xor i1 %_17, true, !dbg !9468
  br i1 %_16, label %bb15, label %bb19, !dbg !9468

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !9470
  %20 = zext i1 %19 to i8, !dbg !9470
  store i8 %20, ptr %_22, align 1, !dbg !9470
  %21 = load i8, ptr %_22, align 1, !dbg !9470, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !9470
  %_25 = zext i1 %22 to i64, !dbg !9470
  %23 = icmp eq i64 %_25, 0, !dbg !9470
  br i1 %23, label %bb23, label %bb22, !dbg !9470

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !9471
  %25 = zext i1 %24 to i8, !dbg !9471
  store i8 %25, ptr %_18, align 1, !dbg !9471
  %26 = load i8, ptr %_18, align 1, !dbg !9471, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !9471
  %_21 = zext i1 %27 to i64, !dbg !9471
  %28 = icmp eq i64 %_21, 0, !dbg !9471
  br i1 %28, label %bb19, label %bb18, !dbg !9471

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9475
  %30 = zext i1 %29 to i8, !dbg !9475
  store i8 %30, ptr %0, align 1, !dbg !9475
  br label %bb122, !dbg !9475

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9476
  %32 = zext i1 %31 to i8, !dbg !9476
  store i8 %32, ptr %0, align 1, !dbg !9476
  br label %bb122, !dbg !9476

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5bcfd54e48624520E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_37, label %bb36, label %bb45, !dbg !9466

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !9467
  %_27 = xor i1 %_28, true, !dbg !9468
  br i1 %_27, label %bb26, label %bb30, !dbg !9468

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !9470
  %35 = zext i1 %34 to i8, !dbg !9470
  store i8 %35, ptr %_33, align 1, !dbg !9470
  %36 = load i8, ptr %_33, align 1, !dbg !9470, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !9470
  %_36 = zext i1 %37 to i64, !dbg !9470
  %38 = icmp eq i64 %_36, 0, !dbg !9470
  br i1 %38, label %bb34, label %bb33, !dbg !9470

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !9471
  %40 = zext i1 %39 to i8, !dbg !9471
  store i8 %40, ptr %_29, align 1, !dbg !9471
  %41 = load i8, ptr %_29, align 1, !dbg !9471, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !9471
  %_32 = zext i1 %42 to i64, !dbg !9471
  %43 = icmp eq i64 %_32, 0, !dbg !9471
  br i1 %43, label %bb30, label %bb29, !dbg !9471

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9477
  %45 = zext i1 %44 to i8, !dbg !9477
  store i8 %45, ptr %0, align 1, !dbg !9477
  br label %bb122, !dbg !9477

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9478
  %47 = zext i1 %46 to i8, !dbg !9478
  store i8 %47, ptr %0, align 1, !dbg !9478
  br label %bb122, !dbg !9478

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h2fc40c803dc96fe3E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_48, label %bb47, label %bb56, !dbg !9466

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !9467
  %_38 = xor i1 %_39, true, !dbg !9468
  br i1 %_38, label %bb37, label %bb41, !dbg !9468

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !9470
  %50 = zext i1 %49 to i8, !dbg !9470
  store i8 %50, ptr %_44, align 1, !dbg !9470
  %51 = load i8, ptr %_44, align 1, !dbg !9470, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !9470
  %_47 = zext i1 %52 to i64, !dbg !9470
  %53 = icmp eq i64 %_47, 0, !dbg !9470
  br i1 %53, label %bb45, label %bb44, !dbg !9470

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !9471
  %55 = zext i1 %54 to i8, !dbg !9471
  store i8 %55, ptr %_40, align 1, !dbg !9471
  %56 = load i8, ptr %_40, align 1, !dbg !9471, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !9471
  %_43 = zext i1 %57 to i64, !dbg !9471
  %58 = icmp eq i64 %_43, 0, !dbg !9471
  br i1 %58, label %bb41, label %bb40, !dbg !9471

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9479
  %60 = zext i1 %59 to i8, !dbg !9479
  store i8 %60, ptr %0, align 1, !dbg !9479
  br label %bb122, !dbg !9479

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9480
  %62 = zext i1 %61 to i8, !dbg !9480
  store i8 %62, ptr %0, align 1, !dbg !9480
  br label %bb122, !dbg !9480

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h85de116dfb146916E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_59, label %bb58, label %bb67, !dbg !9466

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !9467
  %_49 = xor i1 %_50, true, !dbg !9468
  br i1 %_49, label %bb48, label %bb52, !dbg !9468

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !9470
  %65 = zext i1 %64 to i8, !dbg !9470
  store i8 %65, ptr %_55, align 1, !dbg !9470
  %66 = load i8, ptr %_55, align 1, !dbg !9470, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !9470
  %_58 = zext i1 %67 to i64, !dbg !9470
  %68 = icmp eq i64 %_58, 0, !dbg !9470
  br i1 %68, label %bb56, label %bb55, !dbg !9470

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !9471
  %70 = zext i1 %69 to i8, !dbg !9471
  store i8 %70, ptr %_51, align 1, !dbg !9471
  %71 = load i8, ptr %_51, align 1, !dbg !9471, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !9471
  %_54 = zext i1 %72 to i64, !dbg !9471
  %73 = icmp eq i64 %_54, 0, !dbg !9471
  br i1 %73, label %bb52, label %bb51, !dbg !9471

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9481
  %75 = zext i1 %74 to i8, !dbg !9481
  store i8 %75, ptr %0, align 1, !dbg !9481
  br label %bb122, !dbg !9481

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9482
  %77 = zext i1 %76 to i8, !dbg !9482
  store i8 %77, ptr %0, align 1, !dbg !9482
  br label %bb122, !dbg !9482

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h4ae445f34427103aE"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_70, label %bb69, label %bb78, !dbg !9466

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !9467
  %_60 = xor i1 %_61, true, !dbg !9468
  br i1 %_60, label %bb59, label %bb63, !dbg !9468

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !9470
  %80 = zext i1 %79 to i8, !dbg !9470
  store i8 %80, ptr %_66, align 1, !dbg !9470
  %81 = load i8, ptr %_66, align 1, !dbg !9470, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !9470
  %_69 = zext i1 %82 to i64, !dbg !9470
  %83 = icmp eq i64 %_69, 0, !dbg !9470
  br i1 %83, label %bb67, label %bb66, !dbg !9470

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !9471
  %85 = zext i1 %84 to i8, !dbg !9471
  store i8 %85, ptr %_62, align 1, !dbg !9471
  %86 = load i8, ptr %_62, align 1, !dbg !9471, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !9471
  %_65 = zext i1 %87 to i64, !dbg !9471
  %88 = icmp eq i64 %_65, 0, !dbg !9471
  br i1 %88, label %bb63, label %bb62, !dbg !9471

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9483
  %90 = zext i1 %89 to i8, !dbg !9483
  store i8 %90, ptr %0, align 1, !dbg !9483
  br label %bb122, !dbg !9483

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9484
  %92 = zext i1 %91 to i8, !dbg !9484
  store i8 %92, ptr %0, align 1, !dbg !9484
  br label %bb122, !dbg !9484

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h847d9a994bd48d82E"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_81, label %bb80, label %bb89, !dbg !9466

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !9467
  %_71 = xor i1 %_72, true, !dbg !9468
  br i1 %_71, label %bb70, label %bb74, !dbg !9468

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !9470
  %95 = zext i1 %94 to i8, !dbg !9470
  store i8 %95, ptr %_77, align 1, !dbg !9470
  %96 = load i8, ptr %_77, align 1, !dbg !9470, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !9470
  %_80 = zext i1 %97 to i64, !dbg !9470
  %98 = icmp eq i64 %_80, 0, !dbg !9470
  br i1 %98, label %bb78, label %bb77, !dbg !9470

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !9471
  %100 = zext i1 %99 to i8, !dbg !9471
  store i8 %100, ptr %_73, align 1, !dbg !9471
  %101 = load i8, ptr %_73, align 1, !dbg !9471, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !9471
  %_76 = zext i1 %102 to i64, !dbg !9471
  %103 = icmp eq i64 %_76, 0, !dbg !9471
  br i1 %103, label %bb74, label %bb73, !dbg !9471

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9485
  %105 = zext i1 %104 to i8, !dbg !9485
  store i8 %105, ptr %0, align 1, !dbg !9485
  br label %bb122, !dbg !9485

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9486
  %107 = zext i1 %106 to i8, !dbg !9486
  store i8 %107, ptr %0, align 1, !dbg !9486
  br label %bb122, !dbg !9486

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hced38f340fea072bE"(ptr align 8 %self) #8, !dbg !9466
  br i1 %_92, label %bb91, label %bb100, !dbg !9466

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !9467
  %_82 = xor i1 %_83, true, !dbg !9468
  br i1 %_82, label %bb81, label %bb85, !dbg !9468

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !9470
  %110 = zext i1 %109 to i8, !dbg !9470
  store i8 %110, ptr %_88, align 1, !dbg !9470
  %111 = load i8, ptr %_88, align 1, !dbg !9470, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !9470
  %_91 = zext i1 %112 to i64, !dbg !9470
  %113 = icmp eq i64 %_91, 0, !dbg !9470
  br i1 %113, label %bb89, label %bb88, !dbg !9470

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !9471
  %115 = zext i1 %114 to i8, !dbg !9471
  store i8 %115, ptr %_84, align 1, !dbg !9471
  %116 = load i8, ptr %_84, align 1, !dbg !9471, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !9471
  %_87 = zext i1 %117 to i64, !dbg !9471
  %118 = icmp eq i64 %_87, 0, !dbg !9471
  br i1 %118, label %bb85, label %bb84, !dbg !9471

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9487
  %120 = zext i1 %119 to i8, !dbg !9487
  store i8 %120, ptr %0, align 1, !dbg !9487
  br label %bb122, !dbg !9487

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9488
  %122 = zext i1 %121 to i8, !dbg !9488
  store i8 %122, ptr %0, align 1, !dbg !9488
  br label %bb122, !dbg !9488

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !9489, !noundef !21
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17hfdc6b32407a90c9eE() #8, !dbg !9490
  store i64 %123, ptr %_108, align 8, !dbg !9490
; call x86_64::registers::debug::Dr6Flags::bits
  %_106 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h995e6d3351d9f957E(ptr align 8 %_108) #8, !dbg !9490
  %_105 = xor i64 %_106, -1, !dbg !9491
  %124 = and i64 %_104, %_105, !dbg !9489
  store i64 %124, ptr %extra_bits, align 8, !dbg !9489
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9492, !noundef !21
  %126 = icmp eq i64 %125, 0, !dbg !9492
  br i1 %126, label %bb116, label %bb103, !dbg !9492

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !9467, !range !1596, !noundef !21
  %_94 = trunc i8 %127 to i1, !dbg !9467
  %_93 = xor i1 %_94, true, !dbg !9468
  br i1 %_93, label %bb92, label %bb96, !dbg !9468

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9469
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !9470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !9470
  %129 = zext i1 %128 to i8, !dbg !9470
  store i8 %129, ptr %_99, align 1, !dbg !9470
  %130 = load i8, ptr %_99, align 1, !dbg !9470, !range !1596, !noundef !21
  %131 = trunc i8 %130 to i1, !dbg !9470
  %_102 = zext i1 %131 to i64, !dbg !9470
  %132 = icmp eq i64 %_102, 0, !dbg !9470
  br i1 %132, label %bb100, label %bb99, !dbg !9470

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !9471
  %134 = zext i1 %133 to i8, !dbg !9471
  store i8 %134, ptr %_95, align 1, !dbg !9471
  %135 = load i8, ptr %_95, align 1, !dbg !9471, !range !1596, !noundef !21
  %136 = trunc i8 %135 to i1, !dbg !9471
  %_98 = zext i1 %136 to i64, !dbg !9471
  %137 = icmp eq i64 %_98, 0, !dbg !9471
  br i1 %137, label %bb96, label %bb95, !dbg !9471

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9493
  %139 = zext i1 %138 to i8, !dbg !9493
  store i8 %139, ptr %0, align 1, !dbg !9493
  br label %bb122, !dbg !9493

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9494
  %141 = zext i1 %140 to i8, !dbg !9494
  store i8 %141, ptr %0, align 1, !dbg !9494
  br label %bb122, !dbg !9494

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !9495, !range !1596, !noundef !21
  %_123 = trunc i8 %142 to i1, !dbg !9495
  br i1 %_123, label %bb117, label %bb121, !dbg !9495

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !9496, !range !1596, !noundef !21
  %_110 = trunc i8 %143 to i1, !dbg !9496
  %_109 = xor i1 %_110, true, !dbg !9497
  br i1 %_109, label %bb104, label %bb108, !dbg !9497

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9498
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_116) #8, !dbg !9499
  %145 = zext i1 %144 to i8, !dbg !9499
  store i8 %145, ptr %_115, align 1, !dbg !9499
  %146 = load i8, ptr %_115, align 1, !dbg !9499, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !9499
  %_118 = zext i1 %147 to i64, !dbg !9499
  %148 = icmp eq i64 %_118, 0, !dbg !9499
  br i1 %148, label %bb111, label %bb112, !dbg !9499

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_112) #8, !dbg !9500
  %150 = zext i1 %149 to i8, !dbg !9500
  store i8 %150, ptr %_111, align 1, !dbg !9500
  %151 = load i8, ptr %_111, align 1, !dbg !9500, !range !1596, !noundef !21
  %152 = trunc i8 %151 to i1, !dbg !9500
  %_114 = zext i1 %152 to i64, !dbg !9500
  %153 = icmp eq i64 %_114, 0, !dbg !9500
  br i1 %153, label %bb108, label %bb107, !dbg !9500

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9501
  %155 = zext i1 %154 to i8, !dbg !9501
  store i8 %155, ptr %0, align 1, !dbg !9501
  br label %bb122, !dbg !9501

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9502
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_120) #8, !dbg !9502
  %157 = zext i1 %156 to i8, !dbg !9502
  store i8 %157, ptr %_119, align 1, !dbg !9502
  %158 = load i8, ptr %_119, align 1, !dbg !9502, !range !1596, !noundef !21
  %159 = trunc i8 %158 to i1, !dbg !9502
  %_122 = zext i1 %159 to i64, !dbg !9502
  %160 = icmp eq i64 %_122, 0, !dbg !9502
  br i1 %160, label %bb116, label %bb115, !dbg !9502

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9503
  %162 = zext i1 %161 to i8, !dbg !9503
  store i8 %162, ptr %0, align 1, !dbg !9503
  br label %bb122, !dbg !9503

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9504
  %164 = zext i1 %163 to i8, !dbg !9504
  store i8 %164, ptr %0, align 1, !dbg !9504
  br label %bb122, !dbg !9504

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !9505
  br label %bb122, !dbg !9473

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9506
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_125) #8, !dbg !9506
  %166 = zext i1 %165 to i8, !dbg !9506
  store i8 %166, ptr %_124, align 1, !dbg !9506
  %167 = load i8, ptr %_124, align 1, !dbg !9506, !range !1596, !noundef !21
  %168 = trunc i8 %167 to i1, !dbg !9506
  %_127 = zext i1 %168 to i64, !dbg !9506
  %169 = icmp eq i64 %_127, 0, !dbg !9506
  br i1 %169, label %bb121, label %bb120, !dbg !9506

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9507
  %171 = zext i1 %170 to i8, !dbg !9507
  store i8 %171, ptr %0, align 1, !dbg !9507
  br label %bb122, !dbg !9507

bb6:                                              ; No predecessors!
  unreachable, !dbg !9471
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1605b7c919a521d5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9508 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9511, metadata !DIExpression()), !dbg !9513
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9512, metadata !DIExpression()), !dbg !9514
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9515
  ret i1 %0, !dbg !9516
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hcc2ba7f178f3b6e1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9517 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9520, metadata !DIExpression()), !dbg !9522
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9521, metadata !DIExpression()), !dbg !9523
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9524
  ret i1 %0, !dbg !9525
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb9c3b93ce59e4cafE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9526 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9529, metadata !DIExpression()), !dbg !9531
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9530, metadata !DIExpression()), !dbg !9532
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9533
  ret i1 %0, !dbg !9534
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5e8c41fd21fd9dafE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9535 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9538, metadata !DIExpression()), !dbg !9540
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9539, metadata !DIExpression()), !dbg !9541
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9542
  ret i1 %0, !dbg !9543
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17hfdc6b32407a90c9eE() unnamed_addr #0 !dbg !9544 {
start:
  %0 = alloca i64, align 8
  store i64 122895, ptr %0, align 8, !dbg !9547
  %1 = load i64, ptr %0, align 8, !dbg !9548, !noundef !21
  ret i64 %1, !dbg !9548
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h995e6d3351d9f957E(ptr align 8 %self) unnamed_addr #0 !dbg !9549 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9553, metadata !DIExpression()), !dbg !9554
  %0 = load i64, ptr %self, align 8, !dbg !9555, !noundef !21
  ret i64 %0, !dbg !9556
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf1b865f25a1ebdf3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9557 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9563, metadata !DIExpression()), !dbg !9565
  br i1 false, label %bb2, label %bb1, !dbg !9565

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9565, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9565
  %1 = zext i1 %_5 to i8, !dbg !9565
  store i8 %1, ptr %_2, align 1, !dbg !9565
  br label %bb3, !dbg !9565

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9565
  br label %bb3, !dbg !9565

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9565, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9565
  br i1 %3, label %bb4, label %bb5, !dbg !9565

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9565, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !9565
  %4 = icmp eq i64 %_7, 1, !dbg !9565
  %5 = zext i1 %4 to i8, !dbg !9565
  store i8 %5, ptr %0, align 1, !dbg !9565
  br label %bb6, !dbg !9565

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9565
  br label %bb6, !dbg !9565

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9566, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9566
  ret i1 %7, !dbg !9566
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h657277d1f5eeab48E"(ptr align 8 %self) unnamed_addr #0 !dbg !9567 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9569, metadata !DIExpression()), !dbg !9571
  br i1 false, label %bb2, label %bb1, !dbg !9571

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9571, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9571
  %1 = zext i1 %_5 to i8, !dbg !9571
  store i8 %1, ptr %_2, align 1, !dbg !9571
  br label %bb3, !dbg !9571

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9571
  br label %bb3, !dbg !9571

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9571, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9571
  br i1 %3, label %bb4, label %bb5, !dbg !9571

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9571, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !9571
  %4 = icmp eq i64 %_7, 2, !dbg !9571
  %5 = zext i1 %4 to i8, !dbg !9571
  store i8 %5, ptr %0, align 1, !dbg !9571
  br label %bb6, !dbg !9571

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9571
  br label %bb6, !dbg !9571

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9572, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9572
  ret i1 %7, !dbg !9572
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h973a4a8e15edd6feE"(ptr align 8 %self) unnamed_addr #0 !dbg !9573 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9575, metadata !DIExpression()), !dbg !9577
  br i1 false, label %bb2, label %bb1, !dbg !9577

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9577, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9577
  %1 = zext i1 %_5 to i8, !dbg !9577
  store i8 %1, ptr %_2, align 1, !dbg !9577
  br label %bb3, !dbg !9577

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9577
  br label %bb3, !dbg !9577

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9577, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9577
  br i1 %3, label %bb4, label %bb5, !dbg !9577

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9577, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !9577
  %4 = icmp eq i64 %_7, 4, !dbg !9577
  %5 = zext i1 %4 to i8, !dbg !9577
  store i8 %5, ptr %0, align 1, !dbg !9577
  br label %bb6, !dbg !9577

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9577
  br label %bb6, !dbg !9577

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9578, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9578
  ret i1 %7, !dbg !9578
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5bcfd54e48624520E"(ptr align 8 %self) unnamed_addr #0 !dbg !9579 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9581, metadata !DIExpression()), !dbg !9583
  br i1 false, label %bb2, label %bb1, !dbg !9583

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9583, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9583
  %1 = zext i1 %_5 to i8, !dbg !9583
  store i8 %1, ptr %_2, align 1, !dbg !9583
  br label %bb3, !dbg !9583

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9583
  br label %bb3, !dbg !9583

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9583, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9583
  br i1 %3, label %bb4, label %bb5, !dbg !9583

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9583, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !9583
  %4 = icmp eq i64 %_7, 8, !dbg !9583
  %5 = zext i1 %4 to i8, !dbg !9583
  store i8 %5, ptr %0, align 1, !dbg !9583
  br label %bb6, !dbg !9583

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9583
  br label %bb6, !dbg !9583

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9584, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9584
  ret i1 %7, !dbg !9584
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h2fc40c803dc96fe3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9585 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9587, metadata !DIExpression()), !dbg !9589
  br i1 false, label %bb2, label %bb1, !dbg !9589

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9589, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9589
  %1 = zext i1 %_5 to i8, !dbg !9589
  store i8 %1, ptr %_2, align 1, !dbg !9589
  br label %bb3, !dbg !9589

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9589
  br label %bb3, !dbg !9589

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9589, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9589
  br i1 %3, label %bb4, label %bb5, !dbg !9589

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9589, !noundef !21
  %_7 = and i64 %_8, 15, !dbg !9589
  %4 = icmp eq i64 %_7, 15, !dbg !9589
  %5 = zext i1 %4 to i8, !dbg !9589
  store i8 %5, ptr %0, align 1, !dbg !9589
  br label %bb6, !dbg !9589

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9589
  br label %bb6, !dbg !9589

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9590, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9590
  ret i1 %7, !dbg !9590
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h85de116dfb146916E"(ptr align 8 %self) unnamed_addr #0 !dbg !9591 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9593, metadata !DIExpression()), !dbg !9595
  br i1 false, label %bb2, label %bb1, !dbg !9595

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9595, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9595
  %1 = zext i1 %_5 to i8, !dbg !9595
  store i8 %1, ptr %_2, align 1, !dbg !9595
  br label %bb3, !dbg !9595

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9595
  br label %bb3, !dbg !9595

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9595, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9595
  br i1 %3, label %bb4, label %bb5, !dbg !9595

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9595, !noundef !21
  %_7 = and i64 %_8, 8192, !dbg !9595
  %4 = icmp eq i64 %_7, 8192, !dbg !9595
  %5 = zext i1 %4 to i8, !dbg !9595
  store i8 %5, ptr %0, align 1, !dbg !9595
  br label %bb6, !dbg !9595

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9595
  br label %bb6, !dbg !9595

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9596, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9596
  ret i1 %7, !dbg !9596
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h4ae445f34427103aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9597 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9599, metadata !DIExpression()), !dbg !9601
  br i1 false, label %bb2, label %bb1, !dbg !9601

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9601, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9601
  %1 = zext i1 %_5 to i8, !dbg !9601
  store i8 %1, ptr %_2, align 1, !dbg !9601
  br label %bb3, !dbg !9601

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9601
  br label %bb3, !dbg !9601

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9601, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9601
  br i1 %3, label %bb4, label %bb5, !dbg !9601

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9601, !noundef !21
  %_7 = and i64 %_8, 16384, !dbg !9601
  %4 = icmp eq i64 %_7, 16384, !dbg !9601
  %5 = zext i1 %4 to i8, !dbg !9601
  store i8 %5, ptr %0, align 1, !dbg !9601
  br label %bb6, !dbg !9601

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9601
  br label %bb6, !dbg !9601

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9602, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9602
  ret i1 %7, !dbg !9602
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h847d9a994bd48d82E"(ptr align 8 %self) unnamed_addr #0 !dbg !9603 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9605, metadata !DIExpression()), !dbg !9607
  br i1 false, label %bb2, label %bb1, !dbg !9607

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9607, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9607
  %1 = zext i1 %_5 to i8, !dbg !9607
  store i8 %1, ptr %_2, align 1, !dbg !9607
  br label %bb3, !dbg !9607

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9607
  br label %bb3, !dbg !9607

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9607, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9607
  br i1 %3, label %bb4, label %bb5, !dbg !9607

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9607, !noundef !21
  %_7 = and i64 %_8, 32768, !dbg !9607
  %4 = icmp eq i64 %_7, 32768, !dbg !9607
  %5 = zext i1 %4 to i8, !dbg !9607
  store i8 %5, ptr %0, align 1, !dbg !9607
  br label %bb6, !dbg !9607

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9607
  br label %bb6, !dbg !9607

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9608, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9608
  ret i1 %7, !dbg !9608
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hced38f340fea072bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9609 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9611, metadata !DIExpression()), !dbg !9613
  br i1 false, label %bb2, label %bb1, !dbg !9613

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9613, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9613
  %1 = zext i1 %_5 to i8, !dbg !9613
  store i8 %1, ptr %_2, align 1, !dbg !9613
  br label %bb3, !dbg !9613

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9613
  br label %bb3, !dbg !9613

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9613, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9613
  br i1 %3, label %bb4, label %bb5, !dbg !9613

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9613, !noundef !21
  %_7 = and i64 %_8, 65536, !dbg !9613
  %4 = icmp eq i64 %_7, 65536, !dbg !9613
  %5 = zext i1 %4 to i8, !dbg !9613
  store i8 %5, ptr %0, align 1, !dbg !9613
  br label %bb6, !dbg !9613

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9613
  br label %bb6, !dbg !9613

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9614, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9614
  ret i1 %7, !dbg !9614
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h26d2a510c6339c78E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9615 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_157 = alloca i8, align 1
  %_152 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_144 = alloca i8, align 1
  %_141 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9625, metadata !DIExpression()), !dbg !9739
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9627, metadata !DIExpression()), !dbg !9740
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9629, metadata !DIExpression()), !dbg !9741
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9631, metadata !DIExpression()), !dbg !9742
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9633, metadata !DIExpression()), !dbg !9743
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9635, metadata !DIExpression()), !dbg !9744
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9637, metadata !DIExpression()), !dbg !9745
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9639, metadata !DIExpression()), !dbg !9746
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9641, metadata !DIExpression()), !dbg !9747
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9643, metadata !DIExpression()), !dbg !9748
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9645, metadata !DIExpression()), !dbg !9749
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9647, metadata !DIExpression()), !dbg !9750
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9649, metadata !DIExpression()), !dbg !9751
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9651, metadata !DIExpression()), !dbg !9752
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9653, metadata !DIExpression()), !dbg !9753
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9655, metadata !DIExpression()), !dbg !9754
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9657, metadata !DIExpression()), !dbg !9755
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9659, metadata !DIExpression()), !dbg !9756
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9661, metadata !DIExpression()), !dbg !9757
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9663, metadata !DIExpression()), !dbg !9758
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9665, metadata !DIExpression()), !dbg !9759
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9667, metadata !DIExpression()), !dbg !9760
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9669, metadata !DIExpression()), !dbg !9761
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9671, metadata !DIExpression()), !dbg !9762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9673, metadata !DIExpression()), !dbg !9763
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9675, metadata !DIExpression()), !dbg !9764
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9677, metadata !DIExpression()), !dbg !9765
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9679, metadata !DIExpression()), !dbg !9766
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9681, metadata !DIExpression()), !dbg !9767
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9683, metadata !DIExpression()), !dbg !9768
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9685, metadata !DIExpression()), !dbg !9769
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9687, metadata !DIExpression()), !dbg !9770
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9689, metadata !DIExpression()), !dbg !9771
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9691, metadata !DIExpression()), !dbg !9772
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9693, metadata !DIExpression()), !dbg !9773
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9695, metadata !DIExpression()), !dbg !9774
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9697, metadata !DIExpression()), !dbg !9775
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9699, metadata !DIExpression()), !dbg !9776
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9701, metadata !DIExpression()), !dbg !9777
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9703, metadata !DIExpression()), !dbg !9778
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9705, metadata !DIExpression()), !dbg !9779
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9707, metadata !DIExpression()), !dbg !9780
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9709, metadata !DIExpression()), !dbg !9781
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9711, metadata !DIExpression()), !dbg !9782
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9713, metadata !DIExpression()), !dbg !9783
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9715, metadata !DIExpression()), !dbg !9784
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9717, metadata !DIExpression()), !dbg !9785
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9719, metadata !DIExpression()), !dbg !9786
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9723, metadata !DIExpression()), !dbg !9787
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9725, metadata !DIExpression()), !dbg !9788
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9727, metadata !DIExpression()), !dbg !9789
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9729, metadata !DIExpression()), !dbg !9790
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9731, metadata !DIExpression()), !dbg !9791
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9733, metadata !DIExpression()), !dbg !9792
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9735, metadata !DIExpression()), !dbg !9793
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9737, metadata !DIExpression()), !dbg !9794
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9621, metadata !DIExpression()), !dbg !9795
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9622, metadata !DIExpression()), !dbg !9796
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9623, metadata !DIExpression()), !dbg !9797
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9721, metadata !DIExpression()), !dbg !9798
  store i8 1, ptr %first, align 1, !dbg !9799
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h049210fd1fdb7cb7E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_4, label %bb2, label %bb12, !dbg !9800

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h06aeca7c100173b5E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_15, label %bb14, label %bb23, !dbg !9800

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !9801
  %_5 = xor i1 %_6, true, !dbg !9802
  br i1 %_5, label %bb3, label %bb8, !dbg !9802

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !9804
  %3 = zext i1 %2 to i8, !dbg !9804
  store i8 %3, ptr %_11, align 1, !dbg !9804
  %4 = load i8, ptr %_11, align 1, !dbg !9804, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !9804
  %_14 = zext i1 %5 to i64, !dbg !9804
  %6 = icmp eq i64 %_14, 0, !dbg !9804
  br i1 %6, label %bb12, label %bb11, !dbg !9804

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !9805
  %8 = zext i1 %7 to i8, !dbg !9805
  store i8 %8, ptr %_7, align 1, !dbg !9805
  %9 = load i8, ptr %_7, align 1, !dbg !9805, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !9805
  %_10 = zext i1 %10 to i64, !dbg !9805
  %11 = icmp eq i64 %_10, 0, !dbg !9805
  br i1 %11, label %bb8, label %bb7, !dbg !9805

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9806
  %13 = zext i1 %12 to i8, !dbg !9806
  store i8 %13, ptr %0, align 1, !dbg !9806
  br label %bb155, !dbg !9806

bb155:                                            ; preds = %bb154, %bb153, %bb148, %bb145, %bb140, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9807, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !9807
  ret i1 %15, !dbg !9807

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9808
  %17 = zext i1 %16 to i8, !dbg !9808
  store i8 %17, ptr %0, align 1, !dbg !9808
  br label %bb155, !dbg !9808

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h5de6f70f2c912567E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_26, label %bb25, label %bb34, !dbg !9800

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !9801
  %_16 = xor i1 %_17, true, !dbg !9802
  br i1 %_16, label %bb15, label %bb19, !dbg !9802

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !9804
  %20 = zext i1 %19 to i8, !dbg !9804
  store i8 %20, ptr %_22, align 1, !dbg !9804
  %21 = load i8, ptr %_22, align 1, !dbg !9804, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !9804
  %_25 = zext i1 %22 to i64, !dbg !9804
  %23 = icmp eq i64 %_25, 0, !dbg !9804
  br i1 %23, label %bb23, label %bb22, !dbg !9804

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !9805
  %25 = zext i1 %24 to i8, !dbg !9805
  store i8 %25, ptr %_18, align 1, !dbg !9805
  %26 = load i8, ptr %_18, align 1, !dbg !9805, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !9805
  %_21 = zext i1 %27 to i64, !dbg !9805
  %28 = icmp eq i64 %_21, 0, !dbg !9805
  br i1 %28, label %bb19, label %bb18, !dbg !9805

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9809
  %30 = zext i1 %29 to i8, !dbg !9809
  store i8 %30, ptr %0, align 1, !dbg !9809
  br label %bb155, !dbg !9809

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9810
  %32 = zext i1 %31 to i8, !dbg !9810
  store i8 %32, ptr %0, align 1, !dbg !9810
  br label %bb155, !dbg !9810

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha32caeeebb1b72c9E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_37, label %bb36, label %bb45, !dbg !9800

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !9801
  %_27 = xor i1 %_28, true, !dbg !9802
  br i1 %_27, label %bb26, label %bb30, !dbg !9802

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !9804
  %35 = zext i1 %34 to i8, !dbg !9804
  store i8 %35, ptr %_33, align 1, !dbg !9804
  %36 = load i8, ptr %_33, align 1, !dbg !9804, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !9804
  %_36 = zext i1 %37 to i64, !dbg !9804
  %38 = icmp eq i64 %_36, 0, !dbg !9804
  br i1 %38, label %bb34, label %bb33, !dbg !9804

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !9805
  %40 = zext i1 %39 to i8, !dbg !9805
  store i8 %40, ptr %_29, align 1, !dbg !9805
  %41 = load i8, ptr %_29, align 1, !dbg !9805, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !9805
  %_32 = zext i1 %42 to i64, !dbg !9805
  %43 = icmp eq i64 %_32, 0, !dbg !9805
  br i1 %43, label %bb30, label %bb29, !dbg !9805

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9811
  %45 = zext i1 %44 to i8, !dbg !9811
  store i8 %45, ptr %0, align 1, !dbg !9811
  br label %bb155, !dbg !9811

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9812
  %47 = zext i1 %46 to i8, !dbg !9812
  store i8 %47, ptr %0, align 1, !dbg !9812
  br label %bb155, !dbg !9812

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h7d7543c164404e9bE"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_48, label %bb47, label %bb56, !dbg !9800

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !9801
  %_38 = xor i1 %_39, true, !dbg !9802
  br i1 %_38, label %bb37, label %bb41, !dbg !9802

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !9804
  %50 = zext i1 %49 to i8, !dbg !9804
  store i8 %50, ptr %_44, align 1, !dbg !9804
  %51 = load i8, ptr %_44, align 1, !dbg !9804, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !9804
  %_47 = zext i1 %52 to i64, !dbg !9804
  %53 = icmp eq i64 %_47, 0, !dbg !9804
  br i1 %53, label %bb45, label %bb44, !dbg !9804

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !9805
  %55 = zext i1 %54 to i8, !dbg !9805
  store i8 %55, ptr %_40, align 1, !dbg !9805
  %56 = load i8, ptr %_40, align 1, !dbg !9805, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !9805
  %_43 = zext i1 %57 to i64, !dbg !9805
  %58 = icmp eq i64 %_43, 0, !dbg !9805
  br i1 %58, label %bb41, label %bb40, !dbg !9805

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9813
  %60 = zext i1 %59 to i8, !dbg !9813
  store i8 %60, ptr %0, align 1, !dbg !9813
  br label %bb155, !dbg !9813

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9814
  %62 = zext i1 %61 to i8, !dbg !9814
  store i8 %62, ptr %0, align 1, !dbg !9814
  br label %bb155, !dbg !9814

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17he79e282bd124432bE"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_59, label %bb58, label %bb67, !dbg !9800

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !9801
  %_49 = xor i1 %_50, true, !dbg !9802
  br i1 %_49, label %bb48, label %bb52, !dbg !9802

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !9804
  %65 = zext i1 %64 to i8, !dbg !9804
  store i8 %65, ptr %_55, align 1, !dbg !9804
  %66 = load i8, ptr %_55, align 1, !dbg !9804, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !9804
  %_58 = zext i1 %67 to i64, !dbg !9804
  %68 = icmp eq i64 %_58, 0, !dbg !9804
  br i1 %68, label %bb56, label %bb55, !dbg !9804

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !9805
  %70 = zext i1 %69 to i8, !dbg !9805
  store i8 %70, ptr %_51, align 1, !dbg !9805
  %71 = load i8, ptr %_51, align 1, !dbg !9805, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !9805
  %_54 = zext i1 %72 to i64, !dbg !9805
  %73 = icmp eq i64 %_54, 0, !dbg !9805
  br i1 %73, label %bb52, label %bb51, !dbg !9805

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9815
  %75 = zext i1 %74 to i8, !dbg !9815
  store i8 %75, ptr %0, align 1, !dbg !9815
  br label %bb155, !dbg !9815

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9816
  %77 = zext i1 %76 to i8, !dbg !9816
  store i8 %77, ptr %0, align 1, !dbg !9816
  br label %bb155, !dbg !9816

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h39775cc9b905ce59E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_70, label %bb69, label %bb78, !dbg !9800

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !9801
  %_60 = xor i1 %_61, true, !dbg !9802
  br i1 %_60, label %bb59, label %bb63, !dbg !9802

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !9804
  %80 = zext i1 %79 to i8, !dbg !9804
  store i8 %80, ptr %_66, align 1, !dbg !9804
  %81 = load i8, ptr %_66, align 1, !dbg !9804, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !9804
  %_69 = zext i1 %82 to i64, !dbg !9804
  %83 = icmp eq i64 %_69, 0, !dbg !9804
  br i1 %83, label %bb67, label %bb66, !dbg !9804

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !9805
  %85 = zext i1 %84 to i8, !dbg !9805
  store i8 %85, ptr %_62, align 1, !dbg !9805
  %86 = load i8, ptr %_62, align 1, !dbg !9805, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !9805
  %_65 = zext i1 %87 to i64, !dbg !9805
  %88 = icmp eq i64 %_65, 0, !dbg !9805
  br i1 %88, label %bb63, label %bb62, !dbg !9805

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9817
  %90 = zext i1 %89 to i8, !dbg !9817
  store i8 %90, ptr %0, align 1, !dbg !9817
  br label %bb155, !dbg !9817

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9818
  %92 = zext i1 %91 to i8, !dbg !9818
  store i8 %92, ptr %0, align 1, !dbg !9818
  br label %bb155, !dbg !9818

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h33112cdb3bd186deE"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_81, label %bb80, label %bb89, !dbg !9800

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !9801
  %_71 = xor i1 %_72, true, !dbg !9802
  br i1 %_71, label %bb70, label %bb74, !dbg !9802

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !9804
  %95 = zext i1 %94 to i8, !dbg !9804
  store i8 %95, ptr %_77, align 1, !dbg !9804
  %96 = load i8, ptr %_77, align 1, !dbg !9804, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !9804
  %_80 = zext i1 %97 to i64, !dbg !9804
  %98 = icmp eq i64 %_80, 0, !dbg !9804
  br i1 %98, label %bb78, label %bb77, !dbg !9804

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !9805
  %100 = zext i1 %99 to i8, !dbg !9805
  store i8 %100, ptr %_73, align 1, !dbg !9805
  %101 = load i8, ptr %_73, align 1, !dbg !9805, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !9805
  %_76 = zext i1 %102 to i64, !dbg !9805
  %103 = icmp eq i64 %_76, 0, !dbg !9805
  br i1 %103, label %bb74, label %bb73, !dbg !9805

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9819
  %105 = zext i1 %104 to i8, !dbg !9819
  store i8 %105, ptr %0, align 1, !dbg !9819
  br label %bb155, !dbg !9819

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9820
  %107 = zext i1 %106 to i8, !dbg !9820
  store i8 %107, ptr %0, align 1, !dbg !9820
  br label %bb155, !dbg !9820

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h427484ea5b693a69E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_92, label %bb91, label %bb100, !dbg !9800

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !9801
  %_82 = xor i1 %_83, true, !dbg !9802
  br i1 %_82, label %bb81, label %bb85, !dbg !9802

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !9804
  %110 = zext i1 %109 to i8, !dbg !9804
  store i8 %110, ptr %_88, align 1, !dbg !9804
  %111 = load i8, ptr %_88, align 1, !dbg !9804, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !9804
  %_91 = zext i1 %112 to i64, !dbg !9804
  %113 = icmp eq i64 %_91, 0, !dbg !9804
  br i1 %113, label %bb89, label %bb88, !dbg !9804

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !9805
  %115 = zext i1 %114 to i8, !dbg !9805
  store i8 %115, ptr %_84, align 1, !dbg !9805
  %116 = load i8, ptr %_84, align 1, !dbg !9805, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !9805
  %_87 = zext i1 %117 to i64, !dbg !9805
  %118 = icmp eq i64 %_87, 0, !dbg !9805
  br i1 %118, label %bb85, label %bb84, !dbg !9805

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9821
  %120 = zext i1 %119 to i8, !dbg !9821
  store i8 %120, ptr %0, align 1, !dbg !9821
  br label %bb155, !dbg !9821

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9822
  %122 = zext i1 %121 to i8, !dbg !9822
  store i8 %122, ptr %0, align 1, !dbg !9822
  br label %bb155, !dbg !9822

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_103 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17ha8208a6723e2d192E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_103, label %bb102, label %bb111, !dbg !9800

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !9801
  %_93 = xor i1 %_94, true, !dbg !9802
  br i1 %_93, label %bb92, label %bb96, !dbg !9802

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !9804
  %125 = zext i1 %124 to i8, !dbg !9804
  store i8 %125, ptr %_99, align 1, !dbg !9804
  %126 = load i8, ptr %_99, align 1, !dbg !9804, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !9804
  %_102 = zext i1 %127 to i64, !dbg !9804
  %128 = icmp eq i64 %_102, 0, !dbg !9804
  br i1 %128, label %bb100, label %bb99, !dbg !9804

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !9805
  %130 = zext i1 %129 to i8, !dbg !9805
  store i8 %130, ptr %_95, align 1, !dbg !9805
  %131 = load i8, ptr %_95, align 1, !dbg !9805, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !9805
  %_98 = zext i1 %132 to i64, !dbg !9805
  %133 = icmp eq i64 %_98, 0, !dbg !9805
  br i1 %133, label %bb96, label %bb95, !dbg !9805

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9823
  %135 = zext i1 %134 to i8, !dbg !9823
  store i8 %135, ptr %0, align 1, !dbg !9823
  br label %bb155, !dbg !9823

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9824
  %137 = zext i1 %136 to i8, !dbg !9824
  store i8 %137, ptr %0, align 1, !dbg !9824
  br label %bb155, !dbg !9824

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hd657db7ee31540bfE"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_114, label %bb113, label %bb122, !dbg !9800

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !9801
  %_104 = xor i1 %_105, true, !dbg !9802
  br i1 %_104, label %bb103, label %bb107, !dbg !9802

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !9804
  %140 = zext i1 %139 to i8, !dbg !9804
  store i8 %140, ptr %_110, align 1, !dbg !9804
  %141 = load i8, ptr %_110, align 1, !dbg !9804, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !9804
  %_113 = zext i1 %142 to i64, !dbg !9804
  %143 = icmp eq i64 %_113, 0, !dbg !9804
  br i1 %143, label %bb111, label %bb110, !dbg !9804

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !9805
  %145 = zext i1 %144 to i8, !dbg !9805
  store i8 %145, ptr %_106, align 1, !dbg !9805
  %146 = load i8, ptr %_106, align 1, !dbg !9805, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !9805
  %_109 = zext i1 %147 to i64, !dbg !9805
  %148 = icmp eq i64 %_109, 0, !dbg !9805
  br i1 %148, label %bb107, label %bb106, !dbg !9805

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9825
  %150 = zext i1 %149 to i8, !dbg !9825
  store i8 %150, ptr %0, align 1, !dbg !9825
  br label %bb155, !dbg !9825

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9826
  %152 = zext i1 %151 to i8, !dbg !9826
  store i8 %152, ptr %0, align 1, !dbg !9826
  br label %bb155, !dbg !9826

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_125 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h85ea2c0460311757E"(ptr align 8 %self) #8, !dbg !9800
  br i1 %_125, label %bb124, label %bb133, !dbg !9800

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !9801
  %_115 = xor i1 %_116, true, !dbg !9802
  br i1 %_115, label %bb114, label %bb118, !dbg !9802

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !9804
  %155 = zext i1 %154 to i8, !dbg !9804
  store i8 %155, ptr %_121, align 1, !dbg !9804
  %156 = load i8, ptr %_121, align 1, !dbg !9804, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !9804
  %_124 = zext i1 %157 to i64, !dbg !9804
  %158 = icmp eq i64 %_124, 0, !dbg !9804
  br i1 %158, label %bb122, label %bb121, !dbg !9804

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !9805
  %160 = zext i1 %159 to i8, !dbg !9805
  store i8 %160, ptr %_117, align 1, !dbg !9805
  %161 = load i8, ptr %_117, align 1, !dbg !9805, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !9805
  %_120 = zext i1 %162 to i64, !dbg !9805
  %163 = icmp eq i64 %_120, 0, !dbg !9805
  br i1 %163, label %bb118, label %bb117, !dbg !9805

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9827
  %165 = zext i1 %164 to i8, !dbg !9827
  store i8 %165, ptr %0, align 1, !dbg !9827
  br label %bb155, !dbg !9827

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9828
  %167 = zext i1 %166 to i8, !dbg !9828
  store i8 %167, ptr %0, align 1, !dbg !9828
  br label %bb155, !dbg !9828

bb133:                                            ; preds = %bb129, %bb122
  %_137 = load i64, ptr %self, align 8, !dbg !9829, !noundef !21
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h188443fc3f698a0cE() #8, !dbg !9830
  store i64 %168, ptr %_141, align 8, !dbg !9830
; call x86_64::registers::debug::Dr7Flags::bits
  %_139 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h855d2d5821aabba1E(ptr align 8 %_141) #8, !dbg !9830
  %_138 = xor i64 %_139, -1, !dbg !9831
  %169 = and i64 %_137, %_138, !dbg !9829
  store i64 %169, ptr %extra_bits, align 8, !dbg !9829
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9832, !noundef !21
  %171 = icmp eq i64 %170, 0, !dbg !9832
  br i1 %171, label %bb149, label %bb136, !dbg !9832

bb124:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !9801, !range !1596, !noundef !21
  %_127 = trunc i8 %172 to i1, !dbg !9801
  %_126 = xor i1 %_127, true, !dbg !9802
  br i1 %_126, label %bb125, label %bb129, !dbg !9802

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9803
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !9804
  %174 = zext i1 %173 to i8, !dbg !9804
  store i8 %174, ptr %_132, align 1, !dbg !9804
  %175 = load i8, ptr %_132, align 1, !dbg !9804, !range !1596, !noundef !21
  %176 = trunc i8 %175 to i1, !dbg !9804
  %_135 = zext i1 %176 to i64, !dbg !9804
  %177 = icmp eq i64 %_135, 0, !dbg !9804
  br i1 %177, label %bb133, label %bb132, !dbg !9804

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !9805
  %179 = zext i1 %178 to i8, !dbg !9805
  store i8 %179, ptr %_128, align 1, !dbg !9805
  %180 = load i8, ptr %_128, align 1, !dbg !9805, !range !1596, !noundef !21
  %181 = trunc i8 %180 to i1, !dbg !9805
  %_131 = zext i1 %181 to i64, !dbg !9805
  %182 = icmp eq i64 %_131, 0, !dbg !9805
  br i1 %182, label %bb129, label %bb128, !dbg !9805

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9833
  %184 = zext i1 %183 to i8, !dbg !9833
  store i8 %184, ptr %0, align 1, !dbg !9833
  br label %bb155, !dbg !9833

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9834
  %186 = zext i1 %185 to i8, !dbg !9834
  store i8 %186, ptr %0, align 1, !dbg !9834
  br label %bb155, !dbg !9834

bb149:                                            ; preds = %bb144, %bb133
  %187 = load i8, ptr %first, align 1, !dbg !9835, !range !1596, !noundef !21
  %_156 = trunc i8 %187 to i1, !dbg !9835
  br i1 %_156, label %bb150, label %bb154, !dbg !9835

bb136:                                            ; preds = %bb133
  %188 = load i8, ptr %first, align 1, !dbg !9836, !range !1596, !noundef !21
  %_143 = trunc i8 %188 to i1, !dbg !9836
  %_142 = xor i1 %_143, true, !dbg !9837
  br i1 %_142, label %bb137, label %bb141, !dbg !9837

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !9838
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9839
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_149) #8, !dbg !9839
  %190 = zext i1 %189 to i8, !dbg !9839
  store i8 %190, ptr %_148, align 1, !dbg !9839
  %191 = load i8, ptr %_148, align 1, !dbg !9839, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !9839
  %_151 = zext i1 %192 to i64, !dbg !9839
  %193 = icmp eq i64 %_151, 0, !dbg !9839
  br i1 %193, label %bb144, label %bb145, !dbg !9839

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_145 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9840
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_145) #8, !dbg !9840
  %195 = zext i1 %194 to i8, !dbg !9840
  store i8 %195, ptr %_144, align 1, !dbg !9840
  %196 = load i8, ptr %_144, align 1, !dbg !9840, !range !1596, !noundef !21
  %197 = trunc i8 %196 to i1, !dbg !9840
  %_147 = zext i1 %197 to i64, !dbg !9840
  %198 = icmp eq i64 %_147, 0, !dbg !9840
  br i1 %198, label %bb141, label %bb140, !dbg !9840

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9841
  %200 = zext i1 %199 to i8, !dbg !9841
  store i8 %200, ptr %0, align 1, !dbg !9841
  br label %bb155, !dbg !9841

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_153 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9842
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_153) #8, !dbg !9842
  %202 = zext i1 %201 to i8, !dbg !9842
  store i8 %202, ptr %_152, align 1, !dbg !9842
  %203 = load i8, ptr %_152, align 1, !dbg !9842, !range !1596, !noundef !21
  %204 = trunc i8 %203 to i1, !dbg !9842
  %_155 = zext i1 %204 to i64, !dbg !9842
  %205 = icmp eq i64 %_155, 0, !dbg !9842
  br i1 %205, label %bb149, label %bb148, !dbg !9842

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9843
  %207 = zext i1 %206 to i8, !dbg !9843
  store i8 %207, ptr %0, align 1, !dbg !9843
  br label %bb155, !dbg !9843

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9844
  %209 = zext i1 %208 to i8, !dbg !9844
  store i8 %209, ptr %0, align 1, !dbg !9844
  br label %bb155, !dbg !9844

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %0, align 1, !dbg !9845
  br label %bb155, !dbg !9807

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_158 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9846
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_158) #8, !dbg !9846
  %211 = zext i1 %210 to i8, !dbg !9846
  store i8 %211, ptr %_157, align 1, !dbg !9846
  %212 = load i8, ptr %_157, align 1, !dbg !9846, !range !1596, !noundef !21
  %213 = trunc i8 %212 to i1, !dbg !9846
  %_160 = zext i1 %213 to i64, !dbg !9846
  %214 = icmp eq i64 %_160, 0, !dbg !9846
  br i1 %214, label %bb154, label %bb153, !dbg !9846

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9847
  %216 = zext i1 %215 to i8, !dbg !9847
  store i8 %216, ptr %0, align 1, !dbg !9847
  br label %bb155, !dbg !9847

bb6:                                              ; No predecessors!
  unreachable, !dbg !9805
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc19a5815a9b2bf32E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9848 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9851, metadata !DIExpression()), !dbg !9853
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9852, metadata !DIExpression()), !dbg !9854
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9855
  ret i1 %0, !dbg !9856
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h36449446239bab85E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9857 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9860, metadata !DIExpression()), !dbg !9862
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9861, metadata !DIExpression()), !dbg !9863
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9864
  ret i1 %0, !dbg !9865
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h38db22ada5cbf9fdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9866 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9869, metadata !DIExpression()), !dbg !9871
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9870, metadata !DIExpression()), !dbg !9872
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9873
  ret i1 %0, !dbg !9874
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6f35b9b2543591b8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9875 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9878, metadata !DIExpression()), !dbg !9880
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9879, metadata !DIExpression()), !dbg !9881
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9882
  ret i1 %0, !dbg !9883
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h188443fc3f698a0cE() unnamed_addr #0 !dbg !9884 {
start:
  %0 = alloca i64, align 8
  store i64 11263, ptr %0, align 8, !dbg !9887
  %1 = load i64, ptr %0, align 8, !dbg !9888, !noundef !21
  ret i64 %1, !dbg !9888
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h855d2d5821aabba1E(ptr align 8 %self) unnamed_addr #0 !dbg !9889 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9893, metadata !DIExpression()), !dbg !9894
  %0 = load i64, ptr %self, align 8, !dbg !9895, !noundef !21
  ret i64 %0, !dbg !9896
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h049210fd1fdb7cb7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9897 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9903, metadata !DIExpression()), !dbg !9905
  br i1 false, label %bb2, label %bb1, !dbg !9905

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9905, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9905
  %1 = zext i1 %_5 to i8, !dbg !9905
  store i8 %1, ptr %_2, align 1, !dbg !9905
  br label %bb3, !dbg !9905

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9905
  br label %bb3, !dbg !9905

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9905, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9905
  br i1 %3, label %bb4, label %bb5, !dbg !9905

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9905, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !9905
  %4 = icmp eq i64 %_7, 1, !dbg !9905
  %5 = zext i1 %4 to i8, !dbg !9905
  store i8 %5, ptr %0, align 1, !dbg !9905
  br label %bb6, !dbg !9905

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9905
  br label %bb6, !dbg !9905

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9906, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9906
  ret i1 %7, !dbg !9906
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h06aeca7c100173b5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9907 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9909, metadata !DIExpression()), !dbg !9911
  br i1 false, label %bb2, label %bb1, !dbg !9911

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9911, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9911
  %1 = zext i1 %_5 to i8, !dbg !9911
  store i8 %1, ptr %_2, align 1, !dbg !9911
  br label %bb3, !dbg !9911

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9911
  br label %bb3, !dbg !9911

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9911, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9911
  br i1 %3, label %bb4, label %bb5, !dbg !9911

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9911, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !9911
  %4 = icmp eq i64 %_7, 4, !dbg !9911
  %5 = zext i1 %4 to i8, !dbg !9911
  store i8 %5, ptr %0, align 1, !dbg !9911
  br label %bb6, !dbg !9911

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9911
  br label %bb6, !dbg !9911

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9912, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9912
  ret i1 %7, !dbg !9912
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h5de6f70f2c912567E"(ptr align 8 %self) unnamed_addr #0 !dbg !9913 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9915, metadata !DIExpression()), !dbg !9917
  br i1 false, label %bb2, label %bb1, !dbg !9917

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9917, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9917
  %1 = zext i1 %_5 to i8, !dbg !9917
  store i8 %1, ptr %_2, align 1, !dbg !9917
  br label %bb3, !dbg !9917

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9917
  br label %bb3, !dbg !9917

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9917, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9917
  br i1 %3, label %bb4, label %bb5, !dbg !9917

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9917, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !9917
  %4 = icmp eq i64 %_7, 16, !dbg !9917
  %5 = zext i1 %4 to i8, !dbg !9917
  store i8 %5, ptr %0, align 1, !dbg !9917
  br label %bb6, !dbg !9917

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9917
  br label %bb6, !dbg !9917

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9918, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9918
  ret i1 %7, !dbg !9918
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha32caeeebb1b72c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9919 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9921, metadata !DIExpression()), !dbg !9923
  br i1 false, label %bb2, label %bb1, !dbg !9923

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9923, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9923
  %1 = zext i1 %_5 to i8, !dbg !9923
  store i8 %1, ptr %_2, align 1, !dbg !9923
  br label %bb3, !dbg !9923

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9923
  br label %bb3, !dbg !9923

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9923, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9923
  br i1 %3, label %bb4, label %bb5, !dbg !9923

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9923, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !9923
  %4 = icmp eq i64 %_7, 64, !dbg !9923
  %5 = zext i1 %4 to i8, !dbg !9923
  store i8 %5, ptr %0, align 1, !dbg !9923
  br label %bb6, !dbg !9923

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9923
  br label %bb6, !dbg !9923

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9924, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9924
  ret i1 %7, !dbg !9924
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h7d7543c164404e9bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9925 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9927, metadata !DIExpression()), !dbg !9929
  br i1 false, label %bb2, label %bb1, !dbg !9929

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9929, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9929
  %1 = zext i1 %_5 to i8, !dbg !9929
  store i8 %1, ptr %_2, align 1, !dbg !9929
  br label %bb3, !dbg !9929

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9929
  br label %bb3, !dbg !9929

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9929, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9929
  br i1 %3, label %bb4, label %bb5, !dbg !9929

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9929, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !9929
  %4 = icmp eq i64 %_7, 2, !dbg !9929
  %5 = zext i1 %4 to i8, !dbg !9929
  store i8 %5, ptr %0, align 1, !dbg !9929
  br label %bb6, !dbg !9929

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9929
  br label %bb6, !dbg !9929

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9930, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9930
  ret i1 %7, !dbg !9930
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17he79e282bd124432bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9931 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9933, metadata !DIExpression()), !dbg !9935
  br i1 false, label %bb2, label %bb1, !dbg !9935

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9935, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9935
  %1 = zext i1 %_5 to i8, !dbg !9935
  store i8 %1, ptr %_2, align 1, !dbg !9935
  br label %bb3, !dbg !9935

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9935
  br label %bb3, !dbg !9935

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9935, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9935
  br i1 %3, label %bb4, label %bb5, !dbg !9935

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9935, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !9935
  %4 = icmp eq i64 %_7, 8, !dbg !9935
  %5 = zext i1 %4 to i8, !dbg !9935
  store i8 %5, ptr %0, align 1, !dbg !9935
  br label %bb6, !dbg !9935

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9935
  br label %bb6, !dbg !9935

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9936, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9936
  ret i1 %7, !dbg !9936
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h39775cc9b905ce59E"(ptr align 8 %self) unnamed_addr #0 !dbg !9937 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9939, metadata !DIExpression()), !dbg !9941
  br i1 false, label %bb2, label %bb1, !dbg !9941

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9941, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9941
  %1 = zext i1 %_5 to i8, !dbg !9941
  store i8 %1, ptr %_2, align 1, !dbg !9941
  br label %bb3, !dbg !9941

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9941
  br label %bb3, !dbg !9941

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9941, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9941
  br i1 %3, label %bb4, label %bb5, !dbg !9941

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9941, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !9941
  %4 = icmp eq i64 %_7, 32, !dbg !9941
  %5 = zext i1 %4 to i8, !dbg !9941
  store i8 %5, ptr %0, align 1, !dbg !9941
  br label %bb6, !dbg !9941

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9941
  br label %bb6, !dbg !9941

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9942, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9942
  ret i1 %7, !dbg !9942
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h33112cdb3bd186deE"(ptr align 8 %self) unnamed_addr #0 !dbg !9943 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9945, metadata !DIExpression()), !dbg !9947
  br i1 false, label %bb2, label %bb1, !dbg !9947

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9947, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9947
  %1 = zext i1 %_5 to i8, !dbg !9947
  store i8 %1, ptr %_2, align 1, !dbg !9947
  br label %bb3, !dbg !9947

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9947
  br label %bb3, !dbg !9947

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9947, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9947
  br i1 %3, label %bb4, label %bb5, !dbg !9947

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9947, !noundef !21
  %_7 = and i64 %_8, 128, !dbg !9947
  %4 = icmp eq i64 %_7, 128, !dbg !9947
  %5 = zext i1 %4 to i8, !dbg !9947
  store i8 %5, ptr %0, align 1, !dbg !9947
  br label %bb6, !dbg !9947

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9947
  br label %bb6, !dbg !9947

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9948, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9948
  ret i1 %7, !dbg !9948
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h427484ea5b693a69E"(ptr align 8 %self) unnamed_addr #0 !dbg !9949 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9951, metadata !DIExpression()), !dbg !9953
  br i1 false, label %bb2, label %bb1, !dbg !9953

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9953, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9953
  %1 = zext i1 %_5 to i8, !dbg !9953
  store i8 %1, ptr %_2, align 1, !dbg !9953
  br label %bb3, !dbg !9953

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9953
  br label %bb3, !dbg !9953

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9953, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9953
  br i1 %3, label %bb4, label %bb5, !dbg !9953

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9953, !noundef !21
  %_7 = and i64 %_8, 256, !dbg !9953
  %4 = icmp eq i64 %_7, 256, !dbg !9953
  %5 = zext i1 %4 to i8, !dbg !9953
  store i8 %5, ptr %0, align 1, !dbg !9953
  br label %bb6, !dbg !9953

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9953
  br label %bb6, !dbg !9953

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9954, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9954
  ret i1 %7, !dbg !9954
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17ha8208a6723e2d192E"(ptr align 8 %self) unnamed_addr #0 !dbg !9955 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9957, metadata !DIExpression()), !dbg !9959
  br i1 false, label %bb2, label %bb1, !dbg !9959

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9959, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9959
  %1 = zext i1 %_5 to i8, !dbg !9959
  store i8 %1, ptr %_2, align 1, !dbg !9959
  br label %bb3, !dbg !9959

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9959
  br label %bb3, !dbg !9959

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9959, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9959
  br i1 %3, label %bb4, label %bb5, !dbg !9959

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9959, !noundef !21
  %_7 = and i64 %_8, 512, !dbg !9959
  %4 = icmp eq i64 %_7, 512, !dbg !9959
  %5 = zext i1 %4 to i8, !dbg !9959
  store i8 %5, ptr %0, align 1, !dbg !9959
  br label %bb6, !dbg !9959

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9959
  br label %bb6, !dbg !9959

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9960, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9960
  ret i1 %7, !dbg !9960
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hd657db7ee31540bfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9961 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9963, metadata !DIExpression()), !dbg !9965
  br i1 false, label %bb2, label %bb1, !dbg !9965

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9965, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9965
  %1 = zext i1 %_5 to i8, !dbg !9965
  store i8 %1, ptr %_2, align 1, !dbg !9965
  br label %bb3, !dbg !9965

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9965
  br label %bb3, !dbg !9965

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9965, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9965
  br i1 %3, label %bb4, label %bb5, !dbg !9965

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9965, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !9965
  %4 = icmp eq i64 %_7, 2048, !dbg !9965
  %5 = zext i1 %4 to i8, !dbg !9965
  store i8 %5, ptr %0, align 1, !dbg !9965
  br label %bb6, !dbg !9965

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9965
  br label %bb6, !dbg !9965

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9966, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9966
  ret i1 %7, !dbg !9966
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h85ea2c0460311757E"(ptr align 8 %self) unnamed_addr #0 !dbg !9967 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9969, metadata !DIExpression()), !dbg !9971
  br i1 false, label %bb2, label %bb1, !dbg !9971

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9971, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !9971
  %1 = zext i1 %_5 to i8, !dbg !9971
  store i8 %1, ptr %_2, align 1, !dbg !9971
  br label %bb3, !dbg !9971

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9971
  br label %bb3, !dbg !9971

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9971, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !9971
  br i1 %3, label %bb4, label %bb5, !dbg !9971

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9971, !noundef !21
  %_7 = and i64 %_8, 8192, !dbg !9971
  %4 = icmp eq i64 %_7, 8192, !dbg !9971
  %5 = zext i1 %4 to i8, !dbg !9971
  store i8 %5, ptr %0, align 1, !dbg !9971
  br label %bb6, !dbg !9971

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9971
  br label %bb6, !dbg !9971

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9972, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !9972
  ret i1 %7, !dbg !9972
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h86168456908c029eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9973 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9979, metadata !DIExpression()), !dbg !9981
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9980, metadata !DIExpression()), !dbg !9981
  %_4 = load i8, ptr %self, align 1, !dbg !9981, !range !3183, !noundef !21
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9981

bb2:                                              ; preds = %start
  unreachable, !dbg !9981

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9981
  store ptr @alloc_313d8bbf74ab73e43c86e40d63f0a272, ptr %0, align 8, !dbg !9981
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9981
  store i64 20, ptr %1, align 8, !dbg !9981
  br label %bb6, !dbg !9982

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9981
  store ptr @alloc_f2d454b829913153a5819081b3682bc7, ptr %2, align 8, !dbg !9981
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9981
  store i64 10, ptr %3, align 8, !dbg !9981
  br label %bb6, !dbg !9982

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9981
  store ptr @alloc_12af9d2367133006951bb8451ee74c9f, ptr %4, align 8, !dbg !9981
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9981
  store i64 13, ptr %5, align 8, !dbg !9981
  br label %bb6, !dbg !9982

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9981
  store ptr @alloc_07796cbc38a891ed9cebb75e2c5679a8, ptr %6, align 8, !dbg !9981
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9981
  store i64 15, ptr %7, align 8, !dbg !9981
  br label %bb6, !dbg !9982

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9981
  %9 = load ptr, ptr %8, align 8, !dbg !9981, !nonnull !21, !align !1571, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9981
  %11 = load i64, ptr %10, align 8, !dbg !9981, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9981
  ret i1 %12, !dbg !9983
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h873e86351ecda4a3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9984 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9990, metadata !DIExpression()), !dbg !9992
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9991, metadata !DIExpression()), !dbg !9992
  %_4 = load i8, ptr %self, align 1, !dbg !9992, !range !3183, !noundef !21
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9992

bb2:                                              ; preds = %start
  unreachable, !dbg !9992

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9992
  store ptr @alloc_677ed602fede75cd9261793d21eb0813, ptr %0, align 8, !dbg !9992
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9992
  store i64 8, ptr %1, align 8, !dbg !9992
  br label %bb6, !dbg !9993

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9992
  store ptr @alloc_2f4fe2ba8be8857d8d709326c4649a1f, ptr %2, align 8, !dbg !9992
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9992
  store i64 8, ptr %3, align 8, !dbg !9992
  br label %bb6, !dbg !9993

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9992
  store ptr @alloc_65c64021bbb754f8522fbd95db167c02, ptr %4, align 8, !dbg !9992
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9992
  store i64 8, ptr %5, align 8, !dbg !9992
  br label %bb6, !dbg !9993

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9992
  store ptr @alloc_51f9aa5dcaa5b22d835103377a098edb, ptr %6, align 8, !dbg !9992
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9992
  store i64 8, ptr %7, align 8, !dbg !9992
  br label %bb6, !dbg !9993

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9992
  %9 = load ptr, ptr %8, align 8, !dbg !9992, !nonnull !21, !align !1571, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9992
  %11 = load i64, ptr %10, align 8, !dbg !9992, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9992
  ret i1 %12, !dbg !9994
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h3b9818de0ccedbb3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9995 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10000, metadata !DIExpression()), !dbg !10002
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10001, metadata !DIExpression()), !dbg !10002
  store ptr %self, ptr %_7, align 8, !dbg !10003
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h703fa4e7bc71fda1E(ptr align 8 %f, ptr align 1 @alloc_f6a9358950ec1349a43e73350c75bce0, i64 8, ptr align 1 @alloc_56410eb15c1a0c73cd1e25e985d77d4e, i64 4, ptr align 1 %_7, ptr align 8 @vtable.5) #8, !dbg !10002
  ret i1 %0, !dbg !10004
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e62ead0a7ce4168E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10005 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10012, metadata !DIExpression()), !dbg !10014
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10013, metadata !DIExpression()), !dbg !10014
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a85527125fb9d1b0c401051e6d1e7aa4, i64 3) #8, !dbg !10014
  ret i1 %0, !dbg !10015
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3e2418951a67736E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10016 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10027, metadata !DIExpression()), !dbg !10029
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10028, metadata !DIExpression()), !dbg !10029
  store ptr %self, ptr %_6, align 8, !dbg !10030
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_a0116388acdf2b3b6b694c0b90de7fff, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10029
  ret i1 %0, !dbg !10031
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h49299453a9a104adE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10039, metadata !DIExpression()), !dbg !10041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10040, metadata !DIExpression()), !dbg !10041
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_67f33833c579fa50bbf60f379fb4d60e, i64 4) #8, !dbg !10041
  ret i1 %0, !dbg !10042
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17haf7f87792cd463ebE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10043 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10050, metadata !DIExpression()), !dbg !10052
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10051, metadata !DIExpression()), !dbg !10052
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_cf30cdee6f4a4930774ceabe6622b7bd, i64 6) #8, !dbg !10052
  ret i1 %0, !dbg !10053
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hca4332483218c930E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10054 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10061, metadata !DIExpression()), !dbg !10063
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10062, metadata !DIExpression()), !dbg !10063
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_cfca1f07d92222b5c97bb5c0de9fcfbb, i64 6) #8, !dbg !10063
  ret i1 %0, !dbg !10064
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h973d23594c0b2a41E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10072, metadata !DIExpression()), !dbg !10074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10073, metadata !DIExpression()), !dbg !10074
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_783d816df70f5a5f1f4b396a80dd3305, i64 12) #8, !dbg !10074
  ret i1 %0, !dbg !10075
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hecd5dd43d03e85b0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10076 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10083, metadata !DIExpression()), !dbg !10085
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10084, metadata !DIExpression()), !dbg !10085
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_85c0d3064aec1b08ba3f573812e15308, i64 4) #8, !dbg !10085
  ret i1 %0, !dbg !10086
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h94577c5a995be5dbE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10087 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10094, metadata !DIExpression()), !dbg !10096
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10095, metadata !DIExpression()), !dbg !10096
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_932323223ca66329388a60fd4c0ccc09, i64 5) #8, !dbg !10096
  ret i1 %0, !dbg !10097
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h74e05a4337c20b69E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10098 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10105, metadata !DIExpression()), !dbg !10107
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10106, metadata !DIExpression()), !dbg !10107
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_77d19bb56f4f501426aae6adda6a93ba, i64 6) #8, !dbg !10107
  ret i1 %0, !dbg !10108
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h41c645999e3d0ed9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10109 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10116, metadata !DIExpression()), !dbg !10118
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10117, metadata !DIExpression()), !dbg !10118
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_32c9e06596222b572d2c0103be8f59b1, i64 4) #8, !dbg !10118
  ret i1 %0, !dbg !10119
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17he0b8ed97040bd16bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10120 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10127, metadata !DIExpression()), !dbg !10129
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10128, metadata !DIExpression()), !dbg !10129
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_345adc70ced25b29e518d09afb574f88, i64 4) #8, !dbg !10129
  ret i1 %0, !dbg !10130
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a8bb89b9340e3b4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10131 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10144, metadata !DIExpression()), !dbg !10226
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10146, metadata !DIExpression()), !dbg !10227
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10148, metadata !DIExpression()), !dbg !10228
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10150, metadata !DIExpression()), !dbg !10229
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10152, metadata !DIExpression()), !dbg !10230
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10154, metadata !DIExpression()), !dbg !10231
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10156, metadata !DIExpression()), !dbg !10232
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10158, metadata !DIExpression()), !dbg !10233
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10160, metadata !DIExpression()), !dbg !10234
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10162, metadata !DIExpression()), !dbg !10235
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10164, metadata !DIExpression()), !dbg !10236
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10166, metadata !DIExpression()), !dbg !10237
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10168, metadata !DIExpression()), !dbg !10238
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10170, metadata !DIExpression()), !dbg !10239
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10172, metadata !DIExpression()), !dbg !10240
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10174, metadata !DIExpression()), !dbg !10241
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10176, metadata !DIExpression()), !dbg !10242
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10178, metadata !DIExpression()), !dbg !10243
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10180, metadata !DIExpression()), !dbg !10244
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10182, metadata !DIExpression()), !dbg !10245
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10184, metadata !DIExpression()), !dbg !10246
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10186, metadata !DIExpression()), !dbg !10247
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10188, metadata !DIExpression()), !dbg !10248
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10190, metadata !DIExpression()), !dbg !10249
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10192, metadata !DIExpression()), !dbg !10250
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10194, metadata !DIExpression()), !dbg !10251
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10196, metadata !DIExpression()), !dbg !10252
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10198, metadata !DIExpression()), !dbg !10253
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10200, metadata !DIExpression()), !dbg !10254
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10202, metadata !DIExpression()), !dbg !10255
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10204, metadata !DIExpression()), !dbg !10256
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10206, metadata !DIExpression()), !dbg !10257
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10210, metadata !DIExpression()), !dbg !10258
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10212, metadata !DIExpression()), !dbg !10259
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10214, metadata !DIExpression()), !dbg !10260
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10216, metadata !DIExpression()), !dbg !10261
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10218, metadata !DIExpression()), !dbg !10262
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10220, metadata !DIExpression()), !dbg !10263
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10222, metadata !DIExpression()), !dbg !10264
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10224, metadata !DIExpression()), !dbg !10265
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10140, metadata !DIExpression()), !dbg !10266
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10141, metadata !DIExpression()), !dbg !10267
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10142, metadata !DIExpression()), !dbg !10268
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10208, metadata !DIExpression()), !dbg !10269
  store i8 1, ptr %first, align 1, !dbg !10270
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h5003830ae0cf9189E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_4, label %bb2, label %bb12, !dbg !10271

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_15 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h8331b3028aaa1922E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_15, label %bb14, label %bb23, !dbg !10271

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !10272
  %_5 = xor i1 %_6, true, !dbg !10273
  br i1 %_5, label %bb3, label %bb8, !dbg !10273

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !10275
  %3 = zext i1 %2 to i8, !dbg !10275
  store i8 %3, ptr %_11, align 1, !dbg !10275
  %4 = load i8, ptr %_11, align 1, !dbg !10275, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10275
  %_14 = zext i1 %5 to i64, !dbg !10275
  %6 = icmp eq i64 %_14, 0, !dbg !10275
  br i1 %6, label %bb12, label %bb11, !dbg !10275

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !10276
  %8 = zext i1 %7 to i8, !dbg !10276
  store i8 %8, ptr %_7, align 1, !dbg !10276
  %9 = load i8, ptr %_7, align 1, !dbg !10276, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10276
  %_10 = zext i1 %10 to i64, !dbg !10276
  %11 = icmp eq i64 %_10, 0, !dbg !10276
  br i1 %11, label %bb8, label %bb7, !dbg !10276

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10277
  %13 = zext i1 %12 to i8, !dbg !10277
  store i8 %13, ptr %0, align 1, !dbg !10277
  br label %bb111, !dbg !10277

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10278, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10278
  ret i1 %15, !dbg !10278

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10279
  %17 = zext i1 %16 to i8, !dbg !10279
  store i8 %17, ptr %0, align 1, !dbg !10279
  br label %bb111, !dbg !10279

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17ha3caae22015e32fcE"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_26, label %bb25, label %bb34, !dbg !10271

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !10272
  %_16 = xor i1 %_17, true, !dbg !10273
  br i1 %_16, label %bb15, label %bb19, !dbg !10273

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !10275
  %20 = zext i1 %19 to i8, !dbg !10275
  store i8 %20, ptr %_22, align 1, !dbg !10275
  %21 = load i8, ptr %_22, align 1, !dbg !10275, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10275
  %_25 = zext i1 %22 to i64, !dbg !10275
  %23 = icmp eq i64 %_25, 0, !dbg !10275
  br i1 %23, label %bb23, label %bb22, !dbg !10275

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !10276
  %25 = zext i1 %24 to i8, !dbg !10276
  store i8 %25, ptr %_18, align 1, !dbg !10276
  %26 = load i8, ptr %_18, align 1, !dbg !10276, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10276
  %_21 = zext i1 %27 to i64, !dbg !10276
  %28 = icmp eq i64 %_21, 0, !dbg !10276
  br i1 %28, label %bb19, label %bb18, !dbg !10276

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10280
  %30 = zext i1 %29 to i8, !dbg !10280
  store i8 %30, ptr %0, align 1, !dbg !10280
  br label %bb111, !dbg !10280

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10281
  %32 = zext i1 %31 to i8, !dbg !10281
  store i8 %32, ptr %0, align 1, !dbg !10281
  br label %bb111, !dbg !10281

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_37 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hcd3402143a797540E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_37, label %bb36, label %bb45, !dbg !10271

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !10272
  %_27 = xor i1 %_28, true, !dbg !10273
  br i1 %_27, label %bb26, label %bb30, !dbg !10273

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !10275
  %35 = zext i1 %34 to i8, !dbg !10275
  store i8 %35, ptr %_33, align 1, !dbg !10275
  %36 = load i8, ptr %_33, align 1, !dbg !10275, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10275
  %_36 = zext i1 %37 to i64, !dbg !10275
  %38 = icmp eq i64 %_36, 0, !dbg !10275
  br i1 %38, label %bb34, label %bb33, !dbg !10275

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !10276
  %40 = zext i1 %39 to i8, !dbg !10276
  store i8 %40, ptr %_29, align 1, !dbg !10276
  %41 = load i8, ptr %_29, align 1, !dbg !10276, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10276
  %_32 = zext i1 %42 to i64, !dbg !10276
  %43 = icmp eq i64 %_32, 0, !dbg !10276
  br i1 %43, label %bb30, label %bb29, !dbg !10276

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10282
  %45 = zext i1 %44 to i8, !dbg !10282
  store i8 %45, ptr %0, align 1, !dbg !10282
  br label %bb111, !dbg !10282

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10283
  %47 = zext i1 %46 to i8, !dbg !10283
  store i8 %47, ptr %0, align 1, !dbg !10283
  br label %bb111, !dbg !10283

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hec22a9a8c3c274d7E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_48, label %bb47, label %bb56, !dbg !10271

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !10272
  %_38 = xor i1 %_39, true, !dbg !10273
  br i1 %_38, label %bb37, label %bb41, !dbg !10273

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !10275
  %50 = zext i1 %49 to i8, !dbg !10275
  store i8 %50, ptr %_44, align 1, !dbg !10275
  %51 = load i8, ptr %_44, align 1, !dbg !10275, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10275
  %_47 = zext i1 %52 to i64, !dbg !10275
  %53 = icmp eq i64 %_47, 0, !dbg !10275
  br i1 %53, label %bb45, label %bb44, !dbg !10275

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !10276
  %55 = zext i1 %54 to i8, !dbg !10276
  store i8 %55, ptr %_40, align 1, !dbg !10276
  %56 = load i8, ptr %_40, align 1, !dbg !10276, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10276
  %_43 = zext i1 %57 to i64, !dbg !10276
  %58 = icmp eq i64 %_43, 0, !dbg !10276
  br i1 %58, label %bb41, label %bb40, !dbg !10276

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10284
  %60 = zext i1 %59 to i8, !dbg !10284
  store i8 %60, ptr %0, align 1, !dbg !10284
  br label %bb111, !dbg !10284

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10285
  %62 = zext i1 %61 to i8, !dbg !10285
  store i8 %62, ptr %0, align 1, !dbg !10285
  br label %bb111, !dbg !10285

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_59 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h8fbc1435206dd7abE"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_59, label %bb58, label %bb67, !dbg !10271

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !10272
  %_49 = xor i1 %_50, true, !dbg !10273
  br i1 %_49, label %bb48, label %bb52, !dbg !10273

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !10275
  %65 = zext i1 %64 to i8, !dbg !10275
  store i8 %65, ptr %_55, align 1, !dbg !10275
  %66 = load i8, ptr %_55, align 1, !dbg !10275, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10275
  %_58 = zext i1 %67 to i64, !dbg !10275
  %68 = icmp eq i64 %_58, 0, !dbg !10275
  br i1 %68, label %bb56, label %bb55, !dbg !10275

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !10276
  %70 = zext i1 %69 to i8, !dbg !10276
  store i8 %70, ptr %_51, align 1, !dbg !10276
  %71 = load i8, ptr %_51, align 1, !dbg !10276, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10276
  %_54 = zext i1 %72 to i64, !dbg !10276
  %73 = icmp eq i64 %_54, 0, !dbg !10276
  br i1 %73, label %bb52, label %bb51, !dbg !10276

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10286
  %75 = zext i1 %74 to i8, !dbg !10286
  store i8 %75, ptr %0, align 1, !dbg !10286
  br label %bb111, !dbg !10286

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10287
  %77 = zext i1 %76 to i8, !dbg !10287
  store i8 %77, ptr %0, align 1, !dbg !10287
  br label %bb111, !dbg !10287

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hfe29e40bbbec32f1E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_70, label %bb69, label %bb78, !dbg !10271

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !10272
  %_60 = xor i1 %_61, true, !dbg !10273
  br i1 %_60, label %bb59, label %bb63, !dbg !10273

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !10275
  %80 = zext i1 %79 to i8, !dbg !10275
  store i8 %80, ptr %_66, align 1, !dbg !10275
  %81 = load i8, ptr %_66, align 1, !dbg !10275, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10275
  %_69 = zext i1 %82 to i64, !dbg !10275
  %83 = icmp eq i64 %_69, 0, !dbg !10275
  br i1 %83, label %bb67, label %bb66, !dbg !10275

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !10276
  %85 = zext i1 %84 to i8, !dbg !10276
  store i8 %85, ptr %_62, align 1, !dbg !10276
  %86 = load i8, ptr %_62, align 1, !dbg !10276, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10276
  %_65 = zext i1 %87 to i64, !dbg !10276
  %88 = icmp eq i64 %_65, 0, !dbg !10276
  br i1 %88, label %bb63, label %bb62, !dbg !10276

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10288
  %90 = zext i1 %89 to i8, !dbg !10288
  store i8 %90, ptr %0, align 1, !dbg !10288
  br label %bb111, !dbg !10288

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10289
  %92 = zext i1 %91 to i8, !dbg !10289
  store i8 %92, ptr %0, align 1, !dbg !10289
  br label %bb111, !dbg !10289

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_81 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hf520fc02171270f9E"(ptr align 8 %self) #8, !dbg !10271
  br i1 %_81, label %bb80, label %bb89, !dbg !10271

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !10272
  %_71 = xor i1 %_72, true, !dbg !10273
  br i1 %_71, label %bb70, label %bb74, !dbg !10273

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !10275
  %95 = zext i1 %94 to i8, !dbg !10275
  store i8 %95, ptr %_77, align 1, !dbg !10275
  %96 = load i8, ptr %_77, align 1, !dbg !10275, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10275
  %_80 = zext i1 %97 to i64, !dbg !10275
  %98 = icmp eq i64 %_80, 0, !dbg !10275
  br i1 %98, label %bb78, label %bb77, !dbg !10275

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !10276
  %100 = zext i1 %99 to i8, !dbg !10276
  store i8 %100, ptr %_73, align 1, !dbg !10276
  %101 = load i8, ptr %_73, align 1, !dbg !10276, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10276
  %_76 = zext i1 %102 to i64, !dbg !10276
  %103 = icmp eq i64 %_76, 0, !dbg !10276
  br i1 %103, label %bb74, label %bb73, !dbg !10276

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10290
  %105 = zext i1 %104 to i8, !dbg !10290
  store i8 %105, ptr %0, align 1, !dbg !10290
  br label %bb111, !dbg !10290

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10291
  %107 = zext i1 %106 to i8, !dbg !10291
  store i8 %107, ptr %0, align 1, !dbg !10291
  br label %bb111, !dbg !10291

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10292, !noundef !21
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h42ba4a7566cbc1b3E() #8, !dbg !10293
  store i64 %108, ptr %_97, align 8, !dbg !10293
; call x86_64::registers::model_specific::EferFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h3c6a562a69553e12E(ptr align 8 %_97) #8, !dbg !10293
  %_94 = xor i64 %_95, -1, !dbg !10294
  %109 = and i64 %_93, %_94, !dbg !10292
  store i64 %109, ptr %extra_bits, align 8, !dbg !10292
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10295, !noundef !21
  %111 = icmp eq i64 %110, 0, !dbg !10295
  br i1 %111, label %bb105, label %bb92, !dbg !10295

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10272, !range !1596, !noundef !21
  %_83 = trunc i8 %112 to i1, !dbg !10272
  %_82 = xor i1 %_83, true, !dbg !10273
  br i1 %_82, label %bb81, label %bb85, !dbg !10273

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10274
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !10275
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !10275
  %114 = zext i1 %113 to i8, !dbg !10275
  store i8 %114, ptr %_88, align 1, !dbg !10275
  %115 = load i8, ptr %_88, align 1, !dbg !10275, !range !1596, !noundef !21
  %116 = trunc i8 %115 to i1, !dbg !10275
  %_91 = zext i1 %116 to i64, !dbg !10275
  %117 = icmp eq i64 %_91, 0, !dbg !10275
  br i1 %117, label %bb89, label %bb88, !dbg !10275

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !10276
  %119 = zext i1 %118 to i8, !dbg !10276
  store i8 %119, ptr %_84, align 1, !dbg !10276
  %120 = load i8, ptr %_84, align 1, !dbg !10276, !range !1596, !noundef !21
  %121 = trunc i8 %120 to i1, !dbg !10276
  %_87 = zext i1 %121 to i64, !dbg !10276
  %122 = icmp eq i64 %_87, 0, !dbg !10276
  br i1 %122, label %bb85, label %bb84, !dbg !10276

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10296
  %124 = zext i1 %123 to i8, !dbg !10296
  store i8 %124, ptr %0, align 1, !dbg !10296
  br label %bb111, !dbg !10296

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10297
  %126 = zext i1 %125 to i8, !dbg !10297
  store i8 %126, ptr %0, align 1, !dbg !10297
  br label %bb111, !dbg !10297

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10298, !range !1596, !noundef !21
  %_112 = trunc i8 %127 to i1, !dbg !10298
  br i1 %_112, label %bb106, label %bb110, !dbg !10298

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10299, !range !1596, !noundef !21
  %_99 = trunc i8 %128 to i1, !dbg !10299
  %_98 = xor i1 %_99, true, !dbg !10300
  br i1 %_98, label %bb93, label %bb97, !dbg !10300

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10301
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10302
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_105) #8, !dbg !10302
  %130 = zext i1 %129 to i8, !dbg !10302
  store i8 %130, ptr %_104, align 1, !dbg !10302
  %131 = load i8, ptr %_104, align 1, !dbg !10302, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !10302
  %_107 = zext i1 %132 to i64, !dbg !10302
  %133 = icmp eq i64 %_107, 0, !dbg !10302
  br i1 %133, label %bb100, label %bb101, !dbg !10302

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10303
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_101) #8, !dbg !10303
  %135 = zext i1 %134 to i8, !dbg !10303
  store i8 %135, ptr %_100, align 1, !dbg !10303
  %136 = load i8, ptr %_100, align 1, !dbg !10303, !range !1596, !noundef !21
  %137 = trunc i8 %136 to i1, !dbg !10303
  %_103 = zext i1 %137 to i64, !dbg !10303
  %138 = icmp eq i64 %_103, 0, !dbg !10303
  br i1 %138, label %bb97, label %bb96, !dbg !10303

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10304
  %140 = zext i1 %139 to i8, !dbg !10304
  store i8 %140, ptr %0, align 1, !dbg !10304
  br label %bb111, !dbg !10304

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10305
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_109) #8, !dbg !10305
  %142 = zext i1 %141 to i8, !dbg !10305
  store i8 %142, ptr %_108, align 1, !dbg !10305
  %143 = load i8, ptr %_108, align 1, !dbg !10305, !range !1596, !noundef !21
  %144 = trunc i8 %143 to i1, !dbg !10305
  %_111 = zext i1 %144 to i64, !dbg !10305
  %145 = icmp eq i64 %_111, 0, !dbg !10305
  br i1 %145, label %bb105, label %bb104, !dbg !10305

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10306
  %147 = zext i1 %146 to i8, !dbg !10306
  store i8 %147, ptr %0, align 1, !dbg !10306
  br label %bb111, !dbg !10306

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10307
  %149 = zext i1 %148 to i8, !dbg !10307
  store i8 %149, ptr %0, align 1, !dbg !10307
  br label %bb111, !dbg !10307

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10308
  br label %bb111, !dbg !10278

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10309
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_114) #8, !dbg !10309
  %151 = zext i1 %150 to i8, !dbg !10309
  store i8 %151, ptr %_113, align 1, !dbg !10309
  %152 = load i8, ptr %_113, align 1, !dbg !10309, !range !1596, !noundef !21
  %153 = trunc i8 %152 to i1, !dbg !10309
  %_116 = zext i1 %153 to i64, !dbg !10309
  %154 = icmp eq i64 %_116, 0, !dbg !10309
  br i1 %154, label %bb110, label %bb109, !dbg !10309

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10310
  %156 = zext i1 %155 to i8, !dbg !10310
  store i8 %156, ptr %0, align 1, !dbg !10310
  br label %bb111, !dbg !10310

bb6:                                              ; No predecessors!
  unreachable, !dbg !10276
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h875a4d03553a76a5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10311 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10314, metadata !DIExpression()), !dbg !10316
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10315, metadata !DIExpression()), !dbg !10317
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10318
  ret i1 %0, !dbg !10319
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd5e995906e3b80acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10320 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10323, metadata !DIExpression()), !dbg !10325
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10324, metadata !DIExpression()), !dbg !10326
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10327
  ret i1 %0, !dbg !10328
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4ecaa62028b141afE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10329 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10332, metadata !DIExpression()), !dbg !10334
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10333, metadata !DIExpression()), !dbg !10335
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10336
  ret i1 %0, !dbg !10337
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h63d9c244eaf40779E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10338 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10341, metadata !DIExpression()), !dbg !10343
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10342, metadata !DIExpression()), !dbg !10344
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10345
  ret i1 %0, !dbg !10346
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h42ba4a7566cbc1b3E() unnamed_addr #0 !dbg !10347 {
start:
  %0 = alloca i64, align 8
  store i64 64769, ptr %0, align 8, !dbg !10350
  %1 = load i64, ptr %0, align 8, !dbg !10351, !noundef !21
  ret i64 %1, !dbg !10351
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h3c6a562a69553e12E(ptr align 8 %self) unnamed_addr #0 !dbg !10352 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10356, metadata !DIExpression()), !dbg !10357
  %0 = load i64, ptr %self, align 8, !dbg !10358, !noundef !21
  ret i64 %0, !dbg !10359
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h5003830ae0cf9189E"(ptr align 8 %self) unnamed_addr #0 !dbg !10360 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10366, metadata !DIExpression()), !dbg !10368
  br i1 false, label %bb2, label %bb1, !dbg !10368

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10368, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10368
  %1 = zext i1 %_5 to i8, !dbg !10368
  store i8 %1, ptr %_2, align 1, !dbg !10368
  br label %bb3, !dbg !10368

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10368
  br label %bb3, !dbg !10368

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10368, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10368
  br i1 %3, label %bb4, label %bb5, !dbg !10368

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10368, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !10368
  %4 = icmp eq i64 %_7, 1, !dbg !10368
  %5 = zext i1 %4 to i8, !dbg !10368
  store i8 %5, ptr %0, align 1, !dbg !10368
  br label %bb6, !dbg !10368

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10368
  br label %bb6, !dbg !10368

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10369, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10369
  ret i1 %7, !dbg !10369
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h8331b3028aaa1922E"(ptr align 8 %self) unnamed_addr #0 !dbg !10370 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10372, metadata !DIExpression()), !dbg !10374
  br i1 false, label %bb2, label %bb1, !dbg !10374

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10374, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10374
  %1 = zext i1 %_5 to i8, !dbg !10374
  store i8 %1, ptr %_2, align 1, !dbg !10374
  br label %bb3, !dbg !10374

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10374
  br label %bb3, !dbg !10374

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10374, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10374
  br i1 %3, label %bb4, label %bb5, !dbg !10374

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10374, !noundef !21
  %_7 = and i64 %_8, 256, !dbg !10374
  %4 = icmp eq i64 %_7, 256, !dbg !10374
  %5 = zext i1 %4 to i8, !dbg !10374
  store i8 %5, ptr %0, align 1, !dbg !10374
  br label %bb6, !dbg !10374

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10374
  br label %bb6, !dbg !10374

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10375, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10375
  ret i1 %7, !dbg !10375
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17ha3caae22015e32fcE"(ptr align 8 %self) unnamed_addr #0 !dbg !10376 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10378, metadata !DIExpression()), !dbg !10380
  br i1 false, label %bb2, label %bb1, !dbg !10380

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10380, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10380
  %1 = zext i1 %_5 to i8, !dbg !10380
  store i8 %1, ptr %_2, align 1, !dbg !10380
  br label %bb3, !dbg !10380

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10380
  br label %bb3, !dbg !10380

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10380, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10380
  br i1 %3, label %bb4, label %bb5, !dbg !10380

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10380, !noundef !21
  %_7 = and i64 %_8, 1024, !dbg !10380
  %4 = icmp eq i64 %_7, 1024, !dbg !10380
  %5 = zext i1 %4 to i8, !dbg !10380
  store i8 %5, ptr %0, align 1, !dbg !10380
  br label %bb6, !dbg !10380

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10380
  br label %bb6, !dbg !10380

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10381, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10381
  ret i1 %7, !dbg !10381
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hcd3402143a797540E"(ptr align 8 %self) unnamed_addr #0 !dbg !10382 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10384, metadata !DIExpression()), !dbg !10386
  br i1 false, label %bb2, label %bb1, !dbg !10386

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10386, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10386
  %1 = zext i1 %_5 to i8, !dbg !10386
  store i8 %1, ptr %_2, align 1, !dbg !10386
  br label %bb3, !dbg !10386

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10386
  br label %bb3, !dbg !10386

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10386, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10386
  br i1 %3, label %bb4, label %bb5, !dbg !10386

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10386, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !10386
  %4 = icmp eq i64 %_7, 2048, !dbg !10386
  %5 = zext i1 %4 to i8, !dbg !10386
  store i8 %5, ptr %0, align 1, !dbg !10386
  br label %bb6, !dbg !10386

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10386
  br label %bb6, !dbg !10386

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10387, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10387
  ret i1 %7, !dbg !10387
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hec22a9a8c3c274d7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10388 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10390, metadata !DIExpression()), !dbg !10392
  br i1 false, label %bb2, label %bb1, !dbg !10392

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10392, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10392
  %1 = zext i1 %_5 to i8, !dbg !10392
  store i8 %1, ptr %_2, align 1, !dbg !10392
  br label %bb3, !dbg !10392

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10392
  br label %bb3, !dbg !10392

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10392, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10392
  br i1 %3, label %bb4, label %bb5, !dbg !10392

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10392, !noundef !21
  %_7 = and i64 %_8, 4096, !dbg !10392
  %4 = icmp eq i64 %_7, 4096, !dbg !10392
  %5 = zext i1 %4 to i8, !dbg !10392
  store i8 %5, ptr %0, align 1, !dbg !10392
  br label %bb6, !dbg !10392

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10392
  br label %bb6, !dbg !10392

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10393, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10393
  ret i1 %7, !dbg !10393
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h8fbc1435206dd7abE"(ptr align 8 %self) unnamed_addr #0 !dbg !10394 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10396, metadata !DIExpression()), !dbg !10398
  br i1 false, label %bb2, label %bb1, !dbg !10398

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10398, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10398
  %1 = zext i1 %_5 to i8, !dbg !10398
  store i8 %1, ptr %_2, align 1, !dbg !10398
  br label %bb3, !dbg !10398

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10398
  br label %bb3, !dbg !10398

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10398, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10398
  br i1 %3, label %bb4, label %bb5, !dbg !10398

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10398, !noundef !21
  %_7 = and i64 %_8, 8192, !dbg !10398
  %4 = icmp eq i64 %_7, 8192, !dbg !10398
  %5 = zext i1 %4 to i8, !dbg !10398
  store i8 %5, ptr %0, align 1, !dbg !10398
  br label %bb6, !dbg !10398

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10398
  br label %bb6, !dbg !10398

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10399, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10399
  ret i1 %7, !dbg !10399
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hfe29e40bbbec32f1E"(ptr align 8 %self) unnamed_addr #0 !dbg !10400 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10402, metadata !DIExpression()), !dbg !10404
  br i1 false, label %bb2, label %bb1, !dbg !10404

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10404, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10404
  %1 = zext i1 %_5 to i8, !dbg !10404
  store i8 %1, ptr %_2, align 1, !dbg !10404
  br label %bb3, !dbg !10404

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10404
  br label %bb3, !dbg !10404

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10404, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10404
  br i1 %3, label %bb4, label %bb5, !dbg !10404

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10404, !noundef !21
  %_7 = and i64 %_8, 16384, !dbg !10404
  %4 = icmp eq i64 %_7, 16384, !dbg !10404
  %5 = zext i1 %4 to i8, !dbg !10404
  store i8 %5, ptr %0, align 1, !dbg !10404
  br label %bb6, !dbg !10404

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10404
  br label %bb6, !dbg !10404

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10405, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10405
  ret i1 %7, !dbg !10405
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hf520fc02171270f9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10406 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10408, metadata !DIExpression()), !dbg !10410
  br i1 false, label %bb2, label %bb1, !dbg !10410

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10410, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10410
  %1 = zext i1 %_5 to i8, !dbg !10410
  store i8 %1, ptr %_2, align 1, !dbg !10410
  br label %bb3, !dbg !10410

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10410
  br label %bb3, !dbg !10410

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10410, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10410
  br i1 %3, label %bb4, label %bb5, !dbg !10410

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10410, !noundef !21
  %_7 = and i64 %_8, 32768, !dbg !10410
  %4 = icmp eq i64 %_7, 32768, !dbg !10410
  %5 = zext i1 %4 to i8, !dbg !10410
  store i8 %5, ptr %0, align 1, !dbg !10410
  br label %bb6, !dbg !10410

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10410
  br label %bb6, !dbg !10410

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10411, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10411
  ret i1 %7, !dbg !10411
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d7f7fd478a9ac17E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10412 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10425, metadata !DIExpression()), !dbg !10507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10427, metadata !DIExpression()), !dbg !10508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10429, metadata !DIExpression()), !dbg !10509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10431, metadata !DIExpression()), !dbg !10510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10433, metadata !DIExpression()), !dbg !10511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10435, metadata !DIExpression()), !dbg !10512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10437, metadata !DIExpression()), !dbg !10513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10439, metadata !DIExpression()), !dbg !10514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10441, metadata !DIExpression()), !dbg !10515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10443, metadata !DIExpression()), !dbg !10516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10445, metadata !DIExpression()), !dbg !10517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10447, metadata !DIExpression()), !dbg !10518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10449, metadata !DIExpression()), !dbg !10519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10451, metadata !DIExpression()), !dbg !10520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10453, metadata !DIExpression()), !dbg !10521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10455, metadata !DIExpression()), !dbg !10522
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10457, metadata !DIExpression()), !dbg !10523
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10459, metadata !DIExpression()), !dbg !10524
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10461, metadata !DIExpression()), !dbg !10525
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10463, metadata !DIExpression()), !dbg !10526
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10465, metadata !DIExpression()), !dbg !10527
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10467, metadata !DIExpression()), !dbg !10528
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10469, metadata !DIExpression()), !dbg !10529
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10471, metadata !DIExpression()), !dbg !10530
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10473, metadata !DIExpression()), !dbg !10531
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10475, metadata !DIExpression()), !dbg !10532
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10477, metadata !DIExpression()), !dbg !10533
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10479, metadata !DIExpression()), !dbg !10534
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10481, metadata !DIExpression()), !dbg !10535
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10483, metadata !DIExpression()), !dbg !10536
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10485, metadata !DIExpression()), !dbg !10537
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10487, metadata !DIExpression()), !dbg !10538
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10491, metadata !DIExpression()), !dbg !10539
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10493, metadata !DIExpression()), !dbg !10540
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10495, metadata !DIExpression()), !dbg !10541
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10497, metadata !DIExpression()), !dbg !10542
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10499, metadata !DIExpression()), !dbg !10543
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10501, metadata !DIExpression()), !dbg !10544
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10503, metadata !DIExpression()), !dbg !10545
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10505, metadata !DIExpression()), !dbg !10546
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10421, metadata !DIExpression()), !dbg !10547
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10422, metadata !DIExpression()), !dbg !10548
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10423, metadata !DIExpression()), !dbg !10549
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10489, metadata !DIExpression()), !dbg !10550
  store i8 1, ptr %first, align 1, !dbg !10551
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07ed16445496a863E"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_4, label %bb2, label %bb12, !dbg !10552

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h9a0f6ff060589550E"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_15, label %bb14, label %bb23, !dbg !10552

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !10553
  %_5 = xor i1 %_6, true, !dbg !10554
  br i1 %_5, label %bb3, label %bb8, !dbg !10554

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !10556
  %3 = zext i1 %2 to i8, !dbg !10556
  store i8 %3, ptr %_11, align 1, !dbg !10556
  %4 = load i8, ptr %_11, align 1, !dbg !10556, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10556
  %_14 = zext i1 %5 to i64, !dbg !10556
  %6 = icmp eq i64 %_14, 0, !dbg !10556
  br i1 %6, label %bb12, label %bb11, !dbg !10556

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !10557
  %8 = zext i1 %7 to i8, !dbg !10557
  store i8 %8, ptr %_7, align 1, !dbg !10557
  %9 = load i8, ptr %_7, align 1, !dbg !10557, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10557
  %_10 = zext i1 %10 to i64, !dbg !10557
  %11 = icmp eq i64 %_10, 0, !dbg !10557
  br i1 %11, label %bb8, label %bb7, !dbg !10557

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10558
  %13 = zext i1 %12 to i8, !dbg !10558
  store i8 %13, ptr %0, align 1, !dbg !10558
  br label %bb111, !dbg !10558

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10559, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10559
  ret i1 %15, !dbg !10559

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10560
  %17 = zext i1 %16 to i8, !dbg !10560
  store i8 %17, ptr %0, align 1, !dbg !10560
  br label %bb111, !dbg !10560

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h7a2c88d5dee96e04E"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_26, label %bb25, label %bb34, !dbg !10552

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !10553
  %_16 = xor i1 %_17, true, !dbg !10554
  br i1 %_16, label %bb15, label %bb19, !dbg !10554

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !10556
  %20 = zext i1 %19 to i8, !dbg !10556
  store i8 %20, ptr %_22, align 1, !dbg !10556
  %21 = load i8, ptr %_22, align 1, !dbg !10556, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10556
  %_25 = zext i1 %22 to i64, !dbg !10556
  %23 = icmp eq i64 %_25, 0, !dbg !10556
  br i1 %23, label %bb23, label %bb22, !dbg !10556

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !10557
  %25 = zext i1 %24 to i8, !dbg !10557
  store i8 %25, ptr %_18, align 1, !dbg !10557
  %26 = load i8, ptr %_18, align 1, !dbg !10557, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10557
  %_21 = zext i1 %27 to i64, !dbg !10557
  %28 = icmp eq i64 %_21, 0, !dbg !10557
  br i1 %28, label %bb19, label %bb18, !dbg !10557

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10561
  %30 = zext i1 %29 to i8, !dbg !10561
  store i8 %30, ptr %0, align 1, !dbg !10561
  br label %bb111, !dbg !10561

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10562
  %32 = zext i1 %31 to i8, !dbg !10562
  store i8 %32, ptr %0, align 1, !dbg !10562
  br label %bb111, !dbg !10562

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h31c611aa83bb339dE"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_37, label %bb36, label %bb45, !dbg !10552

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !10553
  %_27 = xor i1 %_28, true, !dbg !10554
  br i1 %_27, label %bb26, label %bb30, !dbg !10554

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !10556
  %35 = zext i1 %34 to i8, !dbg !10556
  store i8 %35, ptr %_33, align 1, !dbg !10556
  %36 = load i8, ptr %_33, align 1, !dbg !10556, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10556
  %_36 = zext i1 %37 to i64, !dbg !10556
  %38 = icmp eq i64 %_36, 0, !dbg !10556
  br i1 %38, label %bb34, label %bb33, !dbg !10556

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !10557
  %40 = zext i1 %39 to i8, !dbg !10557
  store i8 %40, ptr %_29, align 1, !dbg !10557
  %41 = load i8, ptr %_29, align 1, !dbg !10557, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10557
  %_32 = zext i1 %42 to i64, !dbg !10557
  %43 = icmp eq i64 %_32, 0, !dbg !10557
  br i1 %43, label %bb30, label %bb29, !dbg !10557

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10563
  %45 = zext i1 %44 to i8, !dbg !10563
  store i8 %45, ptr %0, align 1, !dbg !10563
  br label %bb111, !dbg !10563

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10564
  %47 = zext i1 %46 to i8, !dbg !10564
  store i8 %47, ptr %0, align 1, !dbg !10564
  br label %bb111, !dbg !10564

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17ha1d2362fb6d0b826E"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_48, label %bb47, label %bb56, !dbg !10552

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !10553
  %_38 = xor i1 %_39, true, !dbg !10554
  br i1 %_38, label %bb37, label %bb41, !dbg !10554

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !10556
  %50 = zext i1 %49 to i8, !dbg !10556
  store i8 %50, ptr %_44, align 1, !dbg !10556
  %51 = load i8, ptr %_44, align 1, !dbg !10556, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10556
  %_47 = zext i1 %52 to i64, !dbg !10556
  %53 = icmp eq i64 %_47, 0, !dbg !10556
  br i1 %53, label %bb45, label %bb44, !dbg !10556

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !10557
  %55 = zext i1 %54 to i8, !dbg !10557
  store i8 %55, ptr %_40, align 1, !dbg !10557
  %56 = load i8, ptr %_40, align 1, !dbg !10557, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10557
  %_43 = zext i1 %57 to i64, !dbg !10557
  %58 = icmp eq i64 %_43, 0, !dbg !10557
  br i1 %58, label %bb41, label %bb40, !dbg !10557

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10565
  %60 = zext i1 %59 to i8, !dbg !10565
  store i8 %60, ptr %0, align 1, !dbg !10565
  br label %bb111, !dbg !10565

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10566
  %62 = zext i1 %61 to i8, !dbg !10566
  store i8 %62, ptr %0, align 1, !dbg !10566
  br label %bb111, !dbg !10566

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hfd62ad73c662d74fE"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_59, label %bb58, label %bb67, !dbg !10552

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !10553
  %_49 = xor i1 %_50, true, !dbg !10554
  br i1 %_49, label %bb48, label %bb52, !dbg !10554

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !10556
  %65 = zext i1 %64 to i8, !dbg !10556
  store i8 %65, ptr %_55, align 1, !dbg !10556
  %66 = load i8, ptr %_55, align 1, !dbg !10556, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10556
  %_58 = zext i1 %67 to i64, !dbg !10556
  %68 = icmp eq i64 %_58, 0, !dbg !10556
  br i1 %68, label %bb56, label %bb55, !dbg !10556

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !10557
  %70 = zext i1 %69 to i8, !dbg !10557
  store i8 %70, ptr %_51, align 1, !dbg !10557
  %71 = load i8, ptr %_51, align 1, !dbg !10557, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10557
  %_54 = zext i1 %72 to i64, !dbg !10557
  %73 = icmp eq i64 %_54, 0, !dbg !10557
  br i1 %73, label %bb52, label %bb51, !dbg !10557

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10567
  %75 = zext i1 %74 to i8, !dbg !10567
  store i8 %75, ptr %0, align 1, !dbg !10567
  br label %bb111, !dbg !10567

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10568
  %77 = zext i1 %76 to i8, !dbg !10568
  store i8 %77, ptr %0, align 1, !dbg !10568
  br label %bb111, !dbg !10568

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h44660f5a8007288fE"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_70, label %bb69, label %bb78, !dbg !10552

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !10553
  %_60 = xor i1 %_61, true, !dbg !10554
  br i1 %_60, label %bb59, label %bb63, !dbg !10554

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !10556
  %80 = zext i1 %79 to i8, !dbg !10556
  store i8 %80, ptr %_66, align 1, !dbg !10556
  %81 = load i8, ptr %_66, align 1, !dbg !10556, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10556
  %_69 = zext i1 %82 to i64, !dbg !10556
  %83 = icmp eq i64 %_69, 0, !dbg !10556
  br i1 %83, label %bb67, label %bb66, !dbg !10556

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !10557
  %85 = zext i1 %84 to i8, !dbg !10557
  store i8 %85, ptr %_62, align 1, !dbg !10557
  %86 = load i8, ptr %_62, align 1, !dbg !10557, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10557
  %_65 = zext i1 %87 to i64, !dbg !10557
  %88 = icmp eq i64 %_65, 0, !dbg !10557
  br i1 %88, label %bb63, label %bb62, !dbg !10557

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10569
  %90 = zext i1 %89 to i8, !dbg !10569
  store i8 %90, ptr %0, align 1, !dbg !10569
  br label %bb111, !dbg !10569

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10570
  %92 = zext i1 %91 to i8, !dbg !10570
  store i8 %92, ptr %0, align 1, !dbg !10570
  br label %bb111, !dbg !10570

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h5a96df3b7f9f2830E"(ptr align 8 %self) #8, !dbg !10552
  br i1 %_81, label %bb80, label %bb89, !dbg !10552

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !10553
  %_71 = xor i1 %_72, true, !dbg !10554
  br i1 %_71, label %bb70, label %bb74, !dbg !10554

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !10556
  %95 = zext i1 %94 to i8, !dbg !10556
  store i8 %95, ptr %_77, align 1, !dbg !10556
  %96 = load i8, ptr %_77, align 1, !dbg !10556, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10556
  %_80 = zext i1 %97 to i64, !dbg !10556
  %98 = icmp eq i64 %_80, 0, !dbg !10556
  br i1 %98, label %bb78, label %bb77, !dbg !10556

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !10557
  %100 = zext i1 %99 to i8, !dbg !10557
  store i8 %100, ptr %_73, align 1, !dbg !10557
  %101 = load i8, ptr %_73, align 1, !dbg !10557, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10557
  %_76 = zext i1 %102 to i64, !dbg !10557
  %103 = icmp eq i64 %_76, 0, !dbg !10557
  br i1 %103, label %bb74, label %bb73, !dbg !10557

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10571
  %105 = zext i1 %104 to i8, !dbg !10571
  store i8 %105, ptr %0, align 1, !dbg !10571
  br label %bb111, !dbg !10571

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10572
  %107 = zext i1 %106 to i8, !dbg !10572
  store i8 %107, ptr %0, align 1, !dbg !10572
  br label %bb111, !dbg !10572

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10573, !noundef !21
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h3ad4c148c101a9caE() #8, !dbg !10574
  store i64 %108, ptr %_97, align 8, !dbg !10574
; call x86_64::registers::model_specific::CetFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h013c0490718cbb4dE(ptr align 8 %_97) #8, !dbg !10574
  %_94 = xor i64 %_95, -1, !dbg !10575
  %109 = and i64 %_93, %_94, !dbg !10573
  store i64 %109, ptr %extra_bits, align 8, !dbg !10573
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10576, !noundef !21
  %111 = icmp eq i64 %110, 0, !dbg !10576
  br i1 %111, label %bb105, label %bb92, !dbg !10576

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10553, !range !1596, !noundef !21
  %_83 = trunc i8 %112 to i1, !dbg !10553
  %_82 = xor i1 %_83, true, !dbg !10554
  br i1 %_82, label %bb81, label %bb85, !dbg !10554

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10555
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !10556
  %114 = zext i1 %113 to i8, !dbg !10556
  store i8 %114, ptr %_88, align 1, !dbg !10556
  %115 = load i8, ptr %_88, align 1, !dbg !10556, !range !1596, !noundef !21
  %116 = trunc i8 %115 to i1, !dbg !10556
  %_91 = zext i1 %116 to i64, !dbg !10556
  %117 = icmp eq i64 %_91, 0, !dbg !10556
  br i1 %117, label %bb89, label %bb88, !dbg !10556

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10557
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !10557
  %119 = zext i1 %118 to i8, !dbg !10557
  store i8 %119, ptr %_84, align 1, !dbg !10557
  %120 = load i8, ptr %_84, align 1, !dbg !10557, !range !1596, !noundef !21
  %121 = trunc i8 %120 to i1, !dbg !10557
  %_87 = zext i1 %121 to i64, !dbg !10557
  %122 = icmp eq i64 %_87, 0, !dbg !10557
  br i1 %122, label %bb85, label %bb84, !dbg !10557

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10577
  %124 = zext i1 %123 to i8, !dbg !10577
  store i8 %124, ptr %0, align 1, !dbg !10577
  br label %bb111, !dbg !10577

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10578
  %126 = zext i1 %125 to i8, !dbg !10578
  store i8 %126, ptr %0, align 1, !dbg !10578
  br label %bb111, !dbg !10578

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10579, !range !1596, !noundef !21
  %_112 = trunc i8 %127 to i1, !dbg !10579
  br i1 %_112, label %bb106, label %bb110, !dbg !10579

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10580, !range !1596, !noundef !21
  %_99 = trunc i8 %128 to i1, !dbg !10580
  %_98 = xor i1 %_99, true, !dbg !10581
  br i1 %_98, label %bb93, label %bb97, !dbg !10581

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10582
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10583
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_105) #8, !dbg !10583
  %130 = zext i1 %129 to i8, !dbg !10583
  store i8 %130, ptr %_104, align 1, !dbg !10583
  %131 = load i8, ptr %_104, align 1, !dbg !10583, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !10583
  %_107 = zext i1 %132 to i64, !dbg !10583
  %133 = icmp eq i64 %_107, 0, !dbg !10583
  br i1 %133, label %bb100, label %bb101, !dbg !10583

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10584
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_101) #8, !dbg !10584
  %135 = zext i1 %134 to i8, !dbg !10584
  store i8 %135, ptr %_100, align 1, !dbg !10584
  %136 = load i8, ptr %_100, align 1, !dbg !10584, !range !1596, !noundef !21
  %137 = trunc i8 %136 to i1, !dbg !10584
  %_103 = zext i1 %137 to i64, !dbg !10584
  %138 = icmp eq i64 %_103, 0, !dbg !10584
  br i1 %138, label %bb97, label %bb96, !dbg !10584

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10585
  %140 = zext i1 %139 to i8, !dbg !10585
  store i8 %140, ptr %0, align 1, !dbg !10585
  br label %bb111, !dbg !10585

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_109) #8, !dbg !10586
  %142 = zext i1 %141 to i8, !dbg !10586
  store i8 %142, ptr %_108, align 1, !dbg !10586
  %143 = load i8, ptr %_108, align 1, !dbg !10586, !range !1596, !noundef !21
  %144 = trunc i8 %143 to i1, !dbg !10586
  %_111 = zext i1 %144 to i64, !dbg !10586
  %145 = icmp eq i64 %_111, 0, !dbg !10586
  br i1 %145, label %bb105, label %bb104, !dbg !10586

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10587
  %147 = zext i1 %146 to i8, !dbg !10587
  store i8 %147, ptr %0, align 1, !dbg !10587
  br label %bb111, !dbg !10587

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10588
  %149 = zext i1 %148 to i8, !dbg !10588
  store i8 %149, ptr %0, align 1, !dbg !10588
  br label %bb111, !dbg !10588

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10589
  br label %bb111, !dbg !10559

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10590
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_114) #8, !dbg !10590
  %151 = zext i1 %150 to i8, !dbg !10590
  store i8 %151, ptr %_113, align 1, !dbg !10590
  %152 = load i8, ptr %_113, align 1, !dbg !10590, !range !1596, !noundef !21
  %153 = trunc i8 %152 to i1, !dbg !10590
  %_116 = zext i1 %153 to i64, !dbg !10590
  %154 = icmp eq i64 %_116, 0, !dbg !10590
  br i1 %154, label %bb110, label %bb109, !dbg !10590

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10591
  %156 = zext i1 %155 to i8, !dbg !10591
  store i8 %156, ptr %0, align 1, !dbg !10591
  br label %bb111, !dbg !10591

bb6:                                              ; No predecessors!
  unreachable, !dbg !10557
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h64c618b58dcddd69E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10592 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10595, metadata !DIExpression()), !dbg !10597
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10596, metadata !DIExpression()), !dbg !10598
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10599
  ret i1 %0, !dbg !10600
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h6ee3717b60ebd4c2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10601 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10604, metadata !DIExpression()), !dbg !10606
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10605, metadata !DIExpression()), !dbg !10607
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10608
  ret i1 %0, !dbg !10609
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8a7011081cf54ff6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10610 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10613, metadata !DIExpression()), !dbg !10615
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10614, metadata !DIExpression()), !dbg !10616
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10617
  ret i1 %0, !dbg !10618
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7e5e7ecc1cc69e46E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10619 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10622, metadata !DIExpression()), !dbg !10624
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10623, metadata !DIExpression()), !dbg !10625
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10626
  ret i1 %0, !dbg !10627
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h3ad4c148c101a9caE() unnamed_addr #0 !dbg !10628 {
start:
  %0 = alloca i64, align 8
  store i64 3135, ptr %0, align 8, !dbg !10631
  %1 = load i64, ptr %0, align 8, !dbg !10632, !noundef !21
  ret i64 %1, !dbg !10632
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h013c0490718cbb4dE(ptr align 8 %self) unnamed_addr #0 !dbg !10633 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10637, metadata !DIExpression()), !dbg !10638
  %0 = load i64, ptr %self, align 8, !dbg !10639, !noundef !21
  ret i64 %0, !dbg !10640
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07ed16445496a863E"(ptr align 8 %self) unnamed_addr #0 !dbg !10641 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10647, metadata !DIExpression()), !dbg !10649
  br i1 false, label %bb2, label %bb1, !dbg !10649

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10649, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10649
  %1 = zext i1 %_5 to i8, !dbg !10649
  store i8 %1, ptr %_2, align 1, !dbg !10649
  br label %bb3, !dbg !10649

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10649
  br label %bb3, !dbg !10649

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10649, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10649
  br i1 %3, label %bb4, label %bb5, !dbg !10649

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10649, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !10649
  %4 = icmp eq i64 %_7, 1, !dbg !10649
  %5 = zext i1 %4 to i8, !dbg !10649
  store i8 %5, ptr %0, align 1, !dbg !10649
  br label %bb6, !dbg !10649

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10649
  br label %bb6, !dbg !10649

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10650, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10650
  ret i1 %7, !dbg !10650
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h9a0f6ff060589550E"(ptr align 8 %self) unnamed_addr #0 !dbg !10651 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10653, metadata !DIExpression()), !dbg !10655
  br i1 false, label %bb2, label %bb1, !dbg !10655

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10655, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10655
  %1 = zext i1 %_5 to i8, !dbg !10655
  store i8 %1, ptr %_2, align 1, !dbg !10655
  br label %bb3, !dbg !10655

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10655
  br label %bb3, !dbg !10655

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10655, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10655
  br i1 %3, label %bb4, label %bb5, !dbg !10655

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10655, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !10655
  %4 = icmp eq i64 %_7, 2, !dbg !10655
  %5 = zext i1 %4 to i8, !dbg !10655
  store i8 %5, ptr %0, align 1, !dbg !10655
  br label %bb6, !dbg !10655

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10655
  br label %bb6, !dbg !10655

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10656, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10656
  ret i1 %7, !dbg !10656
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h7a2c88d5dee96e04E"(ptr align 8 %self) unnamed_addr #0 !dbg !10657 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10659, metadata !DIExpression()), !dbg !10661
  br i1 false, label %bb2, label %bb1, !dbg !10661

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10661, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10661
  %1 = zext i1 %_5 to i8, !dbg !10661
  store i8 %1, ptr %_2, align 1, !dbg !10661
  br label %bb3, !dbg !10661

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10661
  br label %bb3, !dbg !10661

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10661, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10661
  br i1 %3, label %bb4, label %bb5, !dbg !10661

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10661, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !10661
  %4 = icmp eq i64 %_7, 4, !dbg !10661
  %5 = zext i1 %4 to i8, !dbg !10661
  store i8 %5, ptr %0, align 1, !dbg !10661
  br label %bb6, !dbg !10661

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10661
  br label %bb6, !dbg !10661

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10662, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10662
  ret i1 %7, !dbg !10662
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h31c611aa83bb339dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10663 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10665, metadata !DIExpression()), !dbg !10667
  br i1 false, label %bb2, label %bb1, !dbg !10667

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10667, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10667
  %1 = zext i1 %_5 to i8, !dbg !10667
  store i8 %1, ptr %_2, align 1, !dbg !10667
  br label %bb3, !dbg !10667

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10667
  br label %bb3, !dbg !10667

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10667, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10667
  br i1 %3, label %bb4, label %bb5, !dbg !10667

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10667, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !10667
  %4 = icmp eq i64 %_7, 8, !dbg !10667
  %5 = zext i1 %4 to i8, !dbg !10667
  store i8 %5, ptr %0, align 1, !dbg !10667
  br label %bb6, !dbg !10667

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10667
  br label %bb6, !dbg !10667

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10668, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10668
  ret i1 %7, !dbg !10668
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17ha1d2362fb6d0b826E"(ptr align 8 %self) unnamed_addr #0 !dbg !10669 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10671, metadata !DIExpression()), !dbg !10673
  br i1 false, label %bb2, label %bb1, !dbg !10673

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10673, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10673
  %1 = zext i1 %_5 to i8, !dbg !10673
  store i8 %1, ptr %_2, align 1, !dbg !10673
  br label %bb3, !dbg !10673

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10673
  br label %bb3, !dbg !10673

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10673, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10673
  br i1 %3, label %bb4, label %bb5, !dbg !10673

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10673, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !10673
  %4 = icmp eq i64 %_7, 16, !dbg !10673
  %5 = zext i1 %4 to i8, !dbg !10673
  store i8 %5, ptr %0, align 1, !dbg !10673
  br label %bb6, !dbg !10673

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10673
  br label %bb6, !dbg !10673

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10674, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10674
  ret i1 %7, !dbg !10674
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hfd62ad73c662d74fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10675 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10677, metadata !DIExpression()), !dbg !10679
  br i1 false, label %bb2, label %bb1, !dbg !10679

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10679, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10679
  %1 = zext i1 %_5 to i8, !dbg !10679
  store i8 %1, ptr %_2, align 1, !dbg !10679
  br label %bb3, !dbg !10679

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10679
  br label %bb3, !dbg !10679

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10679, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10679
  br i1 %3, label %bb4, label %bb5, !dbg !10679

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10679, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !10679
  %4 = icmp eq i64 %_7, 32, !dbg !10679
  %5 = zext i1 %4 to i8, !dbg !10679
  store i8 %5, ptr %0, align 1, !dbg !10679
  br label %bb6, !dbg !10679

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10679
  br label %bb6, !dbg !10679

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10680, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10680
  ret i1 %7, !dbg !10680
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h44660f5a8007288fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10681 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10683, metadata !DIExpression()), !dbg !10685
  br i1 false, label %bb2, label %bb1, !dbg !10685

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10685, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10685
  %1 = zext i1 %_5 to i8, !dbg !10685
  store i8 %1, ptr %_2, align 1, !dbg !10685
  br label %bb3, !dbg !10685

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10685
  br label %bb3, !dbg !10685

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10685, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10685
  br i1 %3, label %bb4, label %bb5, !dbg !10685

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10685, !noundef !21
  %_7 = and i64 %_8, 1024, !dbg !10685
  %4 = icmp eq i64 %_7, 1024, !dbg !10685
  %5 = zext i1 %4 to i8, !dbg !10685
  store i8 %5, ptr %0, align 1, !dbg !10685
  br label %bb6, !dbg !10685

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10685
  br label %bb6, !dbg !10685

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10686, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10686
  ret i1 %7, !dbg !10686
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h5a96df3b7f9f2830E"(ptr align 8 %self) unnamed_addr #0 !dbg !10687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10689, metadata !DIExpression()), !dbg !10691
  br i1 false, label %bb2, label %bb1, !dbg !10691

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10691, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !10691
  %1 = zext i1 %_5 to i8, !dbg !10691
  store i8 %1, ptr %_2, align 1, !dbg !10691
  br label %bb3, !dbg !10691

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10691
  br label %bb3, !dbg !10691

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10691, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !10691
  br i1 %3, label %bb4, label %bb5, !dbg !10691

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10691, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !10691
  %4 = icmp eq i64 %_7, 2048, !dbg !10691
  %5 = zext i1 %4 to i8, !dbg !10691
  store i8 %5, ptr %0, align 1, !dbg !10691
  br label %bb6, !dbg !10691

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10691
  br label %bb6, !dbg !10691

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10692, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !10692
  ret i1 %7, !dbg !10692
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h5bb54b5785c7c2abE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10693 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_212 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_203 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10707, metadata !DIExpression()), !dbg !10861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10709, metadata !DIExpression()), !dbg !10862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10711, metadata !DIExpression()), !dbg !10863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10713, metadata !DIExpression()), !dbg !10864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10715, metadata !DIExpression()), !dbg !10865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10717, metadata !DIExpression()), !dbg !10866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10719, metadata !DIExpression()), !dbg !10867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10721, metadata !DIExpression()), !dbg !10868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10723, metadata !DIExpression()), !dbg !10869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10725, metadata !DIExpression()), !dbg !10870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10727, metadata !DIExpression()), !dbg !10871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10729, metadata !DIExpression()), !dbg !10872
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10731, metadata !DIExpression()), !dbg !10873
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10733, metadata !DIExpression()), !dbg !10874
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10735, metadata !DIExpression()), !dbg !10875
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10737, metadata !DIExpression()), !dbg !10876
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10739, metadata !DIExpression()), !dbg !10877
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10741, metadata !DIExpression()), !dbg !10878
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10743, metadata !DIExpression()), !dbg !10879
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10745, metadata !DIExpression()), !dbg !10880
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10747, metadata !DIExpression()), !dbg !10881
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10749, metadata !DIExpression()), !dbg !10882
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10751, metadata !DIExpression()), !dbg !10883
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10753, metadata !DIExpression()), !dbg !10884
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10755, metadata !DIExpression()), !dbg !10885
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10757, metadata !DIExpression()), !dbg !10886
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10759, metadata !DIExpression()), !dbg !10887
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10761, metadata !DIExpression()), !dbg !10888
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10763, metadata !DIExpression()), !dbg !10889
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10765, metadata !DIExpression()), !dbg !10890
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10767, metadata !DIExpression()), !dbg !10891
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10769, metadata !DIExpression()), !dbg !10892
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10771, metadata !DIExpression()), !dbg !10893
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10773, metadata !DIExpression()), !dbg !10894
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10775, metadata !DIExpression()), !dbg !10895
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10777, metadata !DIExpression()), !dbg !10896
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10779, metadata !DIExpression()), !dbg !10897
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10781, metadata !DIExpression()), !dbg !10898
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10783, metadata !DIExpression()), !dbg !10899
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10785, metadata !DIExpression()), !dbg !10900
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10787, metadata !DIExpression()), !dbg !10901
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10789, metadata !DIExpression()), !dbg !10902
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10791, metadata !DIExpression()), !dbg !10903
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10793, metadata !DIExpression()), !dbg !10904
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10795, metadata !DIExpression()), !dbg !10905
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10797, metadata !DIExpression()), !dbg !10906
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10799, metadata !DIExpression()), !dbg !10907
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10801, metadata !DIExpression()), !dbg !10908
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10803, metadata !DIExpression()), !dbg !10909
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10805, metadata !DIExpression()), !dbg !10910
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10807, metadata !DIExpression()), !dbg !10911
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10809, metadata !DIExpression()), !dbg !10912
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10811, metadata !DIExpression()), !dbg !10913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10813, metadata !DIExpression()), !dbg !10914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10815, metadata !DIExpression()), !dbg !10915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10817, metadata !DIExpression()), !dbg !10916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10819, metadata !DIExpression()), !dbg !10917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10821, metadata !DIExpression()), !dbg !10918
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10823, metadata !DIExpression()), !dbg !10919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10825, metadata !DIExpression()), !dbg !10920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10827, metadata !DIExpression()), !dbg !10921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10829, metadata !DIExpression()), !dbg !10922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10831, metadata !DIExpression()), !dbg !10923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10833, metadata !DIExpression()), !dbg !10924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10835, metadata !DIExpression()), !dbg !10925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10837, metadata !DIExpression()), !dbg !10926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10839, metadata !DIExpression()), !dbg !10927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10841, metadata !DIExpression()), !dbg !10928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10845, metadata !DIExpression()), !dbg !10929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10847, metadata !DIExpression()), !dbg !10930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10849, metadata !DIExpression()), !dbg !10931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10851, metadata !DIExpression()), !dbg !10932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10853, metadata !DIExpression()), !dbg !10933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10855, metadata !DIExpression()), !dbg !10934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10857, metadata !DIExpression()), !dbg !10935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10859, metadata !DIExpression()), !dbg !10936
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10703, metadata !DIExpression()), !dbg !10937
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10704, metadata !DIExpression()), !dbg !10938
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10705, metadata !DIExpression()), !dbg !10939
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10843, metadata !DIExpression()), !dbg !10940
  store i8 1, ptr %first, align 1, !dbg !10941
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h3a16807123abb952E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_4, label %bb2, label %bb12, !dbg !10942

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_15 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7d620f8014fe4442E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_15, label %bb14, label %bb23, !dbg !10942

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !10943
  %_5 = xor i1 %_6, true, !dbg !10944
  br i1 %_5, label %bb3, label %bb8, !dbg !10944

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !10946
  %3 = zext i1 %2 to i8, !dbg !10946
  store i8 %3, ptr %_11, align 1, !dbg !10946
  %4 = load i8, ptr %_11, align 1, !dbg !10946, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10946
  %_14 = zext i1 %5 to i64, !dbg !10946
  %6 = icmp eq i64 %_14, 0, !dbg !10946
  br i1 %6, label %bb12, label %bb11, !dbg !10946

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !10947
  %8 = zext i1 %7 to i8, !dbg !10947
  store i8 %8, ptr %_7, align 1, !dbg !10947
  %9 = load i8, ptr %_7, align 1, !dbg !10947, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10947
  %_10 = zext i1 %10 to i64, !dbg !10947
  %11 = icmp eq i64 %_10, 0, !dbg !10947
  br i1 %11, label %bb8, label %bb7, !dbg !10947

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10948
  %13 = zext i1 %12 to i8, !dbg !10948
  store i8 %13, ptr %0, align 1, !dbg !10948
  br label %bb210, !dbg !10948

bb210:                                            ; preds = %bb209, %bb208, %bb203, %bb200, %bb195, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10949, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10949
  ret i1 %15, !dbg !10949

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10950
  %17 = zext i1 %16 to i8, !dbg !10950
  store i8 %17, ptr %0, align 1, !dbg !10950
  br label %bb210, !dbg !10950

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hf14c60deaff72115E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_26, label %bb25, label %bb34, !dbg !10942

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !10943
  %_16 = xor i1 %_17, true, !dbg !10944
  br i1 %_16, label %bb15, label %bb19, !dbg !10944

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !10946
  %20 = zext i1 %19 to i8, !dbg !10946
  store i8 %20, ptr %_22, align 1, !dbg !10946
  %21 = load i8, ptr %_22, align 1, !dbg !10946, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10946
  %_25 = zext i1 %22 to i64, !dbg !10946
  %23 = icmp eq i64 %_25, 0, !dbg !10946
  br i1 %23, label %bb23, label %bb22, !dbg !10946

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !10947
  %25 = zext i1 %24 to i8, !dbg !10947
  store i8 %25, ptr %_18, align 1, !dbg !10947
  %26 = load i8, ptr %_18, align 1, !dbg !10947, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10947
  %_21 = zext i1 %27 to i64, !dbg !10947
  %28 = icmp eq i64 %_21, 0, !dbg !10947
  br i1 %28, label %bb19, label %bb18, !dbg !10947

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10951
  %30 = zext i1 %29 to i8, !dbg !10951
  store i8 %30, ptr %0, align 1, !dbg !10951
  br label %bb210, !dbg !10951

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10952
  %32 = zext i1 %31 to i8, !dbg !10952
  store i8 %32, ptr %0, align 1, !dbg !10952
  br label %bb210, !dbg !10952

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_37 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1f9d1637157eb114E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_37, label %bb36, label %bb45, !dbg !10942

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !10943
  %_27 = xor i1 %_28, true, !dbg !10944
  br i1 %_27, label %bb26, label %bb30, !dbg !10944

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !10946
  %35 = zext i1 %34 to i8, !dbg !10946
  store i8 %35, ptr %_33, align 1, !dbg !10946
  %36 = load i8, ptr %_33, align 1, !dbg !10946, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10946
  %_36 = zext i1 %37 to i64, !dbg !10946
  %38 = icmp eq i64 %_36, 0, !dbg !10946
  br i1 %38, label %bb34, label %bb33, !dbg !10946

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !10947
  %40 = zext i1 %39 to i8, !dbg !10947
  store i8 %40, ptr %_29, align 1, !dbg !10947
  %41 = load i8, ptr %_29, align 1, !dbg !10947, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10947
  %_32 = zext i1 %42 to i64, !dbg !10947
  %43 = icmp eq i64 %_32, 0, !dbg !10947
  br i1 %43, label %bb30, label %bb29, !dbg !10947

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10953
  %45 = zext i1 %44 to i8, !dbg !10953
  store i8 %45, ptr %0, align 1, !dbg !10953
  br label %bb210, !dbg !10953

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10954
  %47 = zext i1 %46 to i8, !dbg !10954
  store i8 %47, ptr %0, align 1, !dbg !10954
  br label %bb210, !dbg !10954

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h73c3cb5175048c97E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_48, label %bb47, label %bb56, !dbg !10942

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !10943
  %_38 = xor i1 %_39, true, !dbg !10944
  br i1 %_38, label %bb37, label %bb41, !dbg !10944

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !10946
  %50 = zext i1 %49 to i8, !dbg !10946
  store i8 %50, ptr %_44, align 1, !dbg !10946
  %51 = load i8, ptr %_44, align 1, !dbg !10946, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10946
  %_47 = zext i1 %52 to i64, !dbg !10946
  %53 = icmp eq i64 %_47, 0, !dbg !10946
  br i1 %53, label %bb45, label %bb44, !dbg !10946

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !10947
  %55 = zext i1 %54 to i8, !dbg !10947
  store i8 %55, ptr %_40, align 1, !dbg !10947
  %56 = load i8, ptr %_40, align 1, !dbg !10947, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10947
  %_43 = zext i1 %57 to i64, !dbg !10947
  %58 = icmp eq i64 %_43, 0, !dbg !10947
  br i1 %58, label %bb41, label %bb40, !dbg !10947

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10955
  %60 = zext i1 %59 to i8, !dbg !10955
  store i8 %60, ptr %0, align 1, !dbg !10955
  br label %bb210, !dbg !10955

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10956
  %62 = zext i1 %61 to i8, !dbg !10956
  store i8 %62, ptr %0, align 1, !dbg !10956
  br label %bb210, !dbg !10956

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_59 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hef1936b4f07fac0eE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_59, label %bb58, label %bb67, !dbg !10942

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !10943
  %_49 = xor i1 %_50, true, !dbg !10944
  br i1 %_49, label %bb48, label %bb52, !dbg !10944

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !10946
  %65 = zext i1 %64 to i8, !dbg !10946
  store i8 %65, ptr %_55, align 1, !dbg !10946
  %66 = load i8, ptr %_55, align 1, !dbg !10946, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10946
  %_58 = zext i1 %67 to i64, !dbg !10946
  %68 = icmp eq i64 %_58, 0, !dbg !10946
  br i1 %68, label %bb56, label %bb55, !dbg !10946

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !10947
  %70 = zext i1 %69 to i8, !dbg !10947
  store i8 %70, ptr %_51, align 1, !dbg !10947
  %71 = load i8, ptr %_51, align 1, !dbg !10947, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10947
  %_54 = zext i1 %72 to i64, !dbg !10947
  %73 = icmp eq i64 %_54, 0, !dbg !10947
  br i1 %73, label %bb52, label %bb51, !dbg !10947

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10957
  %75 = zext i1 %74 to i8, !dbg !10957
  store i8 %75, ptr %0, align 1, !dbg !10957
  br label %bb210, !dbg !10957

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10958
  %77 = zext i1 %76 to i8, !dbg !10958
  store i8 %77, ptr %0, align 1, !dbg !10958
  br label %bb210, !dbg !10958

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h691de17e93e69a29E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_70, label %bb69, label %bb78, !dbg !10942

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !10943
  %_60 = xor i1 %_61, true, !dbg !10944
  br i1 %_60, label %bb59, label %bb63, !dbg !10944

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !10946
  %80 = zext i1 %79 to i8, !dbg !10946
  store i8 %80, ptr %_66, align 1, !dbg !10946
  %81 = load i8, ptr %_66, align 1, !dbg !10946, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10946
  %_69 = zext i1 %82 to i64, !dbg !10946
  %83 = icmp eq i64 %_69, 0, !dbg !10946
  br i1 %83, label %bb67, label %bb66, !dbg !10946

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !10947
  %85 = zext i1 %84 to i8, !dbg !10947
  store i8 %85, ptr %_62, align 1, !dbg !10947
  %86 = load i8, ptr %_62, align 1, !dbg !10947, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10947
  %_65 = zext i1 %87 to i64, !dbg !10947
  %88 = icmp eq i64 %_65, 0, !dbg !10947
  br i1 %88, label %bb63, label %bb62, !dbg !10947

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10959
  %90 = zext i1 %89 to i8, !dbg !10959
  store i8 %90, ptr %0, align 1, !dbg !10959
  br label %bb210, !dbg !10959

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10960
  %92 = zext i1 %91 to i8, !dbg !10960
  store i8 %92, ptr %0, align 1, !dbg !10960
  br label %bb210, !dbg !10960

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_81 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfe6faeeeaaa5ffadE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_81, label %bb80, label %bb89, !dbg !10942

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !10943
  %_71 = xor i1 %_72, true, !dbg !10944
  br i1 %_71, label %bb70, label %bb74, !dbg !10944

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !10946
  %95 = zext i1 %94 to i8, !dbg !10946
  store i8 %95, ptr %_77, align 1, !dbg !10946
  %96 = load i8, ptr %_77, align 1, !dbg !10946, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10946
  %_80 = zext i1 %97 to i64, !dbg !10946
  %98 = icmp eq i64 %_80, 0, !dbg !10946
  br i1 %98, label %bb78, label %bb77, !dbg !10946

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !10947
  %100 = zext i1 %99 to i8, !dbg !10947
  store i8 %100, ptr %_73, align 1, !dbg !10947
  %101 = load i8, ptr %_73, align 1, !dbg !10947, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10947
  %_76 = zext i1 %102 to i64, !dbg !10947
  %103 = icmp eq i64 %_76, 0, !dbg !10947
  br i1 %103, label %bb74, label %bb73, !dbg !10947

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10961
  %105 = zext i1 %104 to i8, !dbg !10961
  store i8 %105, ptr %0, align 1, !dbg !10961
  br label %bb210, !dbg !10961

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10962
  %107 = zext i1 %106 to i8, !dbg !10962
  store i8 %107, ptr %0, align 1, !dbg !10962
  br label %bb210, !dbg !10962

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h072df7ebce0399eeE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_92, label %bb91, label %bb100, !dbg !10942

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !10943
  %_82 = xor i1 %_83, true, !dbg !10944
  br i1 %_82, label %bb81, label %bb85, !dbg !10944

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !10946
  %110 = zext i1 %109 to i8, !dbg !10946
  store i8 %110, ptr %_88, align 1, !dbg !10946
  %111 = load i8, ptr %_88, align 1, !dbg !10946, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !10946
  %_91 = zext i1 %112 to i64, !dbg !10946
  %113 = icmp eq i64 %_91, 0, !dbg !10946
  br i1 %113, label %bb89, label %bb88, !dbg !10946

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !10947
  %115 = zext i1 %114 to i8, !dbg !10947
  store i8 %115, ptr %_84, align 1, !dbg !10947
  %116 = load i8, ptr %_84, align 1, !dbg !10947, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !10947
  %_87 = zext i1 %117 to i64, !dbg !10947
  %118 = icmp eq i64 %_87, 0, !dbg !10947
  br i1 %118, label %bb85, label %bb84, !dbg !10947

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10963
  %120 = zext i1 %119 to i8, !dbg !10963
  store i8 %120, ptr %0, align 1, !dbg !10963
  br label %bb210, !dbg !10963

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10964
  %122 = zext i1 %121 to i8, !dbg !10964
  store i8 %122, ptr %0, align 1, !dbg !10964
  br label %bb210, !dbg !10964

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_103 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hd0be23f8c0e65c96E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_103, label %bb102, label %bb111, !dbg !10942

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !10943
  %_93 = xor i1 %_94, true, !dbg !10944
  br i1 %_93, label %bb92, label %bb96, !dbg !10944

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !10946
  %125 = zext i1 %124 to i8, !dbg !10946
  store i8 %125, ptr %_99, align 1, !dbg !10946
  %126 = load i8, ptr %_99, align 1, !dbg !10946, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !10946
  %_102 = zext i1 %127 to i64, !dbg !10946
  %128 = icmp eq i64 %_102, 0, !dbg !10946
  br i1 %128, label %bb100, label %bb99, !dbg !10946

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !10947
  %130 = zext i1 %129 to i8, !dbg !10947
  store i8 %130, ptr %_95, align 1, !dbg !10947
  %131 = load i8, ptr %_95, align 1, !dbg !10947, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !10947
  %_98 = zext i1 %132 to i64, !dbg !10947
  %133 = icmp eq i64 %_98, 0, !dbg !10947
  br i1 %133, label %bb96, label %bb95, !dbg !10947

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10965
  %135 = zext i1 %134 to i8, !dbg !10965
  store i8 %135, ptr %0, align 1, !dbg !10965
  br label %bb210, !dbg !10965

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10966
  %137 = zext i1 %136 to i8, !dbg !10966
  store i8 %137, ptr %0, align 1, !dbg !10966
  br label %bb210, !dbg !10966

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h50dbb80fb744dfeaE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_114, label %bb113, label %bb122, !dbg !10942

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !10943
  %_104 = xor i1 %_105, true, !dbg !10944
  br i1 %_104, label %bb103, label %bb107, !dbg !10944

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !10946
  %140 = zext i1 %139 to i8, !dbg !10946
  store i8 %140, ptr %_110, align 1, !dbg !10946
  %141 = load i8, ptr %_110, align 1, !dbg !10946, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !10946
  %_113 = zext i1 %142 to i64, !dbg !10946
  %143 = icmp eq i64 %_113, 0, !dbg !10946
  br i1 %143, label %bb111, label %bb110, !dbg !10946

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !10947
  %145 = zext i1 %144 to i8, !dbg !10947
  store i8 %145, ptr %_106, align 1, !dbg !10947
  %146 = load i8, ptr %_106, align 1, !dbg !10947, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !10947
  %_109 = zext i1 %147 to i64, !dbg !10947
  %148 = icmp eq i64 %_109, 0, !dbg !10947
  br i1 %148, label %bb107, label %bb106, !dbg !10947

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10967
  %150 = zext i1 %149 to i8, !dbg !10967
  store i8 %150, ptr %0, align 1, !dbg !10967
  br label %bb210, !dbg !10967

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10968
  %152 = zext i1 %151 to i8, !dbg !10968
  store i8 %152, ptr %0, align 1, !dbg !10968
  br label %bb210, !dbg !10968

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_125 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h60799d87745d2c5cE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_125, label %bb124, label %bb133, !dbg !10942

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !10943
  %_115 = xor i1 %_116, true, !dbg !10944
  br i1 %_115, label %bb114, label %bb118, !dbg !10944

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !10946
  %155 = zext i1 %154 to i8, !dbg !10946
  store i8 %155, ptr %_121, align 1, !dbg !10946
  %156 = load i8, ptr %_121, align 1, !dbg !10946, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !10946
  %_124 = zext i1 %157 to i64, !dbg !10946
  %158 = icmp eq i64 %_124, 0, !dbg !10946
  br i1 %158, label %bb122, label %bb121, !dbg !10946

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !10947
  %160 = zext i1 %159 to i8, !dbg !10947
  store i8 %160, ptr %_117, align 1, !dbg !10947
  %161 = load i8, ptr %_117, align 1, !dbg !10947, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !10947
  %_120 = zext i1 %162 to i64, !dbg !10947
  %163 = icmp eq i64 %_120, 0, !dbg !10947
  br i1 %163, label %bb118, label %bb117, !dbg !10947

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10969
  %165 = zext i1 %164 to i8, !dbg !10969
  store i8 %165, ptr %0, align 1, !dbg !10969
  br label %bb210, !dbg !10969

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10970
  %167 = zext i1 %166 to i8, !dbg !10970
  store i8 %167, ptr %0, align 1, !dbg !10970
  br label %bb210, !dbg !10970

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5593e0def9fe6ed4E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_136, label %bb135, label %bb144, !dbg !10942

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_127 = trunc i8 %168 to i1, !dbg !10943
  %_126 = xor i1 %_127, true, !dbg !10944
  br i1 %_126, label %bb125, label %bb129, !dbg !10944

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !10946
  %170 = zext i1 %169 to i8, !dbg !10946
  store i8 %170, ptr %_132, align 1, !dbg !10946
  %171 = load i8, ptr %_132, align 1, !dbg !10946, !range !1596, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !10946
  %_135 = zext i1 %172 to i64, !dbg !10946
  %173 = icmp eq i64 %_135, 0, !dbg !10946
  br i1 %173, label %bb133, label %bb132, !dbg !10946

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !10947
  %175 = zext i1 %174 to i8, !dbg !10947
  store i8 %175, ptr %_128, align 1, !dbg !10947
  %176 = load i8, ptr %_128, align 1, !dbg !10947, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !10947
  %_131 = zext i1 %177 to i64, !dbg !10947
  %178 = icmp eq i64 %_131, 0, !dbg !10947
  br i1 %178, label %bb129, label %bb128, !dbg !10947

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10971
  %180 = zext i1 %179 to i8, !dbg !10971
  store i8 %180, ptr %0, align 1, !dbg !10971
  br label %bb210, !dbg !10971

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10972
  %182 = zext i1 %181 to i8, !dbg !10972
  store i8 %182, ptr %0, align 1, !dbg !10972
  br label %bb210, !dbg !10972

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_147 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h04ea8954a63e8249E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_147, label %bb146, label %bb155, !dbg !10942

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_138 = trunc i8 %183 to i1, !dbg !10943
  %_137 = xor i1 %_138, true, !dbg !10944
  br i1 %_137, label %bb136, label %bb140, !dbg !10944

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_144) #8, !dbg !10946
  %185 = zext i1 %184 to i8, !dbg !10946
  store i8 %185, ptr %_143, align 1, !dbg !10946
  %186 = load i8, ptr %_143, align 1, !dbg !10946, !range !1596, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !10946
  %_146 = zext i1 %187 to i64, !dbg !10946
  %188 = icmp eq i64 %_146, 0, !dbg !10946
  br i1 %188, label %bb144, label %bb143, !dbg !10946

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_140) #8, !dbg !10947
  %190 = zext i1 %189 to i8, !dbg !10947
  store i8 %190, ptr %_139, align 1, !dbg !10947
  %191 = load i8, ptr %_139, align 1, !dbg !10947, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !10947
  %_142 = zext i1 %192 to i64, !dbg !10947
  %193 = icmp eq i64 %_142, 0, !dbg !10947
  br i1 %193, label %bb140, label %bb139, !dbg !10947

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10973
  %195 = zext i1 %194 to i8, !dbg !10973
  store i8 %195, ptr %0, align 1, !dbg !10973
  br label %bb210, !dbg !10973

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10974
  %197 = zext i1 %196 to i8, !dbg !10974
  store i8 %197, ptr %0, align 1, !dbg !10974
  br label %bb210, !dbg !10974

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h14972bb5f6170bf5E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_158, label %bb157, label %bb166, !dbg !10942

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_149 = trunc i8 %198 to i1, !dbg !10943
  %_148 = xor i1 %_149, true, !dbg !10944
  br i1 %_148, label %bb147, label %bb151, !dbg !10944

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_155) #8, !dbg !10946
  %200 = zext i1 %199 to i8, !dbg !10946
  store i8 %200, ptr %_154, align 1, !dbg !10946
  %201 = load i8, ptr %_154, align 1, !dbg !10946, !range !1596, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !10946
  %_157 = zext i1 %202 to i64, !dbg !10946
  %203 = icmp eq i64 %_157, 0, !dbg !10946
  br i1 %203, label %bb155, label %bb154, !dbg !10946

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_151) #8, !dbg !10947
  %205 = zext i1 %204 to i8, !dbg !10947
  store i8 %205, ptr %_150, align 1, !dbg !10947
  %206 = load i8, ptr %_150, align 1, !dbg !10947, !range !1596, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !10947
  %_153 = zext i1 %207 to i64, !dbg !10947
  %208 = icmp eq i64 %_153, 0, !dbg !10947
  br i1 %208, label %bb151, label %bb150, !dbg !10947

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10975
  %210 = zext i1 %209 to i8, !dbg !10975
  store i8 %210, ptr %0, align 1, !dbg !10975
  br label %bb210, !dbg !10975

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10976
  %212 = zext i1 %211 to i8, !dbg !10976
  store i8 %212, ptr %0, align 1, !dbg !10976
  br label %bb210, !dbg !10976

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_169 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h633c2756056a80e4E"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_169, label %bb168, label %bb177, !dbg !10942

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_160 = trunc i8 %213 to i1, !dbg !10943
  %_159 = xor i1 %_160, true, !dbg !10944
  br i1 %_159, label %bb158, label %bb162, !dbg !10944

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_166) #8, !dbg !10946
  %215 = zext i1 %214 to i8, !dbg !10946
  store i8 %215, ptr %_165, align 1, !dbg !10946
  %216 = load i8, ptr %_165, align 1, !dbg !10946, !range !1596, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !10946
  %_168 = zext i1 %217 to i64, !dbg !10946
  %218 = icmp eq i64 %_168, 0, !dbg !10946
  br i1 %218, label %bb166, label %bb165, !dbg !10946

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_162) #8, !dbg !10947
  %220 = zext i1 %219 to i8, !dbg !10947
  store i8 %220, ptr %_161, align 1, !dbg !10947
  %221 = load i8, ptr %_161, align 1, !dbg !10947, !range !1596, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !10947
  %_164 = zext i1 %222 to i64, !dbg !10947
  %223 = icmp eq i64 %_164, 0, !dbg !10947
  br i1 %223, label %bb162, label %bb161, !dbg !10947

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10977
  %225 = zext i1 %224 to i8, !dbg !10977
  store i8 %225, ptr %0, align 1, !dbg !10977
  br label %bb210, !dbg !10977

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10978
  %227 = zext i1 %226 to i8, !dbg !10978
  store i8 %227, ptr %0, align 1, !dbg !10978
  br label %bb210, !dbg !10978

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hdb2202468076190dE"(ptr align 4 %self) #8, !dbg !10942
  br i1 %_180, label %bb179, label %bb188, !dbg !10942

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_171 = trunc i8 %228 to i1, !dbg !10943
  %_170 = xor i1 %_171, true, !dbg !10944
  br i1 %_170, label %bb169, label %bb173, !dbg !10944

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_177) #8, !dbg !10946
  %230 = zext i1 %229 to i8, !dbg !10946
  store i8 %230, ptr %_176, align 1, !dbg !10946
  %231 = load i8, ptr %_176, align 1, !dbg !10946, !range !1596, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !10946
  %_179 = zext i1 %232 to i64, !dbg !10946
  %233 = icmp eq i64 %_179, 0, !dbg !10946
  br i1 %233, label %bb177, label %bb176, !dbg !10946

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_173) #8, !dbg !10947
  %235 = zext i1 %234 to i8, !dbg !10947
  store i8 %235, ptr %_172, align 1, !dbg !10947
  %236 = load i8, ptr %_172, align 1, !dbg !10947, !range !1596, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !10947
  %_175 = zext i1 %237 to i64, !dbg !10947
  %238 = icmp eq i64 %_175, 0, !dbg !10947
  br i1 %238, label %bb173, label %bb172, !dbg !10947

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10979
  %240 = zext i1 %239 to i8, !dbg !10979
  store i8 %240, ptr %0, align 1, !dbg !10979
  br label %bb210, !dbg !10979

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10980
  %242 = zext i1 %241 to i8, !dbg !10980
  store i8 %242, ptr %0, align 1, !dbg !10980
  br label %bb210, !dbg !10980

bb188:                                            ; preds = %bb184, %bb177
  %_192 = load i32, ptr %self, align 4, !dbg !10981, !noundef !21
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17had651bf69d43a7e8E() #8, !dbg !10982
  store i32 %243, ptr %_196, align 4, !dbg !10982
; call x86_64::registers::mxcsr::MxCsr::bits
  %_194 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h0cdadd42c42dc101E(ptr align 4 %_196) #8, !dbg !10982
  %_193 = xor i32 %_194, -1, !dbg !10983
  %244 = and i32 %_192, %_193, !dbg !10981
  store i32 %244, ptr %extra_bits, align 4, !dbg !10981
  %245 = load i32, ptr %extra_bits, align 4, !dbg !10984, !noundef !21
  %246 = icmp eq i32 %245, 0, !dbg !10984
  br i1 %246, label %bb204, label %bb191, !dbg !10984

bb179:                                            ; preds = %bb177
  %247 = load i8, ptr %first, align 1, !dbg !10943, !range !1596, !noundef !21
  %_182 = trunc i8 %247 to i1, !dbg !10943
  %_181 = xor i1 %_182, true, !dbg !10944
  br i1 %_181, label %bb180, label %bb184, !dbg !10944

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !10945
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !10946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_188) #8, !dbg !10946
  %249 = zext i1 %248 to i8, !dbg !10946
  store i8 %249, ptr %_187, align 1, !dbg !10946
  %250 = load i8, ptr %_187, align 1, !dbg !10946, !range !1596, !noundef !21
  %251 = trunc i8 %250 to i1, !dbg !10946
  %_190 = zext i1 %251 to i64, !dbg !10946
  %252 = icmp eq i64 %_190, 0, !dbg !10946
  br i1 %252, label %bb188, label %bb187, !dbg !10946

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10947
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_184) #8, !dbg !10947
  %254 = zext i1 %253 to i8, !dbg !10947
  store i8 %254, ptr %_183, align 1, !dbg !10947
  %255 = load i8, ptr %_183, align 1, !dbg !10947, !range !1596, !noundef !21
  %256 = trunc i8 %255 to i1, !dbg !10947
  %_186 = zext i1 %256 to i64, !dbg !10947
  %257 = icmp eq i64 %_186, 0, !dbg !10947
  br i1 %257, label %bb184, label %bb183, !dbg !10947

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10985
  %259 = zext i1 %258 to i8, !dbg !10985
  store i8 %259, ptr %0, align 1, !dbg !10985
  br label %bb210, !dbg !10985

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10986
  %261 = zext i1 %260 to i8, !dbg !10986
  store i8 %261, ptr %0, align 1, !dbg !10986
  br label %bb210, !dbg !10986

bb204:                                            ; preds = %bb199, %bb188
  %262 = load i8, ptr %first, align 1, !dbg !10987, !range !1596, !noundef !21
  %_211 = trunc i8 %262 to i1, !dbg !10987
  br i1 %_211, label %bb205, label %bb209, !dbg !10987

bb191:                                            ; preds = %bb188
  %263 = load i8, ptr %first, align 1, !dbg !10988, !range !1596, !noundef !21
  %_198 = trunc i8 %263 to i1, !dbg !10988
  %_197 = xor i1 %_198, true, !dbg !10989
  br i1 %_197, label %bb192, label %bb196, !dbg !10989

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !10990
; call core::fmt::Formatter::write_str
  %_204 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10991
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_204) #8, !dbg !10991
  %265 = zext i1 %264 to i8, !dbg !10991
  store i8 %265, ptr %_203, align 1, !dbg !10991
  %266 = load i8, ptr %_203, align 1, !dbg !10991, !range !1596, !noundef !21
  %267 = trunc i8 %266 to i1, !dbg !10991
  %_206 = zext i1 %267 to i64, !dbg !10991
  %268 = icmp eq i64 %_206, 0, !dbg !10991
  br i1 %268, label %bb199, label %bb200, !dbg !10991

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10992
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_200) #8, !dbg !10992
  %270 = zext i1 %269 to i8, !dbg !10992
  store i8 %270, ptr %_199, align 1, !dbg !10992
  %271 = load i8, ptr %_199, align 1, !dbg !10992, !range !1596, !noundef !21
  %272 = trunc i8 %271 to i1, !dbg !10992
  %_202 = zext i1 %272 to i64, !dbg !10992
  %273 = icmp eq i64 %_202, 0, !dbg !10992
  br i1 %273, label %bb196, label %bb195, !dbg !10992

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10993
  %275 = zext i1 %274 to i8, !dbg !10993
  store i8 %275, ptr %0, align 1, !dbg !10993
  br label %bb210, !dbg !10993

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h87cb2e342e5141a4E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !10994
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_208) #8, !dbg !10994
  %277 = zext i1 %276 to i8, !dbg !10994
  store i8 %277, ptr %_207, align 1, !dbg !10994
  %278 = load i8, ptr %_207, align 1, !dbg !10994, !range !1596, !noundef !21
  %279 = trunc i8 %278 to i1, !dbg !10994
  %_210 = zext i1 %279 to i64, !dbg !10994
  %280 = icmp eq i64 %_210, 0, !dbg !10994
  br i1 %280, label %bb204, label %bb203, !dbg !10994

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10995
  %282 = zext i1 %281 to i8, !dbg !10995
  store i8 %282, ptr %0, align 1, !dbg !10995
  br label %bb210, !dbg !10995

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10996
  %284 = zext i1 %283 to i8, !dbg !10996
  store i8 %284, ptr %0, align 1, !dbg !10996
  br label %bb210, !dbg !10996

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %0, align 1, !dbg !10997
  br label %bb210, !dbg !10949

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_213 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10998
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_213) #8, !dbg !10998
  %286 = zext i1 %285 to i8, !dbg !10998
  store i8 %286, ptr %_212, align 1, !dbg !10998
  %287 = load i8, ptr %_212, align 1, !dbg !10998, !range !1596, !noundef !21
  %288 = trunc i8 %287 to i1, !dbg !10998
  %_215 = zext i1 %288 to i64, !dbg !10998
  %289 = icmp eq i64 %_215, 0, !dbg !10998
  br i1 %289, label %bb209, label %bb208, !dbg !10998

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10999
  %291 = zext i1 %290 to i8, !dbg !10999
  store i8 %291, ptr %0, align 1, !dbg !10999
  br label %bb210, !dbg !10999

bb6:                                              ; No predecessors!
  unreachable, !dbg !10947
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hcafc6dbca2df0c8eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11000 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11003, metadata !DIExpression()), !dbg !11005
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11004, metadata !DIExpression()), !dbg !11006
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h2095306827443ed8E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11007
  ret i1 %0, !dbg !11008
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h5e472495cb08f0a2E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11009 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11012, metadata !DIExpression()), !dbg !11014
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11013, metadata !DIExpression()), !dbg !11015
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hf3748173204912daE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11016
  ret i1 %0, !dbg !11017
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd91b3a9097111dc6E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11018 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11021, metadata !DIExpression()), !dbg !11023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11022, metadata !DIExpression()), !dbg !11024
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h87cb2e342e5141a4E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11025
  ret i1 %0, !dbg !11026
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h042886c5bf336514E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11027 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11030, metadata !DIExpression()), !dbg !11032
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11031, metadata !DIExpression()), !dbg !11033
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h2f2ab6e4739c3556E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11034
  ret i1 %0, !dbg !11035
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17had651bf69d43a7e8E() unnamed_addr #0 !dbg !11036 {
start:
  %0 = alloca i32, align 4
  store i32 65535, ptr %0, align 4, !dbg !11039
  %1 = load i32, ptr %0, align 4, !dbg !11040, !noundef !21
  ret i32 %1, !dbg !11040
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h0cdadd42c42dc101E(ptr align 4 %self) unnamed_addr #0 !dbg !11041 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11045, metadata !DIExpression()), !dbg !11046
  %0 = load i32, ptr %self, align 4, !dbg !11047, !noundef !21
  ret i32 %0, !dbg !11048
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h3a16807123abb952E"(ptr align 4 %self) unnamed_addr #0 !dbg !11049 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11055, metadata !DIExpression()), !dbg !11058
  br i1 false, label %bb2, label %bb1, !dbg !11058

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11058, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11058
  %1 = zext i1 %_5 to i8, !dbg !11058
  store i8 %1, ptr %_2, align 1, !dbg !11058
  br label %bb3, !dbg !11058

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11058
  br label %bb3, !dbg !11058

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11058, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11058
  br i1 %3, label %bb4, label %bb5, !dbg !11058

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11058, !noundef !21
  %_7 = and i32 %_8, 1, !dbg !11058
  %4 = icmp eq i32 %_7, 1, !dbg !11058
  %5 = zext i1 %4 to i8, !dbg !11058
  store i8 %5, ptr %0, align 1, !dbg !11058
  br label %bb6, !dbg !11058

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11058
  br label %bb6, !dbg !11058

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11059, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11059
  ret i1 %7, !dbg !11059
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7d620f8014fe4442E"(ptr align 4 %self) unnamed_addr #0 !dbg !11060 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11062, metadata !DIExpression()), !dbg !11064
  br i1 false, label %bb2, label %bb1, !dbg !11064

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11064, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11064
  %1 = zext i1 %_5 to i8, !dbg !11064
  store i8 %1, ptr %_2, align 1, !dbg !11064
  br label %bb3, !dbg !11064

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11064
  br label %bb3, !dbg !11064

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11064, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11064
  br i1 %3, label %bb4, label %bb5, !dbg !11064

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11064, !noundef !21
  %_7 = and i32 %_8, 2, !dbg !11064
  %4 = icmp eq i32 %_7, 2, !dbg !11064
  %5 = zext i1 %4 to i8, !dbg !11064
  store i8 %5, ptr %0, align 1, !dbg !11064
  br label %bb6, !dbg !11064

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11064
  br label %bb6, !dbg !11064

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11065, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11065
  ret i1 %7, !dbg !11065
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hf14c60deaff72115E"(ptr align 4 %self) unnamed_addr #0 !dbg !11066 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11068, metadata !DIExpression()), !dbg !11070
  br i1 false, label %bb2, label %bb1, !dbg !11070

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11070, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11070
  %1 = zext i1 %_5 to i8, !dbg !11070
  store i8 %1, ptr %_2, align 1, !dbg !11070
  br label %bb3, !dbg !11070

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11070
  br label %bb3, !dbg !11070

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11070, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11070
  br i1 %3, label %bb4, label %bb5, !dbg !11070

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11070, !noundef !21
  %_7 = and i32 %_8, 4, !dbg !11070
  %4 = icmp eq i32 %_7, 4, !dbg !11070
  %5 = zext i1 %4 to i8, !dbg !11070
  store i8 %5, ptr %0, align 1, !dbg !11070
  br label %bb6, !dbg !11070

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11070
  br label %bb6, !dbg !11070

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11071, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11071
  ret i1 %7, !dbg !11071
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1f9d1637157eb114E"(ptr align 4 %self) unnamed_addr #0 !dbg !11072 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11074, metadata !DIExpression()), !dbg !11076
  br i1 false, label %bb2, label %bb1, !dbg !11076

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11076, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11076
  %1 = zext i1 %_5 to i8, !dbg !11076
  store i8 %1, ptr %_2, align 1, !dbg !11076
  br label %bb3, !dbg !11076

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11076
  br label %bb3, !dbg !11076

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11076, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11076
  br i1 %3, label %bb4, label %bb5, !dbg !11076

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11076, !noundef !21
  %_7 = and i32 %_8, 8, !dbg !11076
  %4 = icmp eq i32 %_7, 8, !dbg !11076
  %5 = zext i1 %4 to i8, !dbg !11076
  store i8 %5, ptr %0, align 1, !dbg !11076
  br label %bb6, !dbg !11076

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11076
  br label %bb6, !dbg !11076

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11077, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11077
  ret i1 %7, !dbg !11077
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h73c3cb5175048c97E"(ptr align 4 %self) unnamed_addr #0 !dbg !11078 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11080, metadata !DIExpression()), !dbg !11082
  br i1 false, label %bb2, label %bb1, !dbg !11082

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11082, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11082
  %1 = zext i1 %_5 to i8, !dbg !11082
  store i8 %1, ptr %_2, align 1, !dbg !11082
  br label %bb3, !dbg !11082

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11082
  br label %bb3, !dbg !11082

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11082, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11082
  br i1 %3, label %bb4, label %bb5, !dbg !11082

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11082, !noundef !21
  %_7 = and i32 %_8, 16, !dbg !11082
  %4 = icmp eq i32 %_7, 16, !dbg !11082
  %5 = zext i1 %4 to i8, !dbg !11082
  store i8 %5, ptr %0, align 1, !dbg !11082
  br label %bb6, !dbg !11082

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11082
  br label %bb6, !dbg !11082

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11083, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11083
  ret i1 %7, !dbg !11083
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hef1936b4f07fac0eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11086, metadata !DIExpression()), !dbg !11088
  br i1 false, label %bb2, label %bb1, !dbg !11088

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11088, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11088
  %1 = zext i1 %_5 to i8, !dbg !11088
  store i8 %1, ptr %_2, align 1, !dbg !11088
  br label %bb3, !dbg !11088

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11088
  br label %bb3, !dbg !11088

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11088, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11088
  br i1 %3, label %bb4, label %bb5, !dbg !11088

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11088, !noundef !21
  %_7 = and i32 %_8, 32, !dbg !11088
  %4 = icmp eq i32 %_7, 32, !dbg !11088
  %5 = zext i1 %4 to i8, !dbg !11088
  store i8 %5, ptr %0, align 1, !dbg !11088
  br label %bb6, !dbg !11088

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11088
  br label %bb6, !dbg !11088

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11089, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11089
  ret i1 %7, !dbg !11089
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h691de17e93e69a29E"(ptr align 4 %self) unnamed_addr #0 !dbg !11090 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11092, metadata !DIExpression()), !dbg !11094
  br i1 false, label %bb2, label %bb1, !dbg !11094

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11094, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11094
  %1 = zext i1 %_5 to i8, !dbg !11094
  store i8 %1, ptr %_2, align 1, !dbg !11094
  br label %bb3, !dbg !11094

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11094
  br label %bb3, !dbg !11094

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11094, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11094
  br i1 %3, label %bb4, label %bb5, !dbg !11094

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11094, !noundef !21
  %_7 = and i32 %_8, 64, !dbg !11094
  %4 = icmp eq i32 %_7, 64, !dbg !11094
  %5 = zext i1 %4 to i8, !dbg !11094
  store i8 %5, ptr %0, align 1, !dbg !11094
  br label %bb6, !dbg !11094

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11094
  br label %bb6, !dbg !11094

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11095, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11095
  ret i1 %7, !dbg !11095
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfe6faeeeaaa5ffadE"(ptr align 4 %self) unnamed_addr #0 !dbg !11096 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11098, metadata !DIExpression()), !dbg !11100
  br i1 false, label %bb2, label %bb1, !dbg !11100

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11100, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11100
  %1 = zext i1 %_5 to i8, !dbg !11100
  store i8 %1, ptr %_2, align 1, !dbg !11100
  br label %bb3, !dbg !11100

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11100
  br label %bb3, !dbg !11100

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11100, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11100
  br i1 %3, label %bb4, label %bb5, !dbg !11100

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11100, !noundef !21
  %_7 = and i32 %_8, 128, !dbg !11100
  %4 = icmp eq i32 %_7, 128, !dbg !11100
  %5 = zext i1 %4 to i8, !dbg !11100
  store i8 %5, ptr %0, align 1, !dbg !11100
  br label %bb6, !dbg !11100

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11100
  br label %bb6, !dbg !11100

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11101, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11101
  ret i1 %7, !dbg !11101
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h072df7ebce0399eeE"(ptr align 4 %self) unnamed_addr #0 !dbg !11102 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11104, metadata !DIExpression()), !dbg !11106
  br i1 false, label %bb2, label %bb1, !dbg !11106

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11106, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11106
  %1 = zext i1 %_5 to i8, !dbg !11106
  store i8 %1, ptr %_2, align 1, !dbg !11106
  br label %bb3, !dbg !11106

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11106
  br label %bb3, !dbg !11106

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11106, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11106
  br i1 %3, label %bb4, label %bb5, !dbg !11106

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11106, !noundef !21
  %_7 = and i32 %_8, 256, !dbg !11106
  %4 = icmp eq i32 %_7, 256, !dbg !11106
  %5 = zext i1 %4 to i8, !dbg !11106
  store i8 %5, ptr %0, align 1, !dbg !11106
  br label %bb6, !dbg !11106

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11106
  br label %bb6, !dbg !11106

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11107, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11107
  ret i1 %7, !dbg !11107
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hd0be23f8c0e65c96E"(ptr align 4 %self) unnamed_addr #0 !dbg !11108 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11110, metadata !DIExpression()), !dbg !11112
  br i1 false, label %bb2, label %bb1, !dbg !11112

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11112, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11112
  %1 = zext i1 %_5 to i8, !dbg !11112
  store i8 %1, ptr %_2, align 1, !dbg !11112
  br label %bb3, !dbg !11112

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11112
  br label %bb3, !dbg !11112

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11112, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11112
  br i1 %3, label %bb4, label %bb5, !dbg !11112

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11112, !noundef !21
  %_7 = and i32 %_8, 512, !dbg !11112
  %4 = icmp eq i32 %_7, 512, !dbg !11112
  %5 = zext i1 %4 to i8, !dbg !11112
  store i8 %5, ptr %0, align 1, !dbg !11112
  br label %bb6, !dbg !11112

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11112
  br label %bb6, !dbg !11112

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11113, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11113
  ret i1 %7, !dbg !11113
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h50dbb80fb744dfeaE"(ptr align 4 %self) unnamed_addr #0 !dbg !11114 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11116, metadata !DIExpression()), !dbg !11118
  br i1 false, label %bb2, label %bb1, !dbg !11118

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11118, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11118
  %1 = zext i1 %_5 to i8, !dbg !11118
  store i8 %1, ptr %_2, align 1, !dbg !11118
  br label %bb3, !dbg !11118

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11118
  br label %bb3, !dbg !11118

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11118, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11118
  br i1 %3, label %bb4, label %bb5, !dbg !11118

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11118, !noundef !21
  %_7 = and i32 %_8, 1024, !dbg !11118
  %4 = icmp eq i32 %_7, 1024, !dbg !11118
  %5 = zext i1 %4 to i8, !dbg !11118
  store i8 %5, ptr %0, align 1, !dbg !11118
  br label %bb6, !dbg !11118

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11118
  br label %bb6, !dbg !11118

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11119, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11119
  ret i1 %7, !dbg !11119
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h60799d87745d2c5cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11120 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11122, metadata !DIExpression()), !dbg !11124
  br i1 false, label %bb2, label %bb1, !dbg !11124

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11124, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11124
  %1 = zext i1 %_5 to i8, !dbg !11124
  store i8 %1, ptr %_2, align 1, !dbg !11124
  br label %bb3, !dbg !11124

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11124
  br label %bb3, !dbg !11124

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11124, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11124
  br i1 %3, label %bb4, label %bb5, !dbg !11124

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11124, !noundef !21
  %_7 = and i32 %_8, 2048, !dbg !11124
  %4 = icmp eq i32 %_7, 2048, !dbg !11124
  %5 = zext i1 %4 to i8, !dbg !11124
  store i8 %5, ptr %0, align 1, !dbg !11124
  br label %bb6, !dbg !11124

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11124
  br label %bb6, !dbg !11124

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11125, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11125
  ret i1 %7, !dbg !11125
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5593e0def9fe6ed4E"(ptr align 4 %self) unnamed_addr #0 !dbg !11126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11128, metadata !DIExpression()), !dbg !11130
  br i1 false, label %bb2, label %bb1, !dbg !11130

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11130, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11130
  %1 = zext i1 %_5 to i8, !dbg !11130
  store i8 %1, ptr %_2, align 1, !dbg !11130
  br label %bb3, !dbg !11130

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11130
  br label %bb3, !dbg !11130

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11130, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11130
  br i1 %3, label %bb4, label %bb5, !dbg !11130

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11130, !noundef !21
  %_7 = and i32 %_8, 4096, !dbg !11130
  %4 = icmp eq i32 %_7, 4096, !dbg !11130
  %5 = zext i1 %4 to i8, !dbg !11130
  store i8 %5, ptr %0, align 1, !dbg !11130
  br label %bb6, !dbg !11130

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11130
  br label %bb6, !dbg !11130

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11131, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11131
  ret i1 %7, !dbg !11131
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h04ea8954a63e8249E"(ptr align 4 %self) unnamed_addr #0 !dbg !11132 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11134, metadata !DIExpression()), !dbg !11136
  br i1 false, label %bb2, label %bb1, !dbg !11136

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11136, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11136
  %1 = zext i1 %_5 to i8, !dbg !11136
  store i8 %1, ptr %_2, align 1, !dbg !11136
  br label %bb3, !dbg !11136

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11136
  br label %bb3, !dbg !11136

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11136, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11136
  br i1 %3, label %bb4, label %bb5, !dbg !11136

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11136, !noundef !21
  %_7 = and i32 %_8, 8192, !dbg !11136
  %4 = icmp eq i32 %_7, 8192, !dbg !11136
  %5 = zext i1 %4 to i8, !dbg !11136
  store i8 %5, ptr %0, align 1, !dbg !11136
  br label %bb6, !dbg !11136

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11136
  br label %bb6, !dbg !11136

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11137, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11137
  ret i1 %7, !dbg !11137
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h14972bb5f6170bf5E"(ptr align 4 %self) unnamed_addr #0 !dbg !11138 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11140, metadata !DIExpression()), !dbg !11142
  br i1 false, label %bb2, label %bb1, !dbg !11142

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11142, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11142
  %1 = zext i1 %_5 to i8, !dbg !11142
  store i8 %1, ptr %_2, align 1, !dbg !11142
  br label %bb3, !dbg !11142

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11142
  br label %bb3, !dbg !11142

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11142, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11142
  br i1 %3, label %bb4, label %bb5, !dbg !11142

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11142, !noundef !21
  %_7 = and i32 %_8, 16384, !dbg !11142
  %4 = icmp eq i32 %_7, 16384, !dbg !11142
  %5 = zext i1 %4 to i8, !dbg !11142
  store i8 %5, ptr %0, align 1, !dbg !11142
  br label %bb6, !dbg !11142

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11142
  br label %bb6, !dbg !11142

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11143, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11143
  ret i1 %7, !dbg !11143
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h633c2756056a80e4E"(ptr align 4 %self) unnamed_addr #0 !dbg !11144 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11146, metadata !DIExpression()), !dbg !11148
  br i1 false, label %bb2, label %bb1, !dbg !11148

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11148, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11148
  %1 = zext i1 %_5 to i8, !dbg !11148
  store i8 %1, ptr %_2, align 1, !dbg !11148
  br label %bb3, !dbg !11148

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11148
  br label %bb3, !dbg !11148

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11148, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11148
  br i1 %3, label %bb4, label %bb5, !dbg !11148

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11148, !noundef !21
  %_7 = and i32 %_8, 24576, !dbg !11148
  %4 = icmp eq i32 %_7, 24576, !dbg !11148
  %5 = zext i1 %4 to i8, !dbg !11148
  store i8 %5, ptr %0, align 1, !dbg !11148
  br label %bb6, !dbg !11148

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11148
  br label %bb6, !dbg !11148

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11149, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11149
  ret i1 %7, !dbg !11149
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hdb2202468076190dE"(ptr align 4 %self) unnamed_addr #0 !dbg !11150 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11152, metadata !DIExpression()), !dbg !11154
  br i1 false, label %bb2, label %bb1, !dbg !11154

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11154, !noundef !21
  %_5 = icmp ne i32 %_6, 0, !dbg !11154
  %1 = zext i1 %_5 to i8, !dbg !11154
  store i8 %1, ptr %_2, align 1, !dbg !11154
  br label %bb3, !dbg !11154

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11154
  br label %bb3, !dbg !11154

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11154, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11154
  br i1 %3, label %bb4, label %bb5, !dbg !11154

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11154, !noundef !21
  %_7 = and i32 %_8, 32768, !dbg !11154
  %4 = icmp eq i32 %_7, 32768, !dbg !11154
  %5 = zext i1 %4 to i8, !dbg !11154
  store i8 %5, ptr %0, align 1, !dbg !11154
  br label %bb6, !dbg !11154

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11154
  br label %bb6, !dbg !11154

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11155, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11155
  ret i1 %7, !dbg !11155
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h325eb06d03d4f84eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11156 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_223 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_214 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11170, metadata !DIExpression()), !dbg !11332
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11172, metadata !DIExpression()), !dbg !11333
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11174, metadata !DIExpression()), !dbg !11334
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11176, metadata !DIExpression()), !dbg !11335
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11178, metadata !DIExpression()), !dbg !11336
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11180, metadata !DIExpression()), !dbg !11337
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11182, metadata !DIExpression()), !dbg !11338
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11184, metadata !DIExpression()), !dbg !11339
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11186, metadata !DIExpression()), !dbg !11340
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11188, metadata !DIExpression()), !dbg !11341
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11190, metadata !DIExpression()), !dbg !11342
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11192, metadata !DIExpression()), !dbg !11343
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11194, metadata !DIExpression()), !dbg !11344
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11196, metadata !DIExpression()), !dbg !11345
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11198, metadata !DIExpression()), !dbg !11346
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11200, metadata !DIExpression()), !dbg !11347
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11202, metadata !DIExpression()), !dbg !11348
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11204, metadata !DIExpression()), !dbg !11349
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11206, metadata !DIExpression()), !dbg !11350
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11208, metadata !DIExpression()), !dbg !11351
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11210, metadata !DIExpression()), !dbg !11352
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11212, metadata !DIExpression()), !dbg !11353
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11214, metadata !DIExpression()), !dbg !11354
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11216, metadata !DIExpression()), !dbg !11355
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11218, metadata !DIExpression()), !dbg !11356
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11220, metadata !DIExpression()), !dbg !11357
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11222, metadata !DIExpression()), !dbg !11358
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11224, metadata !DIExpression()), !dbg !11359
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11226, metadata !DIExpression()), !dbg !11360
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11228, metadata !DIExpression()), !dbg !11361
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11230, metadata !DIExpression()), !dbg !11362
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11232, metadata !DIExpression()), !dbg !11363
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11234, metadata !DIExpression()), !dbg !11364
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11236, metadata !DIExpression()), !dbg !11365
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11238, metadata !DIExpression()), !dbg !11366
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11240, metadata !DIExpression()), !dbg !11367
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11242, metadata !DIExpression()), !dbg !11368
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11244, metadata !DIExpression()), !dbg !11369
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11246, metadata !DIExpression()), !dbg !11370
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11248, metadata !DIExpression()), !dbg !11371
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11250, metadata !DIExpression()), !dbg !11372
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11252, metadata !DIExpression()), !dbg !11373
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11254, metadata !DIExpression()), !dbg !11374
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11256, metadata !DIExpression()), !dbg !11375
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11258, metadata !DIExpression()), !dbg !11376
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11260, metadata !DIExpression()), !dbg !11377
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11262, metadata !DIExpression()), !dbg !11378
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11264, metadata !DIExpression()), !dbg !11379
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11266, metadata !DIExpression()), !dbg !11380
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11268, metadata !DIExpression()), !dbg !11381
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11270, metadata !DIExpression()), !dbg !11382
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11272, metadata !DIExpression()), !dbg !11383
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11274, metadata !DIExpression()), !dbg !11384
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11276, metadata !DIExpression()), !dbg !11385
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11278, metadata !DIExpression()), !dbg !11386
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11280, metadata !DIExpression()), !dbg !11387
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11282, metadata !DIExpression()), !dbg !11388
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11284, metadata !DIExpression()), !dbg !11389
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11286, metadata !DIExpression()), !dbg !11390
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11288, metadata !DIExpression()), !dbg !11391
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11290, metadata !DIExpression()), !dbg !11392
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11292, metadata !DIExpression()), !dbg !11393
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11294, metadata !DIExpression()), !dbg !11394
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11296, metadata !DIExpression()), !dbg !11395
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11298, metadata !DIExpression()), !dbg !11396
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11300, metadata !DIExpression()), !dbg !11397
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11302, metadata !DIExpression()), !dbg !11398
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11304, metadata !DIExpression()), !dbg !11399
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11306, metadata !DIExpression()), !dbg !11400
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11308, metadata !DIExpression()), !dbg !11401
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11310, metadata !DIExpression()), !dbg !11402
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11312, metadata !DIExpression()), !dbg !11403
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11316, metadata !DIExpression()), !dbg !11404
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11318, metadata !DIExpression()), !dbg !11405
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11320, metadata !DIExpression()), !dbg !11406
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11322, metadata !DIExpression()), !dbg !11407
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11324, metadata !DIExpression()), !dbg !11408
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11326, metadata !DIExpression()), !dbg !11409
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11328, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11330, metadata !DIExpression()), !dbg !11411
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11166, metadata !DIExpression()), !dbg !11412
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11167, metadata !DIExpression()), !dbg !11413
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11168, metadata !DIExpression()), !dbg !11414
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11314, metadata !DIExpression()), !dbg !11415
  store i8 1, ptr %first, align 1, !dbg !11416
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17he35e470dd3076064E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_4, label %bb2, label %bb12, !dbg !11417

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_15 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h40410712239dbafaE"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_15, label %bb14, label %bb23, !dbg !11417

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !11418
  %_5 = xor i1 %_6, true, !dbg !11419
  br i1 %_5, label %bb3, label %bb8, !dbg !11419

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !11421
  %3 = zext i1 %2 to i8, !dbg !11421
  store i8 %3, ptr %_11, align 1, !dbg !11421
  %4 = load i8, ptr %_11, align 1, !dbg !11421, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !11421
  %_14 = zext i1 %5 to i64, !dbg !11421
  %6 = icmp eq i64 %_14, 0, !dbg !11421
  br i1 %6, label %bb12, label %bb11, !dbg !11421

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !11422
  %8 = zext i1 %7 to i8, !dbg !11422
  store i8 %8, ptr %_7, align 1, !dbg !11422
  %9 = load i8, ptr %_7, align 1, !dbg !11422, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !11422
  %_10 = zext i1 %10 to i64, !dbg !11422
  %11 = icmp eq i64 %_10, 0, !dbg !11422
  br i1 %11, label %bb8, label %bb7, !dbg !11422

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11423
  %13 = zext i1 %12 to i8, !dbg !11423
  store i8 %13, ptr %0, align 1, !dbg !11423
  br label %bb221, !dbg !11423

bb221:                                            ; preds = %bb220, %bb219, %bb214, %bb211, %bb206, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11424, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !11424
  ret i1 %15, !dbg !11424

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11425
  %17 = zext i1 %16 to i8, !dbg !11425
  store i8 %17, ptr %0, align 1, !dbg !11425
  br label %bb221, !dbg !11425

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17he8aa0783eaebdf45E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_26, label %bb25, label %bb34, !dbg !11417

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !11418
  %_16 = xor i1 %_17, true, !dbg !11419
  br i1 %_16, label %bb15, label %bb19, !dbg !11419

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !11421
  %20 = zext i1 %19 to i8, !dbg !11421
  store i8 %20, ptr %_22, align 1, !dbg !11421
  %21 = load i8, ptr %_22, align 1, !dbg !11421, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !11421
  %_25 = zext i1 %22 to i64, !dbg !11421
  %23 = icmp eq i64 %_25, 0, !dbg !11421
  br i1 %23, label %bb23, label %bb22, !dbg !11421

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !11422
  %25 = zext i1 %24 to i8, !dbg !11422
  store i8 %25, ptr %_18, align 1, !dbg !11422
  %26 = load i8, ptr %_18, align 1, !dbg !11422, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !11422
  %_21 = zext i1 %27 to i64, !dbg !11422
  %28 = icmp eq i64 %_21, 0, !dbg !11422
  br i1 %28, label %bb19, label %bb18, !dbg !11422

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11426
  %30 = zext i1 %29 to i8, !dbg !11426
  store i8 %30, ptr %0, align 1, !dbg !11426
  br label %bb221, !dbg !11426

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11427
  %32 = zext i1 %31 to i8, !dbg !11427
  store i8 %32, ptr %0, align 1, !dbg !11427
  br label %bb221, !dbg !11427

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_37 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h3edeb9a2992fc379E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_37, label %bb36, label %bb45, !dbg !11417

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !11418
  %_27 = xor i1 %_28, true, !dbg !11419
  br i1 %_27, label %bb26, label %bb30, !dbg !11419

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !11421
  %35 = zext i1 %34 to i8, !dbg !11421
  store i8 %35, ptr %_33, align 1, !dbg !11421
  %36 = load i8, ptr %_33, align 1, !dbg !11421, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !11421
  %_36 = zext i1 %37 to i64, !dbg !11421
  %38 = icmp eq i64 %_36, 0, !dbg !11421
  br i1 %38, label %bb34, label %bb33, !dbg !11421

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !11422
  %40 = zext i1 %39 to i8, !dbg !11422
  store i8 %40, ptr %_29, align 1, !dbg !11422
  %41 = load i8, ptr %_29, align 1, !dbg !11422, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !11422
  %_32 = zext i1 %42 to i64, !dbg !11422
  %43 = icmp eq i64 %_32, 0, !dbg !11422
  br i1 %43, label %bb30, label %bb29, !dbg !11422

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11428
  %45 = zext i1 %44 to i8, !dbg !11428
  store i8 %45, ptr %0, align 1, !dbg !11428
  br label %bb221, !dbg !11428

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11429
  %47 = zext i1 %46 to i8, !dbg !11429
  store i8 %47, ptr %0, align 1, !dbg !11429
  br label %bb221, !dbg !11429

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h1d2efe705273dde8E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_48, label %bb47, label %bb56, !dbg !11417

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !11418
  %_38 = xor i1 %_39, true, !dbg !11419
  br i1 %_38, label %bb37, label %bb41, !dbg !11419

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !11421
  %50 = zext i1 %49 to i8, !dbg !11421
  store i8 %50, ptr %_44, align 1, !dbg !11421
  %51 = load i8, ptr %_44, align 1, !dbg !11421, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !11421
  %_47 = zext i1 %52 to i64, !dbg !11421
  %53 = icmp eq i64 %_47, 0, !dbg !11421
  br i1 %53, label %bb45, label %bb44, !dbg !11421

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !11422
  %55 = zext i1 %54 to i8, !dbg !11422
  store i8 %55, ptr %_40, align 1, !dbg !11422
  %56 = load i8, ptr %_40, align 1, !dbg !11422, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !11422
  %_43 = zext i1 %57 to i64, !dbg !11422
  %58 = icmp eq i64 %_43, 0, !dbg !11422
  br i1 %58, label %bb41, label %bb40, !dbg !11422

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11430
  %60 = zext i1 %59 to i8, !dbg !11430
  store i8 %60, ptr %0, align 1, !dbg !11430
  br label %bb221, !dbg !11430

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11431
  %62 = zext i1 %61 to i8, !dbg !11431
  store i8 %62, ptr %0, align 1, !dbg !11431
  br label %bb221, !dbg !11431

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_59 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hde7664d813083f59E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_59, label %bb58, label %bb67, !dbg !11417

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !11418
  %_49 = xor i1 %_50, true, !dbg !11419
  br i1 %_49, label %bb48, label %bb52, !dbg !11419

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !11421
  %65 = zext i1 %64 to i8, !dbg !11421
  store i8 %65, ptr %_55, align 1, !dbg !11421
  %66 = load i8, ptr %_55, align 1, !dbg !11421, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !11421
  %_58 = zext i1 %67 to i64, !dbg !11421
  %68 = icmp eq i64 %_58, 0, !dbg !11421
  br i1 %68, label %bb56, label %bb55, !dbg !11421

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !11422
  %70 = zext i1 %69 to i8, !dbg !11422
  store i8 %70, ptr %_51, align 1, !dbg !11422
  %71 = load i8, ptr %_51, align 1, !dbg !11422, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !11422
  %_54 = zext i1 %72 to i64, !dbg !11422
  %73 = icmp eq i64 %_54, 0, !dbg !11422
  br i1 %73, label %bb52, label %bb51, !dbg !11422

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11432
  %75 = zext i1 %74 to i8, !dbg !11432
  store i8 %75, ptr %0, align 1, !dbg !11432
  br label %bb221, !dbg !11432

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11433
  %77 = zext i1 %76 to i8, !dbg !11433
  store i8 %77, ptr %0, align 1, !dbg !11433
  br label %bb221, !dbg !11433

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hd585d8bf1ae1feddE"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_70, label %bb69, label %bb78, !dbg !11417

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !11418
  %_60 = xor i1 %_61, true, !dbg !11419
  br i1 %_60, label %bb59, label %bb63, !dbg !11419

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !11421
  %80 = zext i1 %79 to i8, !dbg !11421
  store i8 %80, ptr %_66, align 1, !dbg !11421
  %81 = load i8, ptr %_66, align 1, !dbg !11421, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !11421
  %_69 = zext i1 %82 to i64, !dbg !11421
  %83 = icmp eq i64 %_69, 0, !dbg !11421
  br i1 %83, label %bb67, label %bb66, !dbg !11421

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !11422
  %85 = zext i1 %84 to i8, !dbg !11422
  store i8 %85, ptr %_62, align 1, !dbg !11422
  %86 = load i8, ptr %_62, align 1, !dbg !11422, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !11422
  %_65 = zext i1 %87 to i64, !dbg !11422
  %88 = icmp eq i64 %_65, 0, !dbg !11422
  br i1 %88, label %bb63, label %bb62, !dbg !11422

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11434
  %90 = zext i1 %89 to i8, !dbg !11434
  store i8 %90, ptr %0, align 1, !dbg !11434
  br label %bb221, !dbg !11434

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11435
  %92 = zext i1 %91 to i8, !dbg !11435
  store i8 %92, ptr %0, align 1, !dbg !11435
  br label %bb221, !dbg !11435

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_81 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a284b4596751f5dE"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_81, label %bb80, label %bb89, !dbg !11417

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !11418
  %_71 = xor i1 %_72, true, !dbg !11419
  br i1 %_71, label %bb70, label %bb74, !dbg !11419

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !11421
  %95 = zext i1 %94 to i8, !dbg !11421
  store i8 %95, ptr %_77, align 1, !dbg !11421
  %96 = load i8, ptr %_77, align 1, !dbg !11421, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !11421
  %_80 = zext i1 %97 to i64, !dbg !11421
  %98 = icmp eq i64 %_80, 0, !dbg !11421
  br i1 %98, label %bb78, label %bb77, !dbg !11421

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !11422
  %100 = zext i1 %99 to i8, !dbg !11422
  store i8 %100, ptr %_73, align 1, !dbg !11422
  %101 = load i8, ptr %_73, align 1, !dbg !11422, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !11422
  %_76 = zext i1 %102 to i64, !dbg !11422
  %103 = icmp eq i64 %_76, 0, !dbg !11422
  br i1 %103, label %bb74, label %bb73, !dbg !11422

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11436
  %105 = zext i1 %104 to i8, !dbg !11436
  store i8 %105, ptr %0, align 1, !dbg !11436
  br label %bb221, !dbg !11436

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11437
  %107 = zext i1 %106 to i8, !dbg !11437
  store i8 %107, ptr %0, align 1, !dbg !11437
  br label %bb221, !dbg !11437

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h25a754fc4effb590E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_92, label %bb91, label %bb100, !dbg !11417

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !11418
  %_82 = xor i1 %_83, true, !dbg !11419
  br i1 %_82, label %bb81, label %bb85, !dbg !11419

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !11421
  %110 = zext i1 %109 to i8, !dbg !11421
  store i8 %110, ptr %_88, align 1, !dbg !11421
  %111 = load i8, ptr %_88, align 1, !dbg !11421, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !11421
  %_91 = zext i1 %112 to i64, !dbg !11421
  %113 = icmp eq i64 %_91, 0, !dbg !11421
  br i1 %113, label %bb89, label %bb88, !dbg !11421

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !11422
  %115 = zext i1 %114 to i8, !dbg !11422
  store i8 %115, ptr %_84, align 1, !dbg !11422
  %116 = load i8, ptr %_84, align 1, !dbg !11422, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !11422
  %_87 = zext i1 %117 to i64, !dbg !11422
  %118 = icmp eq i64 %_87, 0, !dbg !11422
  br i1 %118, label %bb85, label %bb84, !dbg !11422

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11438
  %120 = zext i1 %119 to i8, !dbg !11438
  store i8 %120, ptr %0, align 1, !dbg !11438
  br label %bb221, !dbg !11438

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11439
  %122 = zext i1 %121 to i8, !dbg !11439
  store i8 %122, ptr %0, align 1, !dbg !11439
  br label %bb221, !dbg !11439

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_103 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h3df9a5c4493b55d6E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_103, label %bb102, label %bb111, !dbg !11417

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !11418
  %_93 = xor i1 %_94, true, !dbg !11419
  br i1 %_93, label %bb92, label %bb96, !dbg !11419

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !11421
  %125 = zext i1 %124 to i8, !dbg !11421
  store i8 %125, ptr %_99, align 1, !dbg !11421
  %126 = load i8, ptr %_99, align 1, !dbg !11421, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !11421
  %_102 = zext i1 %127 to i64, !dbg !11421
  %128 = icmp eq i64 %_102, 0, !dbg !11421
  br i1 %128, label %bb100, label %bb99, !dbg !11421

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !11422
  %130 = zext i1 %129 to i8, !dbg !11422
  store i8 %130, ptr %_95, align 1, !dbg !11422
  %131 = load i8, ptr %_95, align 1, !dbg !11422, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !11422
  %_98 = zext i1 %132 to i64, !dbg !11422
  %133 = icmp eq i64 %_98, 0, !dbg !11422
  br i1 %133, label %bb96, label %bb95, !dbg !11422

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11440
  %135 = zext i1 %134 to i8, !dbg !11440
  store i8 %135, ptr %0, align 1, !dbg !11440
  br label %bb221, !dbg !11440

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11441
  %137 = zext i1 %136 to i8, !dbg !11441
  store i8 %137, ptr %0, align 1, !dbg !11441
  br label %bb221, !dbg !11441

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb1aaa2cfbd2d0795E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_114, label %bb113, label %bb122, !dbg !11417

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !11418
  %_104 = xor i1 %_105, true, !dbg !11419
  br i1 %_104, label %bb103, label %bb107, !dbg !11419

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !11421
  %140 = zext i1 %139 to i8, !dbg !11421
  store i8 %140, ptr %_110, align 1, !dbg !11421
  %141 = load i8, ptr %_110, align 1, !dbg !11421, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !11421
  %_113 = zext i1 %142 to i64, !dbg !11421
  %143 = icmp eq i64 %_113, 0, !dbg !11421
  br i1 %143, label %bb111, label %bb110, !dbg !11421

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !11422
  %145 = zext i1 %144 to i8, !dbg !11422
  store i8 %145, ptr %_106, align 1, !dbg !11422
  %146 = load i8, ptr %_106, align 1, !dbg !11422, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !11422
  %_109 = zext i1 %147 to i64, !dbg !11422
  %148 = icmp eq i64 %_109, 0, !dbg !11422
  br i1 %148, label %bb107, label %bb106, !dbg !11422

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11442
  %150 = zext i1 %149 to i8, !dbg !11442
  store i8 %150, ptr %0, align 1, !dbg !11442
  br label %bb221, !dbg !11442

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11443
  %152 = zext i1 %151 to i8, !dbg !11443
  store i8 %152, ptr %0, align 1, !dbg !11443
  br label %bb221, !dbg !11443

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_125 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h55ec09a199f5e297E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_125, label %bb124, label %bb133, !dbg !11417

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !11418
  %_115 = xor i1 %_116, true, !dbg !11419
  br i1 %_115, label %bb114, label %bb118, !dbg !11419

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !11421
  %155 = zext i1 %154 to i8, !dbg !11421
  store i8 %155, ptr %_121, align 1, !dbg !11421
  %156 = load i8, ptr %_121, align 1, !dbg !11421, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !11421
  %_124 = zext i1 %157 to i64, !dbg !11421
  %158 = icmp eq i64 %_124, 0, !dbg !11421
  br i1 %158, label %bb122, label %bb121, !dbg !11421

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !11422
  %160 = zext i1 %159 to i8, !dbg !11422
  store i8 %160, ptr %_117, align 1, !dbg !11422
  %161 = load i8, ptr %_117, align 1, !dbg !11422, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !11422
  %_120 = zext i1 %162 to i64, !dbg !11422
  %163 = icmp eq i64 %_120, 0, !dbg !11422
  br i1 %163, label %bb118, label %bb117, !dbg !11422

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11444
  %165 = zext i1 %164 to i8, !dbg !11444
  store i8 %165, ptr %0, align 1, !dbg !11444
  br label %bb221, !dbg !11444

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11445
  %167 = zext i1 %166 to i8, !dbg !11445
  store i8 %167, ptr %0, align 1, !dbg !11445
  br label %bb221, !dbg !11445

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h2a5c665f226d0072E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_136, label %bb135, label %bb144, !dbg !11417

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_127 = trunc i8 %168 to i1, !dbg !11418
  %_126 = xor i1 %_127, true, !dbg !11419
  br i1 %_126, label %bb125, label %bb129, !dbg !11419

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !11421
  %170 = zext i1 %169 to i8, !dbg !11421
  store i8 %170, ptr %_132, align 1, !dbg !11421
  %171 = load i8, ptr %_132, align 1, !dbg !11421, !range !1596, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !11421
  %_135 = zext i1 %172 to i64, !dbg !11421
  %173 = icmp eq i64 %_135, 0, !dbg !11421
  br i1 %173, label %bb133, label %bb132, !dbg !11421

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !11422
  %175 = zext i1 %174 to i8, !dbg !11422
  store i8 %175, ptr %_128, align 1, !dbg !11422
  %176 = load i8, ptr %_128, align 1, !dbg !11422, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !11422
  %_131 = zext i1 %177 to i64, !dbg !11422
  %178 = icmp eq i64 %_131, 0, !dbg !11422
  br i1 %178, label %bb129, label %bb128, !dbg !11422

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11446
  %180 = zext i1 %179 to i8, !dbg !11446
  store i8 %180, ptr %0, align 1, !dbg !11446
  br label %bb221, !dbg !11446

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11447
  %182 = zext i1 %181 to i8, !dbg !11447
  store i8 %182, ptr %0, align 1, !dbg !11447
  br label %bb221, !dbg !11447

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_147 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc3a3c6558bb6c4e7E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_147, label %bb146, label %bb155, !dbg !11417

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_138 = trunc i8 %183 to i1, !dbg !11418
  %_137 = xor i1 %_138, true, !dbg !11419
  br i1 %_137, label %bb136, label %bb140, !dbg !11419

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_144) #8, !dbg !11421
  %185 = zext i1 %184 to i8, !dbg !11421
  store i8 %185, ptr %_143, align 1, !dbg !11421
  %186 = load i8, ptr %_143, align 1, !dbg !11421, !range !1596, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !11421
  %_146 = zext i1 %187 to i64, !dbg !11421
  %188 = icmp eq i64 %_146, 0, !dbg !11421
  br i1 %188, label %bb144, label %bb143, !dbg !11421

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_140) #8, !dbg !11422
  %190 = zext i1 %189 to i8, !dbg !11422
  store i8 %190, ptr %_139, align 1, !dbg !11422
  %191 = load i8, ptr %_139, align 1, !dbg !11422, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !11422
  %_142 = zext i1 %192 to i64, !dbg !11422
  %193 = icmp eq i64 %_142, 0, !dbg !11422
  br i1 %193, label %bb140, label %bb139, !dbg !11422

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11448
  %195 = zext i1 %194 to i8, !dbg !11448
  store i8 %195, ptr %0, align 1, !dbg !11448
  br label %bb221, !dbg !11448

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11449
  %197 = zext i1 %196 to i8, !dbg !11449
  store i8 %197, ptr %0, align 1, !dbg !11449
  br label %bb221, !dbg !11449

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h2e0676e90e335209E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_158, label %bb157, label %bb166, !dbg !11417

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_149 = trunc i8 %198 to i1, !dbg !11418
  %_148 = xor i1 %_149, true, !dbg !11419
  br i1 %_148, label %bb147, label %bb151, !dbg !11419

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_155) #8, !dbg !11421
  %200 = zext i1 %199 to i8, !dbg !11421
  store i8 %200, ptr %_154, align 1, !dbg !11421
  %201 = load i8, ptr %_154, align 1, !dbg !11421, !range !1596, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !11421
  %_157 = zext i1 %202 to i64, !dbg !11421
  %203 = icmp eq i64 %_157, 0, !dbg !11421
  br i1 %203, label %bb155, label %bb154, !dbg !11421

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_151) #8, !dbg !11422
  %205 = zext i1 %204 to i8, !dbg !11422
  store i8 %205, ptr %_150, align 1, !dbg !11422
  %206 = load i8, ptr %_150, align 1, !dbg !11422, !range !1596, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !11422
  %_153 = zext i1 %207 to i64, !dbg !11422
  %208 = icmp eq i64 %_153, 0, !dbg !11422
  br i1 %208, label %bb151, label %bb150, !dbg !11422

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11450
  %210 = zext i1 %209 to i8, !dbg !11450
  store i8 %210, ptr %0, align 1, !dbg !11450
  br label %bb221, !dbg !11450

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11451
  %212 = zext i1 %211 to i8, !dbg !11451
  store i8 %212, ptr %0, align 1, !dbg !11451
  br label %bb221, !dbg !11451

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_169 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h8a10dc783448c9b7E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_169, label %bb168, label %bb177, !dbg !11417

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_160 = trunc i8 %213 to i1, !dbg !11418
  %_159 = xor i1 %_160, true, !dbg !11419
  br i1 %_159, label %bb158, label %bb162, !dbg !11419

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_166) #8, !dbg !11421
  %215 = zext i1 %214 to i8, !dbg !11421
  store i8 %215, ptr %_165, align 1, !dbg !11421
  %216 = load i8, ptr %_165, align 1, !dbg !11421, !range !1596, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !11421
  %_168 = zext i1 %217 to i64, !dbg !11421
  %218 = icmp eq i64 %_168, 0, !dbg !11421
  br i1 %218, label %bb166, label %bb165, !dbg !11421

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_162) #8, !dbg !11422
  %220 = zext i1 %219 to i8, !dbg !11422
  store i8 %220, ptr %_161, align 1, !dbg !11422
  %221 = load i8, ptr %_161, align 1, !dbg !11422, !range !1596, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !11422
  %_164 = zext i1 %222 to i64, !dbg !11422
  %223 = icmp eq i64 %_164, 0, !dbg !11422
  br i1 %223, label %bb162, label %bb161, !dbg !11422

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11452
  %225 = zext i1 %224 to i8, !dbg !11452
  store i8 %225, ptr %0, align 1, !dbg !11452
  br label %bb221, !dbg !11452

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11453
  %227 = zext i1 %226 to i8, !dbg !11453
  store i8 %227, ptr %0, align 1, !dbg !11453
  br label %bb221, !dbg !11453

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h24281060ad97650fE"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_180, label %bb179, label %bb188, !dbg !11417

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_171 = trunc i8 %228 to i1, !dbg !11418
  %_170 = xor i1 %_171, true, !dbg !11419
  br i1 %_170, label %bb169, label %bb173, !dbg !11419

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_177) #8, !dbg !11421
  %230 = zext i1 %229 to i8, !dbg !11421
  store i8 %230, ptr %_176, align 1, !dbg !11421
  %231 = load i8, ptr %_176, align 1, !dbg !11421, !range !1596, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !11421
  %_179 = zext i1 %232 to i64, !dbg !11421
  %233 = icmp eq i64 %_179, 0, !dbg !11421
  br i1 %233, label %bb177, label %bb176, !dbg !11421

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_173) #8, !dbg !11422
  %235 = zext i1 %234 to i8, !dbg !11422
  store i8 %235, ptr %_172, align 1, !dbg !11422
  %236 = load i8, ptr %_172, align 1, !dbg !11422, !range !1596, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !11422
  %_175 = zext i1 %237 to i64, !dbg !11422
  %238 = icmp eq i64 %_175, 0, !dbg !11422
  br i1 %238, label %bb173, label %bb172, !dbg !11422

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11454
  %240 = zext i1 %239 to i8, !dbg !11454
  store i8 %240, ptr %0, align 1, !dbg !11454
  br label %bb221, !dbg !11454

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11455
  %242 = zext i1 %241 to i8, !dbg !11455
  store i8 %242, ptr %0, align 1, !dbg !11455
  br label %bb221, !dbg !11455

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3ac109dff3711f29E"(ptr align 8 %self) #8, !dbg !11417
  br i1 %_191, label %bb190, label %bb199, !dbg !11417

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_182 = trunc i8 %243 to i1, !dbg !11418
  %_181 = xor i1 %_182, true, !dbg !11419
  br i1 %_181, label %bb180, label %bb184, !dbg !11419

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_188) #8, !dbg !11421
  %245 = zext i1 %244 to i8, !dbg !11421
  store i8 %245, ptr %_187, align 1, !dbg !11421
  %246 = load i8, ptr %_187, align 1, !dbg !11421, !range !1596, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !11421
  %_190 = zext i1 %247 to i64, !dbg !11421
  %248 = icmp eq i64 %_190, 0, !dbg !11421
  br i1 %248, label %bb188, label %bb187, !dbg !11421

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_184) #8, !dbg !11422
  %250 = zext i1 %249 to i8, !dbg !11422
  store i8 %250, ptr %_183, align 1, !dbg !11422
  %251 = load i8, ptr %_183, align 1, !dbg !11422, !range !1596, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !11422
  %_186 = zext i1 %252 to i64, !dbg !11422
  %253 = icmp eq i64 %_186, 0, !dbg !11422
  br i1 %253, label %bb184, label %bb183, !dbg !11422

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11456
  %255 = zext i1 %254 to i8, !dbg !11456
  store i8 %255, ptr %0, align 1, !dbg !11456
  br label %bb221, !dbg !11456

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11457
  %257 = zext i1 %256 to i8, !dbg !11457
  store i8 %257, ptr %0, align 1, !dbg !11457
  br label %bb221, !dbg !11457

bb199:                                            ; preds = %bb195, %bb188
  %_203 = load i64, ptr %self, align 8, !dbg !11458, !noundef !21
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17hfde4a0594783e2abE() #8, !dbg !11459
  store i64 %258, ptr %_207, align 8, !dbg !11459
; call x86_64::registers::rflags::RFlags::bits
  %_205 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17hea0a212bff5cd458E(ptr align 8 %_207) #8, !dbg !11459
  %_204 = xor i64 %_205, -1, !dbg !11460
  %259 = and i64 %_203, %_204, !dbg !11458
  store i64 %259, ptr %extra_bits, align 8, !dbg !11458
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11461, !noundef !21
  %261 = icmp eq i64 %260, 0, !dbg !11461
  br i1 %261, label %bb215, label %bb202, !dbg !11461

bb190:                                            ; preds = %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11418, !range !1596, !noundef !21
  %_193 = trunc i8 %262 to i1, !dbg !11418
  %_192 = xor i1 %_193, true, !dbg !11419
  br i1 %_192, label %bb191, label %bb195, !dbg !11419

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !11420
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !11421
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_199) #8, !dbg !11421
  %264 = zext i1 %263 to i8, !dbg !11421
  store i8 %264, ptr %_198, align 1, !dbg !11421
  %265 = load i8, ptr %_198, align 1, !dbg !11421, !range !1596, !noundef !21
  %266 = trunc i8 %265 to i1, !dbg !11421
  %_201 = zext i1 %266 to i64, !dbg !11421
  %267 = icmp eq i64 %_201, 0, !dbg !11421
  br i1 %267, label %bb199, label %bb198, !dbg !11421

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_195) #8, !dbg !11422
  %269 = zext i1 %268 to i8, !dbg !11422
  store i8 %269, ptr %_194, align 1, !dbg !11422
  %270 = load i8, ptr %_194, align 1, !dbg !11422, !range !1596, !noundef !21
  %271 = trunc i8 %270 to i1, !dbg !11422
  %_197 = zext i1 %271 to i64, !dbg !11422
  %272 = icmp eq i64 %_197, 0, !dbg !11422
  br i1 %272, label %bb195, label %bb194, !dbg !11422

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11462
  %274 = zext i1 %273 to i8, !dbg !11462
  store i8 %274, ptr %0, align 1, !dbg !11462
  br label %bb221, !dbg !11462

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11463
  %276 = zext i1 %275 to i8, !dbg !11463
  store i8 %276, ptr %0, align 1, !dbg !11463
  br label %bb221, !dbg !11463

bb215:                                            ; preds = %bb210, %bb199
  %277 = load i8, ptr %first, align 1, !dbg !11464, !range !1596, !noundef !21
  %_222 = trunc i8 %277 to i1, !dbg !11464
  br i1 %_222, label %bb216, label %bb220, !dbg !11464

bb202:                                            ; preds = %bb199
  %278 = load i8, ptr %first, align 1, !dbg !11465, !range !1596, !noundef !21
  %_209 = trunc i8 %278 to i1, !dbg !11465
  %_208 = xor i1 %_209, true, !dbg !11466
  br i1 %_208, label %bb203, label %bb207, !dbg !11466

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !11467
; call core::fmt::Formatter::write_str
  %_215 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_215) #8, !dbg !11468
  %280 = zext i1 %279 to i8, !dbg !11468
  store i8 %280, ptr %_214, align 1, !dbg !11468
  %281 = load i8, ptr %_214, align 1, !dbg !11468, !range !1596, !noundef !21
  %282 = trunc i8 %281 to i1, !dbg !11468
  %_217 = zext i1 %282 to i64, !dbg !11468
  %283 = icmp eq i64 %_217, 0, !dbg !11468
  br i1 %283, label %bb210, label %bb211, !dbg !11468

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11469
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_211) #8, !dbg !11469
  %285 = zext i1 %284 to i8, !dbg !11469
  store i8 %285, ptr %_210, align 1, !dbg !11469
  %286 = load i8, ptr %_210, align 1, !dbg !11469, !range !1596, !noundef !21
  %287 = trunc i8 %286 to i1, !dbg !11469
  %_213 = zext i1 %287 to i64, !dbg !11469
  %288 = icmp eq i64 %_213, 0, !dbg !11469
  br i1 %288, label %bb207, label %bb206, !dbg !11469

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11470
  %290 = zext i1 %289 to i8, !dbg !11470
  store i8 %290, ptr %0, align 1, !dbg !11470
  br label %bb221, !dbg !11470

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_219 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_219) #8, !dbg !11471
  %292 = zext i1 %291 to i8, !dbg !11471
  store i8 %292, ptr %_218, align 1, !dbg !11471
  %293 = load i8, ptr %_218, align 1, !dbg !11471, !range !1596, !noundef !21
  %294 = trunc i8 %293 to i1, !dbg !11471
  %_221 = zext i1 %294 to i64, !dbg !11471
  %295 = icmp eq i64 %_221, 0, !dbg !11471
  br i1 %295, label %bb215, label %bb214, !dbg !11471

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11472
  %297 = zext i1 %296 to i8, !dbg !11472
  store i8 %297, ptr %0, align 1, !dbg !11472
  br label %bb221, !dbg !11472

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11473
  %299 = zext i1 %298 to i8, !dbg !11473
  store i8 %299, ptr %0, align 1, !dbg !11473
  br label %bb221, !dbg !11473

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %0, align 1, !dbg !11474
  br label %bb221, !dbg !11424

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11475
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_224) #8, !dbg !11475
  %301 = zext i1 %300 to i8, !dbg !11475
  store i8 %301, ptr %_223, align 1, !dbg !11475
  %302 = load i8, ptr %_223, align 1, !dbg !11475, !range !1596, !noundef !21
  %303 = trunc i8 %302 to i1, !dbg !11475
  %_226 = zext i1 %303 to i64, !dbg !11475
  %304 = icmp eq i64 %_226, 0, !dbg !11475
  br i1 %304, label %bb220, label %bb219, !dbg !11475

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11476
  %306 = zext i1 %305 to i8, !dbg !11476
  store i8 %306, ptr %0, align 1, !dbg !11476
  br label %bb221, !dbg !11476

bb6:                                              ; No predecessors!
  unreachable, !dbg !11422
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbd79a360b5ad6b44E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11477 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11480, metadata !DIExpression()), !dbg !11482
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11481, metadata !DIExpression()), !dbg !11483
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11484
  ret i1 %0, !dbg !11485
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd46c5811f41d519fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11486 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11489, metadata !DIExpression()), !dbg !11491
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11490, metadata !DIExpression()), !dbg !11492
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11493
  ret i1 %0, !dbg !11494
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h091ab097cc77bd9cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11495 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11498, metadata !DIExpression()), !dbg !11500
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11499, metadata !DIExpression()), !dbg !11501
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11502
  ret i1 %0, !dbg !11503
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6be30b7164f1b710E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11504 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11507, metadata !DIExpression()), !dbg !11509
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11508, metadata !DIExpression()), !dbg !11510
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11511
  ret i1 %0, !dbg !11512
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17hfde4a0594783e2abE() unnamed_addr #0 !dbg !11513 {
start:
  %0 = alloca i64, align 8
  store i64 4161493, ptr %0, align 8, !dbg !11516
  %1 = load i64, ptr %0, align 8, !dbg !11517, !noundef !21
  ret i64 %1, !dbg !11517
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17hea0a212bff5cd458E(ptr align 8 %self) unnamed_addr #0 !dbg !11518 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11522, metadata !DIExpression()), !dbg !11523
  %0 = load i64, ptr %self, align 8, !dbg !11524, !noundef !21
  ret i64 %0, !dbg !11525
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17he35e470dd3076064E"(ptr align 8 %self) unnamed_addr #0 !dbg !11526 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11532, metadata !DIExpression()), !dbg !11535
  br i1 false, label %bb2, label %bb1, !dbg !11535

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11535, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11535
  %1 = zext i1 %_5 to i8, !dbg !11535
  store i8 %1, ptr %_2, align 1, !dbg !11535
  br label %bb3, !dbg !11535

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11535
  br label %bb3, !dbg !11535

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11535, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11535
  br i1 %3, label %bb4, label %bb5, !dbg !11535

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11535, !noundef !21
  %_7 = and i64 %_8, 2097152, !dbg !11535
  %4 = icmp eq i64 %_7, 2097152, !dbg !11535
  %5 = zext i1 %4 to i8, !dbg !11535
  store i8 %5, ptr %0, align 1, !dbg !11535
  br label %bb6, !dbg !11535

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11535
  br label %bb6, !dbg !11535

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11536, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11536
  ret i1 %7, !dbg !11536
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h40410712239dbafaE"(ptr align 8 %self) unnamed_addr #0 !dbg !11537 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11539, metadata !DIExpression()), !dbg !11541
  br i1 false, label %bb2, label %bb1, !dbg !11541

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11541, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11541
  %1 = zext i1 %_5 to i8, !dbg !11541
  store i8 %1, ptr %_2, align 1, !dbg !11541
  br label %bb3, !dbg !11541

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11541
  br label %bb3, !dbg !11541

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11541, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11541
  br i1 %3, label %bb4, label %bb5, !dbg !11541

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11541, !noundef !21
  %_7 = and i64 %_8, 1048576, !dbg !11541
  %4 = icmp eq i64 %_7, 1048576, !dbg !11541
  %5 = zext i1 %4 to i8, !dbg !11541
  store i8 %5, ptr %0, align 1, !dbg !11541
  br label %bb6, !dbg !11541

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11541
  br label %bb6, !dbg !11541

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11542, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11542
  ret i1 %7, !dbg !11542
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17he8aa0783eaebdf45E"(ptr align 8 %self) unnamed_addr #0 !dbg !11543 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11545, metadata !DIExpression()), !dbg !11547
  br i1 false, label %bb2, label %bb1, !dbg !11547

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11547, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11547
  %1 = zext i1 %_5 to i8, !dbg !11547
  store i8 %1, ptr %_2, align 1, !dbg !11547
  br label %bb3, !dbg !11547

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11547
  br label %bb3, !dbg !11547

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11547, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11547
  br i1 %3, label %bb4, label %bb5, !dbg !11547

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11547, !noundef !21
  %_7 = and i64 %_8, 524288, !dbg !11547
  %4 = icmp eq i64 %_7, 524288, !dbg !11547
  %5 = zext i1 %4 to i8, !dbg !11547
  store i8 %5, ptr %0, align 1, !dbg !11547
  br label %bb6, !dbg !11547

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11547
  br label %bb6, !dbg !11547

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11548, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11548
  ret i1 %7, !dbg !11548
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h3edeb9a2992fc379E"(ptr align 8 %self) unnamed_addr #0 !dbg !11549 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11551, metadata !DIExpression()), !dbg !11553
  br i1 false, label %bb2, label %bb1, !dbg !11553

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11553, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11553
  %1 = zext i1 %_5 to i8, !dbg !11553
  store i8 %1, ptr %_2, align 1, !dbg !11553
  br label %bb3, !dbg !11553

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11553
  br label %bb3, !dbg !11553

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11553, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11553
  br i1 %3, label %bb4, label %bb5, !dbg !11553

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11553, !noundef !21
  %_7 = and i64 %_8, 262144, !dbg !11553
  %4 = icmp eq i64 %_7, 262144, !dbg !11553
  %5 = zext i1 %4 to i8, !dbg !11553
  store i8 %5, ptr %0, align 1, !dbg !11553
  br label %bb6, !dbg !11553

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11553
  br label %bb6, !dbg !11553

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11554, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11554
  ret i1 %7, !dbg !11554
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h1d2efe705273dde8E"(ptr align 8 %self) unnamed_addr #0 !dbg !11555 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11557, metadata !DIExpression()), !dbg !11559
  br i1 false, label %bb2, label %bb1, !dbg !11559

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11559, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11559
  %1 = zext i1 %_5 to i8, !dbg !11559
  store i8 %1, ptr %_2, align 1, !dbg !11559
  br label %bb3, !dbg !11559

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11559
  br label %bb3, !dbg !11559

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11559, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11559
  br i1 %3, label %bb4, label %bb5, !dbg !11559

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11559, !noundef !21
  %_7 = and i64 %_8, 131072, !dbg !11559
  %4 = icmp eq i64 %_7, 131072, !dbg !11559
  %5 = zext i1 %4 to i8, !dbg !11559
  store i8 %5, ptr %0, align 1, !dbg !11559
  br label %bb6, !dbg !11559

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11559
  br label %bb6, !dbg !11559

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11560, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11560
  ret i1 %7, !dbg !11560
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hde7664d813083f59E"(ptr align 8 %self) unnamed_addr #0 !dbg !11561 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11563, metadata !DIExpression()), !dbg !11565
  br i1 false, label %bb2, label %bb1, !dbg !11565

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11565, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11565
  %1 = zext i1 %_5 to i8, !dbg !11565
  store i8 %1, ptr %_2, align 1, !dbg !11565
  br label %bb3, !dbg !11565

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11565
  br label %bb3, !dbg !11565

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11565, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11565
  br i1 %3, label %bb4, label %bb5, !dbg !11565

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11565, !noundef !21
  %_7 = and i64 %_8, 65536, !dbg !11565
  %4 = icmp eq i64 %_7, 65536, !dbg !11565
  %5 = zext i1 %4 to i8, !dbg !11565
  store i8 %5, ptr %0, align 1, !dbg !11565
  br label %bb6, !dbg !11565

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11565
  br label %bb6, !dbg !11565

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11566, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11566
  ret i1 %7, !dbg !11566
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hd585d8bf1ae1feddE"(ptr align 8 %self) unnamed_addr #0 !dbg !11567 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11569, metadata !DIExpression()), !dbg !11571
  br i1 false, label %bb2, label %bb1, !dbg !11571

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11571, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11571
  %1 = zext i1 %_5 to i8, !dbg !11571
  store i8 %1, ptr %_2, align 1, !dbg !11571
  br label %bb3, !dbg !11571

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11571
  br label %bb3, !dbg !11571

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11571, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11571
  br i1 %3, label %bb4, label %bb5, !dbg !11571

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11571, !noundef !21
  %_7 = and i64 %_8, 16384, !dbg !11571
  %4 = icmp eq i64 %_7, 16384, !dbg !11571
  %5 = zext i1 %4 to i8, !dbg !11571
  store i8 %5, ptr %0, align 1, !dbg !11571
  br label %bb6, !dbg !11571

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11571
  br label %bb6, !dbg !11571

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11572, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11572
  ret i1 %7, !dbg !11572
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a284b4596751f5dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11573 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11575, metadata !DIExpression()), !dbg !11577
  br i1 false, label %bb2, label %bb1, !dbg !11577

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11577, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11577
  %1 = zext i1 %_5 to i8, !dbg !11577
  store i8 %1, ptr %_2, align 1, !dbg !11577
  br label %bb3, !dbg !11577

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11577
  br label %bb3, !dbg !11577

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11577, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11577
  br i1 %3, label %bb4, label %bb5, !dbg !11577

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11577, !noundef !21
  %_7 = and i64 %_8, 8192, !dbg !11577
  %4 = icmp eq i64 %_7, 8192, !dbg !11577
  %5 = zext i1 %4 to i8, !dbg !11577
  store i8 %5, ptr %0, align 1, !dbg !11577
  br label %bb6, !dbg !11577

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11577
  br label %bb6, !dbg !11577

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11578, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11578
  ret i1 %7, !dbg !11578
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h25a754fc4effb590E"(ptr align 8 %self) unnamed_addr #0 !dbg !11579 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11581, metadata !DIExpression()), !dbg !11583
  br i1 false, label %bb2, label %bb1, !dbg !11583

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11583, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11583
  %1 = zext i1 %_5 to i8, !dbg !11583
  store i8 %1, ptr %_2, align 1, !dbg !11583
  br label %bb3, !dbg !11583

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11583
  br label %bb3, !dbg !11583

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11583, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11583
  br i1 %3, label %bb4, label %bb5, !dbg !11583

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11583, !noundef !21
  %_7 = and i64 %_8, 4096, !dbg !11583
  %4 = icmp eq i64 %_7, 4096, !dbg !11583
  %5 = zext i1 %4 to i8, !dbg !11583
  store i8 %5, ptr %0, align 1, !dbg !11583
  br label %bb6, !dbg !11583

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11583
  br label %bb6, !dbg !11583

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11584, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11584
  ret i1 %7, !dbg !11584
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h3df9a5c4493b55d6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11585 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11587, metadata !DIExpression()), !dbg !11589
  br i1 false, label %bb2, label %bb1, !dbg !11589

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11589, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11589
  %1 = zext i1 %_5 to i8, !dbg !11589
  store i8 %1, ptr %_2, align 1, !dbg !11589
  br label %bb3, !dbg !11589

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11589
  br label %bb3, !dbg !11589

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11589, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11589
  br i1 %3, label %bb4, label %bb5, !dbg !11589

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11589, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !11589
  %4 = icmp eq i64 %_7, 2048, !dbg !11589
  %5 = zext i1 %4 to i8, !dbg !11589
  store i8 %5, ptr %0, align 1, !dbg !11589
  br label %bb6, !dbg !11589

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11589
  br label %bb6, !dbg !11589

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11590, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11590
  ret i1 %7, !dbg !11590
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb1aaa2cfbd2d0795E"(ptr align 8 %self) unnamed_addr #0 !dbg !11591 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11593, metadata !DIExpression()), !dbg !11595
  br i1 false, label %bb2, label %bb1, !dbg !11595

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11595, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11595
  %1 = zext i1 %_5 to i8, !dbg !11595
  store i8 %1, ptr %_2, align 1, !dbg !11595
  br label %bb3, !dbg !11595

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11595
  br label %bb3, !dbg !11595

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11595, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11595
  br i1 %3, label %bb4, label %bb5, !dbg !11595

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11595, !noundef !21
  %_7 = and i64 %_8, 1024, !dbg !11595
  %4 = icmp eq i64 %_7, 1024, !dbg !11595
  %5 = zext i1 %4 to i8, !dbg !11595
  store i8 %5, ptr %0, align 1, !dbg !11595
  br label %bb6, !dbg !11595

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11595
  br label %bb6, !dbg !11595

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11596, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11596
  ret i1 %7, !dbg !11596
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h55ec09a199f5e297E"(ptr align 8 %self) unnamed_addr #0 !dbg !11597 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11599, metadata !DIExpression()), !dbg !11601
  br i1 false, label %bb2, label %bb1, !dbg !11601

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11601, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11601
  %1 = zext i1 %_5 to i8, !dbg !11601
  store i8 %1, ptr %_2, align 1, !dbg !11601
  br label %bb3, !dbg !11601

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11601
  br label %bb3, !dbg !11601

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11601, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11601
  br i1 %3, label %bb4, label %bb5, !dbg !11601

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11601, !noundef !21
  %_7 = and i64 %_8, 512, !dbg !11601
  %4 = icmp eq i64 %_7, 512, !dbg !11601
  %5 = zext i1 %4 to i8, !dbg !11601
  store i8 %5, ptr %0, align 1, !dbg !11601
  br label %bb6, !dbg !11601

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11601
  br label %bb6, !dbg !11601

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11602, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11602
  ret i1 %7, !dbg !11602
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h2a5c665f226d0072E"(ptr align 8 %self) unnamed_addr #0 !dbg !11603 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11605, metadata !DIExpression()), !dbg !11607
  br i1 false, label %bb2, label %bb1, !dbg !11607

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11607, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11607
  %1 = zext i1 %_5 to i8, !dbg !11607
  store i8 %1, ptr %_2, align 1, !dbg !11607
  br label %bb3, !dbg !11607

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11607
  br label %bb3, !dbg !11607

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11607, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11607
  br i1 %3, label %bb4, label %bb5, !dbg !11607

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11607, !noundef !21
  %_7 = and i64 %_8, 256, !dbg !11607
  %4 = icmp eq i64 %_7, 256, !dbg !11607
  %5 = zext i1 %4 to i8, !dbg !11607
  store i8 %5, ptr %0, align 1, !dbg !11607
  br label %bb6, !dbg !11607

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11607
  br label %bb6, !dbg !11607

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11608, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11608
  ret i1 %7, !dbg !11608
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc3a3c6558bb6c4e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !11609 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11611, metadata !DIExpression()), !dbg !11613
  br i1 false, label %bb2, label %bb1, !dbg !11613

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11613, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11613
  %1 = zext i1 %_5 to i8, !dbg !11613
  store i8 %1, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11613, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11613
  br i1 %3, label %bb4, label %bb5, !dbg !11613

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11613, !noundef !21
  %_7 = and i64 %_8, 128, !dbg !11613
  %4 = icmp eq i64 %_7, 128, !dbg !11613
  %5 = zext i1 %4 to i8, !dbg !11613
  store i8 %5, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11614, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11614
  ret i1 %7, !dbg !11614
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h2e0676e90e335209E"(ptr align 8 %self) unnamed_addr #0 !dbg !11615 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11617, metadata !DIExpression()), !dbg !11619
  br i1 false, label %bb2, label %bb1, !dbg !11619

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11619, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11619
  %1 = zext i1 %_5 to i8, !dbg !11619
  store i8 %1, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11619, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11619
  br i1 %3, label %bb4, label %bb5, !dbg !11619

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11619, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !11619
  %4 = icmp eq i64 %_7, 64, !dbg !11619
  %5 = zext i1 %4 to i8, !dbg !11619
  store i8 %5, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11620, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11620
  ret i1 %7, !dbg !11620
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h8a10dc783448c9b7E"(ptr align 8 %self) unnamed_addr #0 !dbg !11621 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11623, metadata !DIExpression()), !dbg !11625
  br i1 false, label %bb2, label %bb1, !dbg !11625

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11625, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11625
  %1 = zext i1 %_5 to i8, !dbg !11625
  store i8 %1, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11625, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11625
  br i1 %3, label %bb4, label %bb5, !dbg !11625

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11625, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !11625
  %4 = icmp eq i64 %_7, 16, !dbg !11625
  %5 = zext i1 %4 to i8, !dbg !11625
  store i8 %5, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11626, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11626
  ret i1 %7, !dbg !11626
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h24281060ad97650fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11629, metadata !DIExpression()), !dbg !11631
  br i1 false, label %bb2, label %bb1, !dbg !11631

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11631, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11631
  %1 = zext i1 %_5 to i8, !dbg !11631
  store i8 %1, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11631, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11631
  br i1 %3, label %bb4, label %bb5, !dbg !11631

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11631, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !11631
  %4 = icmp eq i64 %_7, 4, !dbg !11631
  %5 = zext i1 %4 to i8, !dbg !11631
  store i8 %5, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11632, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11632
  ret i1 %7, !dbg !11632
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3ac109dff3711f29E"(ptr align 8 %self) unnamed_addr #0 !dbg !11633 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11635, metadata !DIExpression()), !dbg !11637
  br i1 false, label %bb2, label %bb1, !dbg !11637

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11637, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11637
  %1 = zext i1 %_5 to i8, !dbg !11637
  store i8 %1, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11637, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11637
  br i1 %3, label %bb4, label %bb5, !dbg !11637

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11637, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !11637
  %4 = icmp eq i64 %_7, 1, !dbg !11637
  %5 = zext i1 %4 to i8, !dbg !11637
  store i8 %5, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11638, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11638
  ret i1 %7, !dbg !11638
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hd63ac75cfe569cddE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11639 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11646, metadata !DIExpression()), !dbg !11648
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11647, metadata !DIExpression()), !dbg !11648
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_98375afb55e90f96f57ab62a1fa27cd9, i64 2) #8, !dbg !11648
  ret i1 %0, !dbg !11649
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h7e33398ddf0ccd12E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11650 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11657, metadata !DIExpression()), !dbg !11659
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11658, metadata !DIExpression()), !dbg !11659
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6b11ef8a9190c43c951bec7a40cac59a, i64 2) #8, !dbg !11659
  ret i1 %0, !dbg !11660
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha25079b66b0b7bd0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11661 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11668, metadata !DIExpression()), !dbg !11670
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11669, metadata !DIExpression()), !dbg !11670
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3b607e04088b2e7242a777869149471c, i64 2) #8, !dbg !11670
  ret i1 %0, !dbg !11671
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hcae37a9fba90ce3cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11672 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11679, metadata !DIExpression()), !dbg !11681
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11680, metadata !DIExpression()), !dbg !11681
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_e948a861ba631e650e60399081c93095, i64 2) #8, !dbg !11681
  ret i1 %0, !dbg !11682
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hfde0d3078da6f519E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11683 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11690, metadata !DIExpression()), !dbg !11692
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11691, metadata !DIExpression()), !dbg !11692
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_5571647c858c361d1c071a9c1a49a0cd, i64 2) #8, !dbg !11692
  ret i1 %0, !dbg !11693
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3ee2dd4cdf03094E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11694 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11700, metadata !DIExpression()), !dbg !11702
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11701, metadata !DIExpression()), !dbg !11702
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_bea79a7c9df5c2071640f13b85c51d25, i64 2) #8, !dbg !11702
  ret i1 %0, !dbg !11703
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b42a0d65f17c792E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11704 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11713, metadata !DIExpression()), !dbg !11715
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11714, metadata !DIExpression()), !dbg !11715
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_280ce539e2c734d501835e1b4f95c081, i64 4) #8, !dbg !11715
  ret i1 %0, !dbg !11716
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hec7101e34eb2c866E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11717 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11730, metadata !DIExpression()), !dbg !11836
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11732, metadata !DIExpression()), !dbg !11837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11734, metadata !DIExpression()), !dbg !11838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11736, metadata !DIExpression()), !dbg !11839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11738, metadata !DIExpression()), !dbg !11840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11740, metadata !DIExpression()), !dbg !11841
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11742, metadata !DIExpression()), !dbg !11842
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11744, metadata !DIExpression()), !dbg !11843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11746, metadata !DIExpression()), !dbg !11844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11748, metadata !DIExpression()), !dbg !11845
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11750, metadata !DIExpression()), !dbg !11846
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11752, metadata !DIExpression()), !dbg !11847
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11754, metadata !DIExpression()), !dbg !11848
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11756, metadata !DIExpression()), !dbg !11849
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11758, metadata !DIExpression()), !dbg !11850
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11760, metadata !DIExpression()), !dbg !11851
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11762, metadata !DIExpression()), !dbg !11852
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11764, metadata !DIExpression()), !dbg !11853
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11766, metadata !DIExpression()), !dbg !11854
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11768, metadata !DIExpression()), !dbg !11855
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11770, metadata !DIExpression()), !dbg !11856
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11772, metadata !DIExpression()), !dbg !11857
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11774, metadata !DIExpression()), !dbg !11858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11776, metadata !DIExpression()), !dbg !11859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11778, metadata !DIExpression()), !dbg !11860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11780, metadata !DIExpression()), !dbg !11861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11782, metadata !DIExpression()), !dbg !11862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11784, metadata !DIExpression()), !dbg !11863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11786, metadata !DIExpression()), !dbg !11864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11788, metadata !DIExpression()), !dbg !11865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11790, metadata !DIExpression()), !dbg !11866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11792, metadata !DIExpression()), !dbg !11867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11794, metadata !DIExpression()), !dbg !11868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11796, metadata !DIExpression()), !dbg !11869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11798, metadata !DIExpression()), !dbg !11870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11800, metadata !DIExpression()), !dbg !11871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11802, metadata !DIExpression()), !dbg !11872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11804, metadata !DIExpression()), !dbg !11873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11806, metadata !DIExpression()), !dbg !11874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11808, metadata !DIExpression()), !dbg !11875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11810, metadata !DIExpression()), !dbg !11876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11812, metadata !DIExpression()), !dbg !11877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11814, metadata !DIExpression()), !dbg !11878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11816, metadata !DIExpression()), !dbg !11879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11820, metadata !DIExpression()), !dbg !11880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11822, metadata !DIExpression()), !dbg !11881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11824, metadata !DIExpression()), !dbg !11882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11826, metadata !DIExpression()), !dbg !11883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11828, metadata !DIExpression()), !dbg !11884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11830, metadata !DIExpression()), !dbg !11885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11832, metadata !DIExpression()), !dbg !11886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11834, metadata !DIExpression()), !dbg !11887
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11726, metadata !DIExpression()), !dbg !11888
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11727, metadata !DIExpression()), !dbg !11889
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11728, metadata !DIExpression()), !dbg !11890
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11818, metadata !DIExpression()), !dbg !11891
  store i8 1, ptr %first, align 1, !dbg !11892
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6882a26f64b1922aE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_4, label %bb2, label %bb12, !dbg !11893

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_15 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17he1d15dedcac899ecE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_15, label %bb14, label %bb23, !dbg !11893

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !11894
  %_5 = xor i1 %_6, true, !dbg !11895
  br i1 %_5, label %bb3, label %bb8, !dbg !11895

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !11897
  %3 = zext i1 %2 to i8, !dbg !11897
  store i8 %3, ptr %_11, align 1, !dbg !11897
  %4 = load i8, ptr %_11, align 1, !dbg !11897, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !11897
  %_14 = zext i1 %5 to i64, !dbg !11897
  %6 = icmp eq i64 %_14, 0, !dbg !11897
  br i1 %6, label %bb12, label %bb11, !dbg !11897

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !11898
  %8 = zext i1 %7 to i8, !dbg !11898
  store i8 %8, ptr %_7, align 1, !dbg !11898
  %9 = load i8, ptr %_7, align 1, !dbg !11898, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !11898
  %_10 = zext i1 %10 to i64, !dbg !11898
  %11 = icmp eq i64 %_10, 0, !dbg !11898
  br i1 %11, label %bb8, label %bb7, !dbg !11898

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11899
  %13 = zext i1 %12 to i8, !dbg !11899
  store i8 %13, ptr %0, align 1, !dbg !11899
  br label %bb144, !dbg !11899

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11900, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !11900
  ret i1 %15, !dbg !11900

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11901
  %17 = zext i1 %16 to i8, !dbg !11901
  store i8 %17, ptr %0, align 1, !dbg !11901
  br label %bb144, !dbg !11901

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h2d712c2d05590642E"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_26, label %bb25, label %bb34, !dbg !11893

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !11894
  %_16 = xor i1 %_17, true, !dbg !11895
  br i1 %_16, label %bb15, label %bb19, !dbg !11895

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !11897
  %20 = zext i1 %19 to i8, !dbg !11897
  store i8 %20, ptr %_22, align 1, !dbg !11897
  %21 = load i8, ptr %_22, align 1, !dbg !11897, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !11897
  %_25 = zext i1 %22 to i64, !dbg !11897
  %23 = icmp eq i64 %_25, 0, !dbg !11897
  br i1 %23, label %bb23, label %bb22, !dbg !11897

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !11898
  %25 = zext i1 %24 to i8, !dbg !11898
  store i8 %25, ptr %_18, align 1, !dbg !11898
  %26 = load i8, ptr %_18, align 1, !dbg !11898, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !11898
  %_21 = zext i1 %27 to i64, !dbg !11898
  %28 = icmp eq i64 %_21, 0, !dbg !11898
  br i1 %28, label %bb19, label %bb18, !dbg !11898

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11902
  %30 = zext i1 %29 to i8, !dbg !11902
  store i8 %30, ptr %0, align 1, !dbg !11902
  br label %bb144, !dbg !11902

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11903
  %32 = zext i1 %31 to i8, !dbg !11903
  store i8 %32, ptr %0, align 1, !dbg !11903
  br label %bb144, !dbg !11903

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_37 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h327fa2e6dadb92aeE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_37, label %bb36, label %bb45, !dbg !11893

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !11894
  %_27 = xor i1 %_28, true, !dbg !11895
  br i1 %_27, label %bb26, label %bb30, !dbg !11895

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !11897
  %35 = zext i1 %34 to i8, !dbg !11897
  store i8 %35, ptr %_33, align 1, !dbg !11897
  %36 = load i8, ptr %_33, align 1, !dbg !11897, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !11897
  %_36 = zext i1 %37 to i64, !dbg !11897
  %38 = icmp eq i64 %_36, 0, !dbg !11897
  br i1 %38, label %bb34, label %bb33, !dbg !11897

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !11898
  %40 = zext i1 %39 to i8, !dbg !11898
  store i8 %40, ptr %_29, align 1, !dbg !11898
  %41 = load i8, ptr %_29, align 1, !dbg !11898, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !11898
  %_32 = zext i1 %42 to i64, !dbg !11898
  %43 = icmp eq i64 %_32, 0, !dbg !11898
  br i1 %43, label %bb30, label %bb29, !dbg !11898

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11904
  %45 = zext i1 %44 to i8, !dbg !11904
  store i8 %45, ptr %0, align 1, !dbg !11904
  br label %bb144, !dbg !11904

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11905
  %47 = zext i1 %46 to i8, !dbg !11905
  store i8 %47, ptr %0, align 1, !dbg !11905
  br label %bb144, !dbg !11905

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h4090719fba2b21dcE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_48, label %bb47, label %bb56, !dbg !11893

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !11894
  %_38 = xor i1 %_39, true, !dbg !11895
  br i1 %_38, label %bb37, label %bb41, !dbg !11895

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !11897
  %50 = zext i1 %49 to i8, !dbg !11897
  store i8 %50, ptr %_44, align 1, !dbg !11897
  %51 = load i8, ptr %_44, align 1, !dbg !11897, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !11897
  %_47 = zext i1 %52 to i64, !dbg !11897
  %53 = icmp eq i64 %_47, 0, !dbg !11897
  br i1 %53, label %bb45, label %bb44, !dbg !11897

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !11898
  %55 = zext i1 %54 to i8, !dbg !11898
  store i8 %55, ptr %_40, align 1, !dbg !11898
  %56 = load i8, ptr %_40, align 1, !dbg !11898, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !11898
  %_43 = zext i1 %57 to i64, !dbg !11898
  %58 = icmp eq i64 %_43, 0, !dbg !11898
  br i1 %58, label %bb41, label %bb40, !dbg !11898

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11906
  %60 = zext i1 %59 to i8, !dbg !11906
  store i8 %60, ptr %0, align 1, !dbg !11906
  br label %bb144, !dbg !11906

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11907
  %62 = zext i1 %61 to i8, !dbg !11907
  store i8 %62, ptr %0, align 1, !dbg !11907
  br label %bb144, !dbg !11907

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_59 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h379f13f9f2a8e03bE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_59, label %bb58, label %bb67, !dbg !11893

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !11894
  %_49 = xor i1 %_50, true, !dbg !11895
  br i1 %_49, label %bb48, label %bb52, !dbg !11895

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !11897
  %65 = zext i1 %64 to i8, !dbg !11897
  store i8 %65, ptr %_55, align 1, !dbg !11897
  %66 = load i8, ptr %_55, align 1, !dbg !11897, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !11897
  %_58 = zext i1 %67 to i64, !dbg !11897
  %68 = icmp eq i64 %_58, 0, !dbg !11897
  br i1 %68, label %bb56, label %bb55, !dbg !11897

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !11898
  %70 = zext i1 %69 to i8, !dbg !11898
  store i8 %70, ptr %_51, align 1, !dbg !11898
  %71 = load i8, ptr %_51, align 1, !dbg !11898, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !11898
  %_54 = zext i1 %72 to i64, !dbg !11898
  %73 = icmp eq i64 %_54, 0, !dbg !11898
  br i1 %73, label %bb52, label %bb51, !dbg !11898

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11908
  %75 = zext i1 %74 to i8, !dbg !11908
  store i8 %75, ptr %0, align 1, !dbg !11908
  br label %bb144, !dbg !11908

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11909
  %77 = zext i1 %76 to i8, !dbg !11909
  store i8 %77, ptr %0, align 1, !dbg !11909
  br label %bb144, !dbg !11909

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h268eb4711daa329eE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_70, label %bb69, label %bb78, !dbg !11893

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !11894
  %_60 = xor i1 %_61, true, !dbg !11895
  br i1 %_60, label %bb59, label %bb63, !dbg !11895

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !11897
  %80 = zext i1 %79 to i8, !dbg !11897
  store i8 %80, ptr %_66, align 1, !dbg !11897
  %81 = load i8, ptr %_66, align 1, !dbg !11897, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !11897
  %_69 = zext i1 %82 to i64, !dbg !11897
  %83 = icmp eq i64 %_69, 0, !dbg !11897
  br i1 %83, label %bb67, label %bb66, !dbg !11897

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !11898
  %85 = zext i1 %84 to i8, !dbg !11898
  store i8 %85, ptr %_62, align 1, !dbg !11898
  %86 = load i8, ptr %_62, align 1, !dbg !11898, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !11898
  %_65 = zext i1 %87 to i64, !dbg !11898
  %88 = icmp eq i64 %_65, 0, !dbg !11898
  br i1 %88, label %bb63, label %bb62, !dbg !11898

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11910
  %90 = zext i1 %89 to i8, !dbg !11910
  store i8 %90, ptr %0, align 1, !dbg !11910
  br label %bb144, !dbg !11910

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11911
  %92 = zext i1 %91 to i8, !dbg !11911
  store i8 %92, ptr %0, align 1, !dbg !11911
  br label %bb144, !dbg !11911

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_81 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hccd81abf0a026bb9E"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_81, label %bb80, label %bb89, !dbg !11893

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !11894
  %_71 = xor i1 %_72, true, !dbg !11895
  br i1 %_71, label %bb70, label %bb74, !dbg !11895

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !11897
  %95 = zext i1 %94 to i8, !dbg !11897
  store i8 %95, ptr %_77, align 1, !dbg !11897
  %96 = load i8, ptr %_77, align 1, !dbg !11897, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !11897
  %_80 = zext i1 %97 to i64, !dbg !11897
  %98 = icmp eq i64 %_80, 0, !dbg !11897
  br i1 %98, label %bb78, label %bb77, !dbg !11897

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !11898
  %100 = zext i1 %99 to i8, !dbg !11898
  store i8 %100, ptr %_73, align 1, !dbg !11898
  %101 = load i8, ptr %_73, align 1, !dbg !11898, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !11898
  %_76 = zext i1 %102 to i64, !dbg !11898
  %103 = icmp eq i64 %_76, 0, !dbg !11898
  br i1 %103, label %bb74, label %bb73, !dbg !11898

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11912
  %105 = zext i1 %104 to i8, !dbg !11912
  store i8 %105, ptr %0, align 1, !dbg !11912
  br label %bb144, !dbg !11912

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11913
  %107 = zext i1 %106 to i8, !dbg !11913
  store i8 %107, ptr %0, align 1, !dbg !11913
  br label %bb144, !dbg !11913

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc17ec0ebd72486a3E"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_92, label %bb91, label %bb100, !dbg !11893

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !11894
  %_82 = xor i1 %_83, true, !dbg !11895
  br i1 %_82, label %bb81, label %bb85, !dbg !11895

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !11897
  %110 = zext i1 %109 to i8, !dbg !11897
  store i8 %110, ptr %_88, align 1, !dbg !11897
  %111 = load i8, ptr %_88, align 1, !dbg !11897, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !11897
  %_91 = zext i1 %112 to i64, !dbg !11897
  %113 = icmp eq i64 %_91, 0, !dbg !11897
  br i1 %113, label %bb89, label %bb88, !dbg !11897

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !11898
  %115 = zext i1 %114 to i8, !dbg !11898
  store i8 %115, ptr %_84, align 1, !dbg !11898
  %116 = load i8, ptr %_84, align 1, !dbg !11898, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !11898
  %_87 = zext i1 %117 to i64, !dbg !11898
  %118 = icmp eq i64 %_87, 0, !dbg !11898
  br i1 %118, label %bb85, label %bb84, !dbg !11898

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11914
  %120 = zext i1 %119 to i8, !dbg !11914
  store i8 %120, ptr %0, align 1, !dbg !11914
  br label %bb144, !dbg !11914

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11915
  %122 = zext i1 %121 to i8, !dbg !11915
  store i8 %122, ptr %0, align 1, !dbg !11915
  br label %bb144, !dbg !11915

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_103 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h0e96cc0ff1fca54cE"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_103, label %bb102, label %bb111, !dbg !11893

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !11894
  %_93 = xor i1 %_94, true, !dbg !11895
  br i1 %_93, label %bb92, label %bb96, !dbg !11895

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !11897
  %125 = zext i1 %124 to i8, !dbg !11897
  store i8 %125, ptr %_99, align 1, !dbg !11897
  %126 = load i8, ptr %_99, align 1, !dbg !11897, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !11897
  %_102 = zext i1 %127 to i64, !dbg !11897
  %128 = icmp eq i64 %_102, 0, !dbg !11897
  br i1 %128, label %bb100, label %bb99, !dbg !11897

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !11898
  %130 = zext i1 %129 to i8, !dbg !11898
  store i8 %130, ptr %_95, align 1, !dbg !11898
  %131 = load i8, ptr %_95, align 1, !dbg !11898, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !11898
  %_98 = zext i1 %132 to i64, !dbg !11898
  %133 = icmp eq i64 %_98, 0, !dbg !11898
  br i1 %133, label %bb96, label %bb95, !dbg !11898

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11916
  %135 = zext i1 %134 to i8, !dbg !11916
  store i8 %135, ptr %0, align 1, !dbg !11916
  br label %bb144, !dbg !11916

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11917
  %137 = zext i1 %136 to i8, !dbg !11917
  store i8 %137, ptr %0, align 1, !dbg !11917
  br label %bb144, !dbg !11917

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hc0809f6217a818c5E"(ptr align 8 %self) #8, !dbg !11893
  br i1 %_114, label %bb113, label %bb122, !dbg !11893

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !11894
  %_104 = xor i1 %_105, true, !dbg !11895
  br i1 %_104, label %bb103, label %bb107, !dbg !11895

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !11897
  %140 = zext i1 %139 to i8, !dbg !11897
  store i8 %140, ptr %_110, align 1, !dbg !11897
  %141 = load i8, ptr %_110, align 1, !dbg !11897, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !11897
  %_113 = zext i1 %142 to i64, !dbg !11897
  %143 = icmp eq i64 %_113, 0, !dbg !11897
  br i1 %143, label %bb111, label %bb110, !dbg !11897

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !11898
  %145 = zext i1 %144 to i8, !dbg !11898
  store i8 %145, ptr %_106, align 1, !dbg !11898
  %146 = load i8, ptr %_106, align 1, !dbg !11898, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !11898
  %_109 = zext i1 %147 to i64, !dbg !11898
  %148 = icmp eq i64 %_109, 0, !dbg !11898
  br i1 %148, label %bb107, label %bb106, !dbg !11898

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11918
  %150 = zext i1 %149 to i8, !dbg !11918
  store i8 %150, ptr %0, align 1, !dbg !11918
  br label %bb144, !dbg !11918

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11919
  %152 = zext i1 %151 to i8, !dbg !11919
  store i8 %152, ptr %0, align 1, !dbg !11919
  br label %bb144, !dbg !11919

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !11920, !noundef !21
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17heeccd103b21bb18bE() #8, !dbg !11921
  store i64 %153, ptr %_130, align 8, !dbg !11921
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h939bff49ea26a395E(ptr align 8 %_130) #8, !dbg !11921
  %_127 = xor i64 %_128, -1, !dbg !11922
  %154 = and i64 %_126, %_127, !dbg !11920
  store i64 %154, ptr %extra_bits, align 8, !dbg !11920
  %155 = load i64, ptr %extra_bits, align 8, !dbg !11923, !noundef !21
  %156 = icmp eq i64 %155, 0, !dbg !11923
  br i1 %156, label %bb138, label %bb125, !dbg !11923

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !11894, !range !1596, !noundef !21
  %_116 = trunc i8 %157 to i1, !dbg !11894
  %_115 = xor i1 %_116, true, !dbg !11895
  br i1 %_115, label %bb114, label %bb118, !dbg !11895

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !11897
  %159 = zext i1 %158 to i8, !dbg !11897
  store i8 %159, ptr %_121, align 1, !dbg !11897
  %160 = load i8, ptr %_121, align 1, !dbg !11897, !range !1596, !noundef !21
  %161 = trunc i8 %160 to i1, !dbg !11897
  %_124 = zext i1 %161 to i64, !dbg !11897
  %162 = icmp eq i64 %_124, 0, !dbg !11897
  br i1 %162, label %bb122, label %bb121, !dbg !11897

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !11898
  %164 = zext i1 %163 to i8, !dbg !11898
  store i8 %164, ptr %_117, align 1, !dbg !11898
  %165 = load i8, ptr %_117, align 1, !dbg !11898, !range !1596, !noundef !21
  %166 = trunc i8 %165 to i1, !dbg !11898
  %_120 = zext i1 %166 to i64, !dbg !11898
  %167 = icmp eq i64 %_120, 0, !dbg !11898
  br i1 %167, label %bb118, label %bb117, !dbg !11898

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11924
  %169 = zext i1 %168 to i8, !dbg !11924
  store i8 %169, ptr %0, align 1, !dbg !11924
  br label %bb144, !dbg !11924

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11925
  %171 = zext i1 %170 to i8, !dbg !11925
  store i8 %171, ptr %0, align 1, !dbg !11925
  br label %bb144, !dbg !11925

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !11926, !range !1596, !noundef !21
  %_145 = trunc i8 %172 to i1, !dbg !11926
  br i1 %_145, label %bb139, label %bb143, !dbg !11926

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !11927, !range !1596, !noundef !21
  %_132 = trunc i8 %173 to i1, !dbg !11927
  %_131 = xor i1 %_132, true, !dbg !11928
  br i1 %_131, label %bb126, label %bb130, !dbg !11928

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !11929
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11930
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_138) #8, !dbg !11930
  %175 = zext i1 %174 to i8, !dbg !11930
  store i8 %175, ptr %_137, align 1, !dbg !11930
  %176 = load i8, ptr %_137, align 1, !dbg !11930, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !11930
  %_140 = zext i1 %177 to i64, !dbg !11930
  %178 = icmp eq i64 %_140, 0, !dbg !11930
  br i1 %178, label %bb133, label %bb134, !dbg !11930

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11931
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_134) #8, !dbg !11931
  %180 = zext i1 %179 to i8, !dbg !11931
  store i8 %180, ptr %_133, align 1, !dbg !11931
  %181 = load i8, ptr %_133, align 1, !dbg !11931, !range !1596, !noundef !21
  %182 = trunc i8 %181 to i1, !dbg !11931
  %_136 = zext i1 %182 to i64, !dbg !11931
  %183 = icmp eq i64 %_136, 0, !dbg !11931
  br i1 %183, label %bb130, label %bb129, !dbg !11931

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11932
  %185 = zext i1 %184 to i8, !dbg !11932
  store i8 %185, ptr %0, align 1, !dbg !11932
  br label %bb144, !dbg !11932

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11933
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_142) #8, !dbg !11933
  %187 = zext i1 %186 to i8, !dbg !11933
  store i8 %187, ptr %_141, align 1, !dbg !11933
  %188 = load i8, ptr %_141, align 1, !dbg !11933, !range !1596, !noundef !21
  %189 = trunc i8 %188 to i1, !dbg !11933
  %_144 = zext i1 %189 to i64, !dbg !11933
  %190 = icmp eq i64 %_144, 0, !dbg !11933
  br i1 %190, label %bb138, label %bb137, !dbg !11933

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11934
  %192 = zext i1 %191 to i8, !dbg !11934
  store i8 %192, ptr %0, align 1, !dbg !11934
  br label %bb144, !dbg !11934

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11935
  %194 = zext i1 %193 to i8, !dbg !11935
  store i8 %194, ptr %0, align 1, !dbg !11935
  br label %bb144, !dbg !11935

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !11936
  br label %bb144, !dbg !11900

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11937
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_147) #8, !dbg !11937
  %196 = zext i1 %195 to i8, !dbg !11937
  store i8 %196, ptr %_146, align 1, !dbg !11937
  %197 = load i8, ptr %_146, align 1, !dbg !11937, !range !1596, !noundef !21
  %198 = trunc i8 %197 to i1, !dbg !11937
  %_149 = zext i1 %198 to i64, !dbg !11937
  %199 = icmp eq i64 %_149, 0, !dbg !11937
  br i1 %199, label %bb143, label %bb142, !dbg !11937

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11938
  %201 = zext i1 %200 to i8, !dbg !11938
  store i8 %201, ptr %0, align 1, !dbg !11938
  br label %bb144, !dbg !11938

bb6:                                              ; No predecessors!
  unreachable, !dbg !11898
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb06ff370be6bdecdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11939 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11942, metadata !DIExpression()), !dbg !11944
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11943, metadata !DIExpression()), !dbg !11945
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11946
  ret i1 %0, !dbg !11947
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hdb28ad83e605fd24E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11948 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11951, metadata !DIExpression()), !dbg !11953
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11952, metadata !DIExpression()), !dbg !11954
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11955
  ret i1 %0, !dbg !11956
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb98f493df560e334E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11957 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11960, metadata !DIExpression()), !dbg !11962
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11961, metadata !DIExpression()), !dbg !11963
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11964
  ret i1 %0, !dbg !11965
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he5afe4d3610c1501E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11966 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11969, metadata !DIExpression()), !dbg !11971
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11970, metadata !DIExpression()), !dbg !11972
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11973
  ret i1 %0, !dbg !11974
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17heeccd103b21bb18bE() unnamed_addr #0 !dbg !11975 {
start:
  %0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %0, align 8, !dbg !11978
  %1 = load i64, ptr %0, align 8, !dbg !11979, !noundef !21
  ret i64 %1, !dbg !11979
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h939bff49ea26a395E(ptr align 8 %self) unnamed_addr #0 !dbg !11980 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11984, metadata !DIExpression()), !dbg !11985
  %0 = load i64, ptr %self, align 8, !dbg !11986, !noundef !21
  ret i64 %0, !dbg !11987
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6882a26f64b1922aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11988 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11994, metadata !DIExpression()), !dbg !11996
  br i1 false, label %bb2, label %bb1, !dbg !11996

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11996, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !11996
  %1 = zext i1 %_5 to i8, !dbg !11996
  store i8 %1, ptr %_2, align 1, !dbg !11996
  br label %bb3, !dbg !11996

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11996
  br label %bb3, !dbg !11996

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11996, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !11996
  br i1 %3, label %bb4, label %bb5, !dbg !11996

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11996, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !11996
  %4 = icmp eq i64 %_7, 1, !dbg !11996
  %5 = zext i1 %4 to i8, !dbg !11996
  store i8 %5, ptr %0, align 1, !dbg !11996
  br label %bb6, !dbg !11996

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11996
  br label %bb6, !dbg !11996

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11997, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !11997
  ret i1 %7, !dbg !11997
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17he1d15dedcac899ecE"(ptr align 8 %self) unnamed_addr #0 !dbg !11998 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12000, metadata !DIExpression()), !dbg !12002
  br i1 false, label %bb2, label %bb1, !dbg !12002

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12002, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12002
  %1 = zext i1 %_5 to i8, !dbg !12002
  store i8 %1, ptr %_2, align 1, !dbg !12002
  br label %bb3, !dbg !12002

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12002
  br label %bb3, !dbg !12002

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12002, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12002
  br i1 %3, label %bb4, label %bb5, !dbg !12002

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12002, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !12002
  %4 = icmp eq i64 %_7, 2, !dbg !12002
  %5 = zext i1 %4 to i8, !dbg !12002
  store i8 %5, ptr %0, align 1, !dbg !12002
  br label %bb6, !dbg !12002

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12002
  br label %bb6, !dbg !12002

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12003, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12003
  ret i1 %7, !dbg !12003
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h2d712c2d05590642E"(ptr align 8 %self) unnamed_addr #0 !dbg !12004 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12006, metadata !DIExpression()), !dbg !12008
  br i1 false, label %bb2, label %bb1, !dbg !12008

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12008, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12008
  %1 = zext i1 %_5 to i8, !dbg !12008
  store i8 %1, ptr %_2, align 1, !dbg !12008
  br label %bb3, !dbg !12008

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12008
  br label %bb3, !dbg !12008

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12008, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12008
  br i1 %3, label %bb4, label %bb5, !dbg !12008

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12008, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !12008
  %4 = icmp eq i64 %_7, 4, !dbg !12008
  %5 = zext i1 %4 to i8, !dbg !12008
  store i8 %5, ptr %0, align 1, !dbg !12008
  br label %bb6, !dbg !12008

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12008
  br label %bb6, !dbg !12008

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12009, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12009
  ret i1 %7, !dbg !12009
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h327fa2e6dadb92aeE"(ptr align 8 %self) unnamed_addr #0 !dbg !12010 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12012, metadata !DIExpression()), !dbg !12014
  br i1 false, label %bb2, label %bb1, !dbg !12014

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12014, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12014
  %1 = zext i1 %_5 to i8, !dbg !12014
  store i8 %1, ptr %_2, align 1, !dbg !12014
  br label %bb3, !dbg !12014

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12014
  br label %bb3, !dbg !12014

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12014, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12014
  br i1 %3, label %bb4, label %bb5, !dbg !12014

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12014, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !12014
  %4 = icmp eq i64 %_7, 4, !dbg !12014
  %5 = zext i1 %4 to i8, !dbg !12014
  store i8 %5, ptr %0, align 1, !dbg !12014
  br label %bb6, !dbg !12014

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12014
  br label %bb6, !dbg !12014

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12015, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12015
  ret i1 %7, !dbg !12015
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h4090719fba2b21dcE"(ptr align 8 %self) unnamed_addr #0 !dbg !12016 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12018, metadata !DIExpression()), !dbg !12020
  br i1 false, label %bb2, label %bb1, !dbg !12020

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12020, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12020
  %1 = zext i1 %_5 to i8, !dbg !12020
  store i8 %1, ptr %_2, align 1, !dbg !12020
  br label %bb3, !dbg !12020

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12020
  br label %bb3, !dbg !12020

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12020, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12020
  br i1 %3, label %bb4, label %bb5, !dbg !12020

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12020, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !12020
  %4 = icmp eq i64 %_7, 8, !dbg !12020
  %5 = zext i1 %4 to i8, !dbg !12020
  store i8 %5, ptr %0, align 1, !dbg !12020
  br label %bb6, !dbg !12020

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12020
  br label %bb6, !dbg !12020

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12021, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12021
  ret i1 %7, !dbg !12021
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h379f13f9f2a8e03bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12022 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12024, metadata !DIExpression()), !dbg !12026
  br i1 false, label %bb2, label %bb1, !dbg !12026

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12026, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12026
  %1 = zext i1 %_5 to i8, !dbg !12026
  store i8 %1, ptr %_2, align 1, !dbg !12026
  br label %bb3, !dbg !12026

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12026
  br label %bb3, !dbg !12026

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12026, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12026
  br i1 %3, label %bb4, label %bb5, !dbg !12026

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12026, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !12026
  %4 = icmp eq i64 %_7, 16, !dbg !12026
  %5 = zext i1 %4 to i8, !dbg !12026
  store i8 %5, ptr %0, align 1, !dbg !12026
  br label %bb6, !dbg !12026

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12026
  br label %bb6, !dbg !12026

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12027, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12027
  ret i1 %7, !dbg !12027
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h268eb4711daa329eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12028 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12030, metadata !DIExpression()), !dbg !12032
  br i1 false, label %bb2, label %bb1, !dbg !12032

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12032, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12032
  %1 = zext i1 %_5 to i8, !dbg !12032
  store i8 %1, ptr %_2, align 1, !dbg !12032
  br label %bb3, !dbg !12032

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12032
  br label %bb3, !dbg !12032

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12032, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12032
  br i1 %3, label %bb4, label %bb5, !dbg !12032

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12032, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !12032
  %4 = icmp eq i64 %_7, 32, !dbg !12032
  %5 = zext i1 %4 to i8, !dbg !12032
  store i8 %5, ptr %0, align 1, !dbg !12032
  br label %bb6, !dbg !12032

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12032
  br label %bb6, !dbg !12032

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12033, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12033
  ret i1 %7, !dbg !12033
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hccd81abf0a026bb9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12034 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12036, metadata !DIExpression()), !dbg !12038
  br i1 false, label %bb2, label %bb1, !dbg !12038

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12038, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12038
  %1 = zext i1 %_5 to i8, !dbg !12038
  store i8 %1, ptr %_2, align 1, !dbg !12038
  br label %bb3, !dbg !12038

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12038
  br label %bb3, !dbg !12038

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12038, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12038
  br i1 %3, label %bb4, label %bb5, !dbg !12038

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12038, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !12038
  %4 = icmp eq i64 %_7, 64, !dbg !12038
  %5 = zext i1 %4 to i8, !dbg !12038
  store i8 %5, ptr %0, align 1, !dbg !12038
  br label %bb6, !dbg !12038

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12038
  br label %bb6, !dbg !12038

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12039, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12039
  ret i1 %7, !dbg !12039
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc17ec0ebd72486a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12040 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12042, metadata !DIExpression()), !dbg !12044
  br i1 false, label %bb2, label %bb1, !dbg !12044

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12044, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12044
  %1 = zext i1 %_5 to i8, !dbg !12044
  store i8 %1, ptr %_2, align 1, !dbg !12044
  br label %bb3, !dbg !12044

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12044
  br label %bb3, !dbg !12044

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12044, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12044
  br i1 %3, label %bb4, label %bb5, !dbg !12044

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12044, !noundef !21
  %_7 = and i64 %_8, 128, !dbg !12044
  %4 = icmp eq i64 %_7, 128, !dbg !12044
  %5 = zext i1 %4 to i8, !dbg !12044
  store i8 %5, ptr %0, align 1, !dbg !12044
  br label %bb6, !dbg !12044

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12044
  br label %bb6, !dbg !12044

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12045, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12045
  ret i1 %7, !dbg !12045
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h0e96cc0ff1fca54cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12046 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12048, metadata !DIExpression()), !dbg !12050
  br i1 false, label %bb2, label %bb1, !dbg !12050

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12050, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12050
  %1 = zext i1 %_5 to i8, !dbg !12050
  store i8 %1, ptr %_2, align 1, !dbg !12050
  br label %bb3, !dbg !12050

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12050
  br label %bb3, !dbg !12050

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12050, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12050
  br i1 %3, label %bb4, label %bb5, !dbg !12050

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12050, !noundef !21
  %_7 = and i64 %_8, 512, !dbg !12050
  %4 = icmp eq i64 %_7, 512, !dbg !12050
  %5 = zext i1 %4 to i8, !dbg !12050
  store i8 %5, ptr %0, align 1, !dbg !12050
  br label %bb6, !dbg !12050

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12050
  br label %bb6, !dbg !12050

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12051, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12051
  ret i1 %7, !dbg !12051
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hc0809f6217a818c5E"(ptr align 8 %self) unnamed_addr #0 !dbg !12052 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12054, metadata !DIExpression()), !dbg !12056
  br i1 false, label %bb2, label %bb1, !dbg !12056

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12056, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12056
  %1 = zext i1 %_5 to i8, !dbg !12056
  store i8 %1, ptr %_2, align 1, !dbg !12056
  br label %bb3, !dbg !12056

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12056
  br label %bb3, !dbg !12056

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12056, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12056
  br i1 %3, label %bb4, label %bb5, !dbg !12056

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12056, !noundef !21
  %_7 = and i64 %_8, 4611686018427387904, !dbg !12056
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !12056
  %5 = zext i1 %4 to i8, !dbg !12056
  store i8 %5, ptr %0, align 1, !dbg !12056
  br label %bb6, !dbg !12056

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12056
  br label %bb6, !dbg !12056

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12057, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12057
  ret i1 %7, !dbg !12057
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h950d099094f91cadE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12058 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12063, metadata !DIExpression()), !dbg !12065
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12064, metadata !DIExpression()), !dbg !12065
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12066
  store ptr %0, ptr %_10, align 8, !dbg !12066
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8 %f, ptr align 1 @alloc_6f20379aa2a1d56d01c571e34dc2a40c, i64 21, ptr align 1 @alloc_31b9803b92f4133f50a8f77a91f280cf, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_f92b1a49cd2fef011d7606f6333298f2, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12065
  ret i1 %1, !dbg !12067
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hca75aa6b46480e5fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12068 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12088, metadata !DIExpression()), !dbg !12095
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12089, metadata !DIExpression()), !dbg !12095
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12090, metadata !DIExpression()), !dbg !12096
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12094, metadata !DIExpression()), !dbg !12097
  %_3 = load i64, ptr %self, align 8, !dbg !12095, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !12095
  br i1 %1, label %bb3, label %bb1, !dbg !12095

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12098
  store ptr %2, ptr %__self_0, align 8, !dbg !12098
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_c3f6f9be125b7bcc4f28552e6284928b, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.5) #8, !dbg !12099
  %4 = zext i1 %3 to i8, !dbg !12099
  store i8 %4, ptr %0, align 1, !dbg !12099
  br label %bb4, !dbg !12099

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12100
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12100
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12092, metadata !DIExpression()), !dbg !12101
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12102
  store ptr %5, ptr %__self_1, align 8, !dbg !12102
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h68fee57e4b88337cE(ptr align 8 %f, ptr align 1 @alloc_2feb0312c51e30b5442145f45f5b8b8c, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.5) #8, !dbg !12103
  %7 = zext i1 %6 to i8, !dbg !12103
  store i8 %7, ptr %0, align 1, !dbg !12103
  br label %bb4, !dbg !12103

bb2:                                              ; No predecessors!
  unreachable, !dbg !12095

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12104, !range !1596, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !12104
  ret i1 %9, !dbg !12104
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h694fe72c56acc411E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12105 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_190 = alloca i8, align 1
  %_185 = alloca i8, align 1
  %_181 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_174 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12118, metadata !DIExpression()), !dbg !12256
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12120, metadata !DIExpression()), !dbg !12257
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12122, metadata !DIExpression()), !dbg !12258
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12124, metadata !DIExpression()), !dbg !12259
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12126, metadata !DIExpression()), !dbg !12260
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12128, metadata !DIExpression()), !dbg !12261
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12130, metadata !DIExpression()), !dbg !12262
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12132, metadata !DIExpression()), !dbg !12263
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12134, metadata !DIExpression()), !dbg !12264
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12136, metadata !DIExpression()), !dbg !12265
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12138, metadata !DIExpression()), !dbg !12266
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12140, metadata !DIExpression()), !dbg !12267
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12142, metadata !DIExpression()), !dbg !12268
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12144, metadata !DIExpression()), !dbg !12269
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12146, metadata !DIExpression()), !dbg !12270
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12148, metadata !DIExpression()), !dbg !12271
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12150, metadata !DIExpression()), !dbg !12272
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12152, metadata !DIExpression()), !dbg !12273
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12154, metadata !DIExpression()), !dbg !12274
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12156, metadata !DIExpression()), !dbg !12275
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12158, metadata !DIExpression()), !dbg !12276
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12160, metadata !DIExpression()), !dbg !12277
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12162, metadata !DIExpression()), !dbg !12278
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12164, metadata !DIExpression()), !dbg !12279
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12166, metadata !DIExpression()), !dbg !12280
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12168, metadata !DIExpression()), !dbg !12281
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12170, metadata !DIExpression()), !dbg !12282
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12172, metadata !DIExpression()), !dbg !12283
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12174, metadata !DIExpression()), !dbg !12284
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12176, metadata !DIExpression()), !dbg !12285
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12178, metadata !DIExpression()), !dbg !12286
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12180, metadata !DIExpression()), !dbg !12287
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12182, metadata !DIExpression()), !dbg !12288
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12184, metadata !DIExpression()), !dbg !12289
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12186, metadata !DIExpression()), !dbg !12290
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12188, metadata !DIExpression()), !dbg !12291
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12190, metadata !DIExpression()), !dbg !12292
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12192, metadata !DIExpression()), !dbg !12293
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12194, metadata !DIExpression()), !dbg !12294
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12196, metadata !DIExpression()), !dbg !12295
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12198, metadata !DIExpression()), !dbg !12296
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12200, metadata !DIExpression()), !dbg !12297
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12202, metadata !DIExpression()), !dbg !12298
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12204, metadata !DIExpression()), !dbg !12299
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12206, metadata !DIExpression()), !dbg !12300
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12208, metadata !DIExpression()), !dbg !12301
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12210, metadata !DIExpression()), !dbg !12302
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12212, metadata !DIExpression()), !dbg !12303
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12214, metadata !DIExpression()), !dbg !12304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12216, metadata !DIExpression()), !dbg !12305
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12218, metadata !DIExpression()), !dbg !12306
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12220, metadata !DIExpression()), !dbg !12307
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12222, metadata !DIExpression()), !dbg !12308
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12224, metadata !DIExpression()), !dbg !12309
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12226, metadata !DIExpression()), !dbg !12310
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12228, metadata !DIExpression()), !dbg !12311
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12230, metadata !DIExpression()), !dbg !12312
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12232, metadata !DIExpression()), !dbg !12313
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12234, metadata !DIExpression()), !dbg !12314
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12236, metadata !DIExpression()), !dbg !12315
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12240, metadata !DIExpression()), !dbg !12316
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12242, metadata !DIExpression()), !dbg !12317
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12244, metadata !DIExpression()), !dbg !12318
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12246, metadata !DIExpression()), !dbg !12319
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12248, metadata !DIExpression()), !dbg !12320
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12250, metadata !DIExpression()), !dbg !12321
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12252, metadata !DIExpression()), !dbg !12322
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12254, metadata !DIExpression()), !dbg !12323
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12114, metadata !DIExpression()), !dbg !12324
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12115, metadata !DIExpression()), !dbg !12325
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12116, metadata !DIExpression()), !dbg !12326
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12238, metadata !DIExpression()), !dbg !12327
  store i8 1, ptr %first, align 1, !dbg !12328
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hc3ed9a3584fbcc02E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_4, label %bb2, label %bb12, !dbg !12329

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h72c0ef8b7aa7fb57E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_15, label %bb14, label %bb23, !dbg !12329

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !12330
  %_5 = xor i1 %_6, true, !dbg !12331
  br i1 %_5, label %bb3, label %bb8, !dbg !12331

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !12333
  %3 = zext i1 %2 to i8, !dbg !12333
  store i8 %3, ptr %_11, align 1, !dbg !12333
  %4 = load i8, ptr %_11, align 1, !dbg !12333, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !12333
  %_14 = zext i1 %5 to i64, !dbg !12333
  %6 = icmp eq i64 %_14, 0, !dbg !12333
  br i1 %6, label %bb12, label %bb11, !dbg !12333

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !12334
  %8 = zext i1 %7 to i8, !dbg !12334
  store i8 %8, ptr %_7, align 1, !dbg !12334
  %9 = load i8, ptr %_7, align 1, !dbg !12334, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !12334
  %_10 = zext i1 %10 to i64, !dbg !12334
  %11 = icmp eq i64 %_10, 0, !dbg !12334
  br i1 %11, label %bb8, label %bb7, !dbg !12334

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12335
  %13 = zext i1 %12 to i8, !dbg !12335
  store i8 %13, ptr %0, align 1, !dbg !12335
  br label %bb188, !dbg !12335

bb188:                                            ; preds = %bb187, %bb186, %bb181, %bb178, %bb173, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12336, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !12336
  ret i1 %15, !dbg !12336

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12337
  %17 = zext i1 %16 to i8, !dbg !12337
  store i8 %17, ptr %0, align 1, !dbg !12337
  br label %bb188, !dbg !12337

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17he757e01fa017e0a7E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_26, label %bb25, label %bb34, !dbg !12329

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !12330
  %_16 = xor i1 %_17, true, !dbg !12331
  br i1 %_16, label %bb15, label %bb19, !dbg !12331

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !12333
  %20 = zext i1 %19 to i8, !dbg !12333
  store i8 %20, ptr %_22, align 1, !dbg !12333
  %21 = load i8, ptr %_22, align 1, !dbg !12333, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !12333
  %_25 = zext i1 %22 to i64, !dbg !12333
  %23 = icmp eq i64 %_25, 0, !dbg !12333
  br i1 %23, label %bb23, label %bb22, !dbg !12333

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !12334
  %25 = zext i1 %24 to i8, !dbg !12334
  store i8 %25, ptr %_18, align 1, !dbg !12334
  %26 = load i8, ptr %_18, align 1, !dbg !12334, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !12334
  %_21 = zext i1 %27 to i64, !dbg !12334
  %28 = icmp eq i64 %_21, 0, !dbg !12334
  br i1 %28, label %bb19, label %bb18, !dbg !12334

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12338
  %30 = zext i1 %29 to i8, !dbg !12338
  store i8 %30, ptr %0, align 1, !dbg !12338
  br label %bb188, !dbg !12338

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12339
  %32 = zext i1 %31 to i8, !dbg !12339
  store i8 %32, ptr %0, align 1, !dbg !12339
  br label %bb188, !dbg !12339

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_37 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h0a27d2cb8026db35E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_37, label %bb36, label %bb45, !dbg !12329

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !12330
  %_27 = xor i1 %_28, true, !dbg !12331
  br i1 %_27, label %bb26, label %bb30, !dbg !12331

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !12333
  %35 = zext i1 %34 to i8, !dbg !12333
  store i8 %35, ptr %_33, align 1, !dbg !12333
  %36 = load i8, ptr %_33, align 1, !dbg !12333, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !12333
  %_36 = zext i1 %37 to i64, !dbg !12333
  %38 = icmp eq i64 %_36, 0, !dbg !12333
  br i1 %38, label %bb34, label %bb33, !dbg !12333

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !12334
  %40 = zext i1 %39 to i8, !dbg !12334
  store i8 %40, ptr %_29, align 1, !dbg !12334
  %41 = load i8, ptr %_29, align 1, !dbg !12334, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !12334
  %_32 = zext i1 %42 to i64, !dbg !12334
  %43 = icmp eq i64 %_32, 0, !dbg !12334
  br i1 %43, label %bb30, label %bb29, !dbg !12334

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12340
  %45 = zext i1 %44 to i8, !dbg !12340
  store i8 %45, ptr %0, align 1, !dbg !12340
  br label %bb188, !dbg !12340

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12341
  %47 = zext i1 %46 to i8, !dbg !12341
  store i8 %47, ptr %0, align 1, !dbg !12341
  br label %bb188, !dbg !12341

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h5cc7ad8f0efcf6afE"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_48, label %bb47, label %bb56, !dbg !12329

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !12330
  %_38 = xor i1 %_39, true, !dbg !12331
  br i1 %_38, label %bb37, label %bb41, !dbg !12331

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !12333
  %50 = zext i1 %49 to i8, !dbg !12333
  store i8 %50, ptr %_44, align 1, !dbg !12333
  %51 = load i8, ptr %_44, align 1, !dbg !12333, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !12333
  %_47 = zext i1 %52 to i64, !dbg !12333
  %53 = icmp eq i64 %_47, 0, !dbg !12333
  br i1 %53, label %bb45, label %bb44, !dbg !12333

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !12334
  %55 = zext i1 %54 to i8, !dbg !12334
  store i8 %55, ptr %_40, align 1, !dbg !12334
  %56 = load i8, ptr %_40, align 1, !dbg !12334, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !12334
  %_43 = zext i1 %57 to i64, !dbg !12334
  %58 = icmp eq i64 %_43, 0, !dbg !12334
  br i1 %58, label %bb41, label %bb40, !dbg !12334

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12342
  %60 = zext i1 %59 to i8, !dbg !12342
  store i8 %60, ptr %0, align 1, !dbg !12342
  br label %bb188, !dbg !12342

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12343
  %62 = zext i1 %61 to i8, !dbg !12343
  store i8 %62, ptr %0, align 1, !dbg !12343
  br label %bb188, !dbg !12343

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_59 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h172ef375c2d710e4E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_59, label %bb58, label %bb67, !dbg !12329

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !12330
  %_49 = xor i1 %_50, true, !dbg !12331
  br i1 %_49, label %bb48, label %bb52, !dbg !12331

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !12333
  %65 = zext i1 %64 to i8, !dbg !12333
  store i8 %65, ptr %_55, align 1, !dbg !12333
  %66 = load i8, ptr %_55, align 1, !dbg !12333, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !12333
  %_58 = zext i1 %67 to i64, !dbg !12333
  %68 = icmp eq i64 %_58, 0, !dbg !12333
  br i1 %68, label %bb56, label %bb55, !dbg !12333

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !12334
  %70 = zext i1 %69 to i8, !dbg !12334
  store i8 %70, ptr %_51, align 1, !dbg !12334
  %71 = load i8, ptr %_51, align 1, !dbg !12334, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !12334
  %_54 = zext i1 %72 to i64, !dbg !12334
  %73 = icmp eq i64 %_54, 0, !dbg !12334
  br i1 %73, label %bb52, label %bb51, !dbg !12334

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12344
  %75 = zext i1 %74 to i8, !dbg !12344
  store i8 %75, ptr %0, align 1, !dbg !12344
  br label %bb188, !dbg !12344

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12345
  %77 = zext i1 %76 to i8, !dbg !12345
  store i8 %77, ptr %0, align 1, !dbg !12345
  br label %bb188, !dbg !12345

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h254bd94990254e6bE"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_70, label %bb69, label %bb78, !dbg !12329

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !12330
  %_60 = xor i1 %_61, true, !dbg !12331
  br i1 %_60, label %bb59, label %bb63, !dbg !12331

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !12333
  %80 = zext i1 %79 to i8, !dbg !12333
  store i8 %80, ptr %_66, align 1, !dbg !12333
  %81 = load i8, ptr %_66, align 1, !dbg !12333, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !12333
  %_69 = zext i1 %82 to i64, !dbg !12333
  %83 = icmp eq i64 %_69, 0, !dbg !12333
  br i1 %83, label %bb67, label %bb66, !dbg !12333

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !12334
  %85 = zext i1 %84 to i8, !dbg !12334
  store i8 %85, ptr %_62, align 1, !dbg !12334
  %86 = load i8, ptr %_62, align 1, !dbg !12334, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !12334
  %_65 = zext i1 %87 to i64, !dbg !12334
  %88 = icmp eq i64 %_65, 0, !dbg !12334
  br i1 %88, label %bb63, label %bb62, !dbg !12334

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12346
  %90 = zext i1 %89 to i8, !dbg !12346
  store i8 %90, ptr %0, align 1, !dbg !12346
  br label %bb188, !dbg !12346

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12347
  %92 = zext i1 %91 to i8, !dbg !12347
  store i8 %92, ptr %0, align 1, !dbg !12347
  br label %bb188, !dbg !12347

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_81 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h7ce33f11103e0784E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_81, label %bb80, label %bb89, !dbg !12329

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !12330
  %_71 = xor i1 %_72, true, !dbg !12331
  br i1 %_71, label %bb70, label %bb74, !dbg !12331

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !12333
  %95 = zext i1 %94 to i8, !dbg !12333
  store i8 %95, ptr %_77, align 1, !dbg !12333
  %96 = load i8, ptr %_77, align 1, !dbg !12333, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !12333
  %_80 = zext i1 %97 to i64, !dbg !12333
  %98 = icmp eq i64 %_80, 0, !dbg !12333
  br i1 %98, label %bb78, label %bb77, !dbg !12333

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !12334
  %100 = zext i1 %99 to i8, !dbg !12334
  store i8 %100, ptr %_73, align 1, !dbg !12334
  %101 = load i8, ptr %_73, align 1, !dbg !12334, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !12334
  %_76 = zext i1 %102 to i64, !dbg !12334
  %103 = icmp eq i64 %_76, 0, !dbg !12334
  br i1 %103, label %bb74, label %bb73, !dbg !12334

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12348
  %105 = zext i1 %104 to i8, !dbg !12348
  store i8 %105, ptr %0, align 1, !dbg !12348
  br label %bb188, !dbg !12348

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12349
  %107 = zext i1 %106 to i8, !dbg !12349
  store i8 %107, ptr %0, align 1, !dbg !12349
  br label %bb188, !dbg !12349

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h67c6a0dabdc2e033E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_92, label %bb91, label %bb100, !dbg !12329

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !12330
  %_82 = xor i1 %_83, true, !dbg !12331
  br i1 %_82, label %bb81, label %bb85, !dbg !12331

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !12333
  %110 = zext i1 %109 to i8, !dbg !12333
  store i8 %110, ptr %_88, align 1, !dbg !12333
  %111 = load i8, ptr %_88, align 1, !dbg !12333, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !12333
  %_91 = zext i1 %112 to i64, !dbg !12333
  %113 = icmp eq i64 %_91, 0, !dbg !12333
  br i1 %113, label %bb89, label %bb88, !dbg !12333

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !12334
  %115 = zext i1 %114 to i8, !dbg !12334
  store i8 %115, ptr %_84, align 1, !dbg !12334
  %116 = load i8, ptr %_84, align 1, !dbg !12334, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !12334
  %_87 = zext i1 %117 to i64, !dbg !12334
  %118 = icmp eq i64 %_87, 0, !dbg !12334
  br i1 %118, label %bb85, label %bb84, !dbg !12334

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12350
  %120 = zext i1 %119 to i8, !dbg !12350
  store i8 %120, ptr %0, align 1, !dbg !12350
  br label %bb188, !dbg !12350

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12351
  %122 = zext i1 %121 to i8, !dbg !12351
  store i8 %122, ptr %0, align 1, !dbg !12351
  br label %bb188, !dbg !12351

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_103 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17haf45b34d9f87fe2eE"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_103, label %bb102, label %bb111, !dbg !12329

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !12330
  %_93 = xor i1 %_94, true, !dbg !12331
  br i1 %_93, label %bb92, label %bb96, !dbg !12331

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !12333
  %125 = zext i1 %124 to i8, !dbg !12333
  store i8 %125, ptr %_99, align 1, !dbg !12333
  %126 = load i8, ptr %_99, align 1, !dbg !12333, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !12333
  %_102 = zext i1 %127 to i64, !dbg !12333
  %128 = icmp eq i64 %_102, 0, !dbg !12333
  br i1 %128, label %bb100, label %bb99, !dbg !12333

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !12334
  %130 = zext i1 %129 to i8, !dbg !12334
  store i8 %130, ptr %_95, align 1, !dbg !12334
  %131 = load i8, ptr %_95, align 1, !dbg !12334, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !12334
  %_98 = zext i1 %132 to i64, !dbg !12334
  %133 = icmp eq i64 %_98, 0, !dbg !12334
  br i1 %133, label %bb96, label %bb95, !dbg !12334

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12352
  %135 = zext i1 %134 to i8, !dbg !12352
  store i8 %135, ptr %0, align 1, !dbg !12352
  br label %bb188, !dbg !12352

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12353
  %137 = zext i1 %136 to i8, !dbg !12353
  store i8 %137, ptr %0, align 1, !dbg !12353
  br label %bb188, !dbg !12353

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h093388b9e3faa529E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_114, label %bb113, label %bb122, !dbg !12329

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !12330
  %_104 = xor i1 %_105, true, !dbg !12331
  br i1 %_104, label %bb103, label %bb107, !dbg !12331

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !12333
  %140 = zext i1 %139 to i8, !dbg !12333
  store i8 %140, ptr %_110, align 1, !dbg !12333
  %141 = load i8, ptr %_110, align 1, !dbg !12333, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !12333
  %_113 = zext i1 %142 to i64, !dbg !12333
  %143 = icmp eq i64 %_113, 0, !dbg !12333
  br i1 %143, label %bb111, label %bb110, !dbg !12333

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !12334
  %145 = zext i1 %144 to i8, !dbg !12334
  store i8 %145, ptr %_106, align 1, !dbg !12334
  %146 = load i8, ptr %_106, align 1, !dbg !12334, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !12334
  %_109 = zext i1 %147 to i64, !dbg !12334
  %148 = icmp eq i64 %_109, 0, !dbg !12334
  br i1 %148, label %bb107, label %bb106, !dbg !12334

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12354
  %150 = zext i1 %149 to i8, !dbg !12354
  store i8 %150, ptr %0, align 1, !dbg !12354
  br label %bb188, !dbg !12354

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12355
  %152 = zext i1 %151 to i8, !dbg !12355
  store i8 %152, ptr %0, align 1, !dbg !12355
  br label %bb188, !dbg !12355

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_125 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h29fcdc6e9b501964E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_125, label %bb124, label %bb133, !dbg !12329

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !12330
  %_115 = xor i1 %_116, true, !dbg !12331
  br i1 %_115, label %bb114, label %bb118, !dbg !12331

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !12333
  %155 = zext i1 %154 to i8, !dbg !12333
  store i8 %155, ptr %_121, align 1, !dbg !12333
  %156 = load i8, ptr %_121, align 1, !dbg !12333, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !12333
  %_124 = zext i1 %157 to i64, !dbg !12333
  %158 = icmp eq i64 %_124, 0, !dbg !12333
  br i1 %158, label %bb122, label %bb121, !dbg !12333

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !12334
  %160 = zext i1 %159 to i8, !dbg !12334
  store i8 %160, ptr %_117, align 1, !dbg !12334
  %161 = load i8, ptr %_117, align 1, !dbg !12334, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !12334
  %_120 = zext i1 %162 to i64, !dbg !12334
  %163 = icmp eq i64 %_120, 0, !dbg !12334
  br i1 %163, label %bb118, label %bb117, !dbg !12334

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12356
  %165 = zext i1 %164 to i8, !dbg !12356
  store i8 %165, ptr %0, align 1, !dbg !12356
  br label %bb188, !dbg !12356

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12357
  %167 = zext i1 %166 to i8, !dbg !12357
  store i8 %167, ptr %0, align 1, !dbg !12357
  br label %bb188, !dbg !12357

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd1835961c55ddeccE"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_136, label %bb135, label %bb144, !dbg !12329

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_127 = trunc i8 %168 to i1, !dbg !12330
  %_126 = xor i1 %_127, true, !dbg !12331
  br i1 %_126, label %bb125, label %bb129, !dbg !12331

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !12333
  %170 = zext i1 %169 to i8, !dbg !12333
  store i8 %170, ptr %_132, align 1, !dbg !12333
  %171 = load i8, ptr %_132, align 1, !dbg !12333, !range !1596, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !12333
  %_135 = zext i1 %172 to i64, !dbg !12333
  %173 = icmp eq i64 %_135, 0, !dbg !12333
  br i1 %173, label %bb133, label %bb132, !dbg !12333

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !12334
  %175 = zext i1 %174 to i8, !dbg !12334
  store i8 %175, ptr %_128, align 1, !dbg !12334
  %176 = load i8, ptr %_128, align 1, !dbg !12334, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !12334
  %_131 = zext i1 %177 to i64, !dbg !12334
  %178 = icmp eq i64 %_131, 0, !dbg !12334
  br i1 %178, label %bb129, label %bb128, !dbg !12334

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12358
  %180 = zext i1 %179 to i8, !dbg !12358
  store i8 %180, ptr %0, align 1, !dbg !12358
  br label %bb188, !dbg !12358

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12359
  %182 = zext i1 %181 to i8, !dbg !12359
  store i8 %182, ptr %0, align 1, !dbg !12359
  br label %bb188, !dbg !12359

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_147 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h570a16acb34236f7E"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_147, label %bb146, label %bb155, !dbg !12329

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_138 = trunc i8 %183 to i1, !dbg !12330
  %_137 = xor i1 %_138, true, !dbg !12331
  br i1 %_137, label %bb136, label %bb140, !dbg !12331

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_144) #8, !dbg !12333
  %185 = zext i1 %184 to i8, !dbg !12333
  store i8 %185, ptr %_143, align 1, !dbg !12333
  %186 = load i8, ptr %_143, align 1, !dbg !12333, !range !1596, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !12333
  %_146 = zext i1 %187 to i64, !dbg !12333
  %188 = icmp eq i64 %_146, 0, !dbg !12333
  br i1 %188, label %bb144, label %bb143, !dbg !12333

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_140) #8, !dbg !12334
  %190 = zext i1 %189 to i8, !dbg !12334
  store i8 %190, ptr %_139, align 1, !dbg !12334
  %191 = load i8, ptr %_139, align 1, !dbg !12334, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !12334
  %_142 = zext i1 %192 to i64, !dbg !12334
  %193 = icmp eq i64 %_142, 0, !dbg !12334
  br i1 %193, label %bb140, label %bb139, !dbg !12334

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12360
  %195 = zext i1 %194 to i8, !dbg !12360
  store i8 %195, ptr %0, align 1, !dbg !12360
  br label %bb188, !dbg !12360

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12361
  %197 = zext i1 %196 to i8, !dbg !12361
  store i8 %197, ptr %0, align 1, !dbg !12361
  br label %bb188, !dbg !12361

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8c1e26bbdb025b2fE"(ptr align 8 %self) #8, !dbg !12329
  br i1 %_158, label %bb157, label %bb166, !dbg !12329

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_149 = trunc i8 %198 to i1, !dbg !12330
  %_148 = xor i1 %_149, true, !dbg !12331
  br i1 %_148, label %bb147, label %bb151, !dbg !12331

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_155) #8, !dbg !12333
  %200 = zext i1 %199 to i8, !dbg !12333
  store i8 %200, ptr %_154, align 1, !dbg !12333
  %201 = load i8, ptr %_154, align 1, !dbg !12333, !range !1596, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !12333
  %_157 = zext i1 %202 to i64, !dbg !12333
  %203 = icmp eq i64 %_157, 0, !dbg !12333
  br i1 %203, label %bb155, label %bb154, !dbg !12333

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_151) #8, !dbg !12334
  %205 = zext i1 %204 to i8, !dbg !12334
  store i8 %205, ptr %_150, align 1, !dbg !12334
  %206 = load i8, ptr %_150, align 1, !dbg !12334, !range !1596, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !12334
  %_153 = zext i1 %207 to i64, !dbg !12334
  %208 = icmp eq i64 %_153, 0, !dbg !12334
  br i1 %208, label %bb151, label %bb150, !dbg !12334

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12362
  %210 = zext i1 %209 to i8, !dbg !12362
  store i8 %210, ptr %0, align 1, !dbg !12362
  br label %bb188, !dbg !12362

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12363
  %212 = zext i1 %211 to i8, !dbg !12363
  store i8 %212, ptr %0, align 1, !dbg !12363
  br label %bb188, !dbg !12363

bb166:                                            ; preds = %bb162, %bb155
  %_170 = load i64, ptr %self, align 8, !dbg !12364, !noundef !21
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h7eb7f291e8d2f25aE() #8, !dbg !12365
  store i64 %213, ptr %_174, align 8, !dbg !12365
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_172 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17he7537bff21773dabE(ptr align 8 %_174) #8, !dbg !12365
  %_171 = xor i64 %_172, -1, !dbg !12366
  %214 = and i64 %_170, %_171, !dbg !12364
  store i64 %214, ptr %extra_bits, align 8, !dbg !12364
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12367, !noundef !21
  %216 = icmp eq i64 %215, 0, !dbg !12367
  br i1 %216, label %bb182, label %bb169, !dbg !12367

bb157:                                            ; preds = %bb155
  %217 = load i8, ptr %first, align 1, !dbg !12330, !range !1596, !noundef !21
  %_160 = trunc i8 %217 to i1, !dbg !12330
  %_159 = xor i1 %_160, true, !dbg !12331
  br i1 %_159, label %bb158, label %bb162, !dbg !12331

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !12332
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_166) #8, !dbg !12333
  %219 = zext i1 %218 to i8, !dbg !12333
  store i8 %219, ptr %_165, align 1, !dbg !12333
  %220 = load i8, ptr %_165, align 1, !dbg !12333, !range !1596, !noundef !21
  %221 = trunc i8 %220 to i1, !dbg !12333
  %_168 = zext i1 %221 to i64, !dbg !12333
  %222 = icmp eq i64 %_168, 0, !dbg !12333
  br i1 %222, label %bb166, label %bb165, !dbg !12333

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_162) #8, !dbg !12334
  %224 = zext i1 %223 to i8, !dbg !12334
  store i8 %224, ptr %_161, align 1, !dbg !12334
  %225 = load i8, ptr %_161, align 1, !dbg !12334, !range !1596, !noundef !21
  %226 = trunc i8 %225 to i1, !dbg !12334
  %_164 = zext i1 %226 to i64, !dbg !12334
  %227 = icmp eq i64 %_164, 0, !dbg !12334
  br i1 %227, label %bb162, label %bb161, !dbg !12334

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12368
  %229 = zext i1 %228 to i8, !dbg !12368
  store i8 %229, ptr %0, align 1, !dbg !12368
  br label %bb188, !dbg !12368

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12369
  %231 = zext i1 %230 to i8, !dbg !12369
  store i8 %231, ptr %0, align 1, !dbg !12369
  br label %bb188, !dbg !12369

bb182:                                            ; preds = %bb177, %bb166
  %232 = load i8, ptr %first, align 1, !dbg !12370, !range !1596, !noundef !21
  %_189 = trunc i8 %232 to i1, !dbg !12370
  br i1 %_189, label %bb183, label %bb187, !dbg !12370

bb169:                                            ; preds = %bb166
  %233 = load i8, ptr %first, align 1, !dbg !12371, !range !1596, !noundef !21
  %_176 = trunc i8 %233 to i1, !dbg !12371
  %_175 = xor i1 %_176, true, !dbg !12372
  br i1 %_175, label %bb170, label %bb174, !dbg !12372

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !12373
; call core::fmt::Formatter::write_str
  %_182 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12374
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_182) #8, !dbg !12374
  %235 = zext i1 %234 to i8, !dbg !12374
  store i8 %235, ptr %_181, align 1, !dbg !12374
  %236 = load i8, ptr %_181, align 1, !dbg !12374, !range !1596, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !12374
  %_184 = zext i1 %237 to i64, !dbg !12374
  %238 = icmp eq i64 %_184, 0, !dbg !12374
  br i1 %238, label %bb177, label %bb178, !dbg !12374

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12375
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_178) #8, !dbg !12375
  %240 = zext i1 %239 to i8, !dbg !12375
  store i8 %240, ptr %_177, align 1, !dbg !12375
  %241 = load i8, ptr %_177, align 1, !dbg !12375, !range !1596, !noundef !21
  %242 = trunc i8 %241 to i1, !dbg !12375
  %_180 = zext i1 %242 to i64, !dbg !12375
  %243 = icmp eq i64 %_180, 0, !dbg !12375
  br i1 %243, label %bb174, label %bb173, !dbg !12375

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12376
  %245 = zext i1 %244 to i8, !dbg !12376
  store i8 %245, ptr %0, align 1, !dbg !12376
  br label %bb188, !dbg !12376

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_186 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12377
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_186) #8, !dbg !12377
  %247 = zext i1 %246 to i8, !dbg !12377
  store i8 %247, ptr %_185, align 1, !dbg !12377
  %248 = load i8, ptr %_185, align 1, !dbg !12377, !range !1596, !noundef !21
  %249 = trunc i8 %248 to i1, !dbg !12377
  %_188 = zext i1 %249 to i64, !dbg !12377
  %250 = icmp eq i64 %_188, 0, !dbg !12377
  br i1 %250, label %bb182, label %bb181, !dbg !12377

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12378
  %252 = zext i1 %251 to i8, !dbg !12378
  store i8 %252, ptr %0, align 1, !dbg !12378
  br label %bb188, !dbg !12378

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12379
  %254 = zext i1 %253 to i8, !dbg !12379
  store i8 %254, ptr %0, align 1, !dbg !12379
  br label %bb188, !dbg !12379

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %0, align 1, !dbg !12380
  br label %bb188, !dbg !12336

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_191) #8, !dbg !12381
  %256 = zext i1 %255 to i8, !dbg !12381
  store i8 %256, ptr %_190, align 1, !dbg !12381
  %257 = load i8, ptr %_190, align 1, !dbg !12381, !range !1596, !noundef !21
  %258 = trunc i8 %257 to i1, !dbg !12381
  %_193 = zext i1 %258 to i64, !dbg !12381
  %259 = icmp eq i64 %_193, 0, !dbg !12381
  br i1 %259, label %bb187, label %bb186, !dbg !12381

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12382
  %261 = zext i1 %260 to i8, !dbg !12382
  store i8 %261, ptr %0, align 1, !dbg !12382
  br label %bb188, !dbg !12382

bb6:                                              ; No predecessors!
  unreachable, !dbg !12334
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd3d954748ae0773fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12383 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12386, metadata !DIExpression()), !dbg !12388
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12387, metadata !DIExpression()), !dbg !12389
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12390
  ret i1 %0, !dbg !12391
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd281ec97c0b98305E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12392 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12395, metadata !DIExpression()), !dbg !12397
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12396, metadata !DIExpression()), !dbg !12398
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12399
  ret i1 %0, !dbg !12400
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha90683232862fe08E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12401 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12404, metadata !DIExpression()), !dbg !12406
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12405, metadata !DIExpression()), !dbg !12407
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12408
  ret i1 %0, !dbg !12409
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8accb9412b954760E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12410 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12413, metadata !DIExpression()), !dbg !12415
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12414, metadata !DIExpression()), !dbg !12416
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12417
  ret i1 %0, !dbg !12418
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h7eb7f291e8d2f25aE() unnamed_addr #0 !dbg !12419 {
start:
  %0 = alloca i64, align 8
  store i64 -1, ptr %0, align 8, !dbg !12422
  %1 = load i64, ptr %0, align 8, !dbg !12423, !noundef !21
  ret i64 %1, !dbg !12423
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17he7537bff21773dabE(ptr align 8 %self) unnamed_addr #0 !dbg !12424 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12428, metadata !DIExpression()), !dbg !12429
  %0 = load i64, ptr %self, align 8, !dbg !12430, !noundef !21
  ret i64 %0, !dbg !12431
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hc3ed9a3584fbcc02E"(ptr align 8 %self) unnamed_addr #0 !dbg !12432 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12438, metadata !DIExpression()), !dbg !12440
  br i1 false, label %bb2, label %bb1, !dbg !12440

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12440, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12440
  %1 = zext i1 %_5 to i8, !dbg !12440
  store i8 %1, ptr %_2, align 1, !dbg !12440
  br label %bb3, !dbg !12440

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12440
  br label %bb3, !dbg !12440

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12440, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12440
  br i1 %3, label %bb4, label %bb5, !dbg !12440

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12440, !noundef !21
  %_7 = and i64 %_8, 1099511627776, !dbg !12440
  %4 = icmp eq i64 %_7, 1099511627776, !dbg !12440
  %5 = zext i1 %4 to i8, !dbg !12440
  store i8 %5, ptr %0, align 1, !dbg !12440
  br label %bb6, !dbg !12440

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12440
  br label %bb6, !dbg !12440

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12441, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12441
  ret i1 %7, !dbg !12441
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h72c0ef8b7aa7fb57E"(ptr align 8 %self) unnamed_addr #0 !dbg !12442 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12444, metadata !DIExpression()), !dbg !12446
  br i1 false, label %bb2, label %bb1, !dbg !12446

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12446, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12446
  %1 = zext i1 %_5 to i8, !dbg !12446
  store i8 %1, ptr %_2, align 1, !dbg !12446
  br label %bb3, !dbg !12446

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12446
  br label %bb3, !dbg !12446

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12446, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12446
  br i1 %3, label %bb4, label %bb5, !dbg !12446

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12446, !noundef !21
  %_7 = and i64 %_8, 2199023255552, !dbg !12446
  %4 = icmp eq i64 %_7, 2199023255552, !dbg !12446
  %5 = zext i1 %4 to i8, !dbg !12446
  store i8 %5, ptr %0, align 1, !dbg !12446
  br label %bb6, !dbg !12446

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12446
  br label %bb6, !dbg !12446

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12447, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12447
  ret i1 %7, !dbg !12447
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17he757e01fa017e0a7E"(ptr align 8 %self) unnamed_addr #0 !dbg !12448 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12450, metadata !DIExpression()), !dbg !12452
  br i1 false, label %bb2, label %bb1, !dbg !12452

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12452, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12452
  %1 = zext i1 %_5 to i8, !dbg !12452
  store i8 %1, ptr %_2, align 1, !dbg !12452
  br label %bb3, !dbg !12452

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12452
  br label %bb3, !dbg !12452

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12452, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12452
  br i1 %3, label %bb4, label %bb5, !dbg !12452

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12452, !noundef !21
  %_7 = and i64 %_8, 4398046511104, !dbg !12452
  %4 = icmp eq i64 %_7, 4398046511104, !dbg !12452
  %5 = zext i1 %4 to i8, !dbg !12452
  store i8 %5, ptr %0, align 1, !dbg !12452
  br label %bb6, !dbg !12452

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12452
  br label %bb6, !dbg !12452

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12453, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12453
  ret i1 %7, !dbg !12453
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h0a27d2cb8026db35E"(ptr align 8 %self) unnamed_addr #0 !dbg !12454 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12456, metadata !DIExpression()), !dbg !12458
  br i1 false, label %bb2, label %bb1, !dbg !12458

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12458, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12458
  %1 = zext i1 %_5 to i8, !dbg !12458
  store i8 %1, ptr %_2, align 1, !dbg !12458
  br label %bb3, !dbg !12458

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12458
  br label %bb3, !dbg !12458

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12458, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12458
  br i1 %3, label %bb4, label %bb5, !dbg !12458

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12458, !noundef !21
  %_7 = and i64 %_8, 8796093022208, !dbg !12458
  %4 = icmp eq i64 %_7, 8796093022208, !dbg !12458
  %5 = zext i1 %4 to i8, !dbg !12458
  store i8 %5, ptr %0, align 1, !dbg !12458
  br label %bb6, !dbg !12458

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12458
  br label %bb6, !dbg !12458

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12459, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12459
  ret i1 %7, !dbg !12459
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h5cc7ad8f0efcf6afE"(ptr align 8 %self) unnamed_addr #0 !dbg !12460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12462, metadata !DIExpression()), !dbg !12464
  br i1 false, label %bb2, label %bb1, !dbg !12464

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12464, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12464
  %1 = zext i1 %_5 to i8, !dbg !12464
  store i8 %1, ptr %_2, align 1, !dbg !12464
  br label %bb3, !dbg !12464

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12464
  br label %bb3, !dbg !12464

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12464, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12464
  br i1 %3, label %bb4, label %bb5, !dbg !12464

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12464, !noundef !21
  %_7 = and i64 %_8, 17592186044416, !dbg !12464
  %4 = icmp eq i64 %_7, 17592186044416, !dbg !12464
  %5 = zext i1 %4 to i8, !dbg !12464
  store i8 %5, ptr %0, align 1, !dbg !12464
  br label %bb6, !dbg !12464

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12464
  br label %bb6, !dbg !12464

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12465, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12465
  ret i1 %7, !dbg !12465
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h172ef375c2d710e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12468, metadata !DIExpression()), !dbg !12470
  br i1 false, label %bb2, label %bb1, !dbg !12470

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12470, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12470
  %1 = zext i1 %_5 to i8, !dbg !12470
  store i8 %1, ptr %_2, align 1, !dbg !12470
  br label %bb3, !dbg !12470

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12470
  br label %bb3, !dbg !12470

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12470, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12470
  br i1 %3, label %bb4, label %bb5, !dbg !12470

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12470, !noundef !21
  %_7 = and i64 %_8, 105553116266496, !dbg !12470
  %4 = icmp eq i64 %_7, 105553116266496, !dbg !12470
  %5 = zext i1 %4 to i8, !dbg !12470
  store i8 %5, ptr %0, align 1, !dbg !12470
  br label %bb6, !dbg !12470

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12470
  br label %bb6, !dbg !12470

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12471, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12471
  ret i1 %7, !dbg !12471
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h254bd94990254e6bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12472 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12474, metadata !DIExpression()), !dbg !12476
  br i1 false, label %bb2, label %bb1, !dbg !12476

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12476, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12476
  %1 = zext i1 %_5 to i8, !dbg !12476
  store i8 %1, ptr %_2, align 1, !dbg !12476
  br label %bb3, !dbg !12476

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12476
  br label %bb3, !dbg !12476

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12476, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12476
  br i1 %3, label %bb4, label %bb5, !dbg !12476

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12476, !noundef !21
  %_7 = and i64 %_8, 140737488355328, !dbg !12476
  %4 = icmp eq i64 %_7, 140737488355328, !dbg !12476
  %5 = zext i1 %4 to i8, !dbg !12476
  store i8 %5, ptr %0, align 1, !dbg !12476
  br label %bb6, !dbg !12476

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12476
  br label %bb6, !dbg !12476

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12477, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12477
  ret i1 %7, !dbg !12477
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h7ce33f11103e0784E"(ptr align 8 %self) unnamed_addr #0 !dbg !12478 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12480, metadata !DIExpression()), !dbg !12482
  br i1 false, label %bb2, label %bb1, !dbg !12482

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12482, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12482
  %1 = zext i1 %_5 to i8, !dbg !12482
  store i8 %1, ptr %_2, align 1, !dbg !12482
  br label %bb3, !dbg !12482

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12482
  br label %bb3, !dbg !12482

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12482, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12482
  br i1 %3, label %bb4, label %bb5, !dbg !12482

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12482, !noundef !21
  %_7 = and i64 %_8, 4503599627370496, !dbg !12482
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !12482
  %5 = zext i1 %4 to i8, !dbg !12482
  store i8 %5, ptr %0, align 1, !dbg !12482
  br label %bb6, !dbg !12482

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12482
  br label %bb6, !dbg !12482

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12483, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12483
  ret i1 %7, !dbg !12483
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h67c6a0dabdc2e033E"(ptr align 8 %self) unnamed_addr #0 !dbg !12484 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12486, metadata !DIExpression()), !dbg !12488
  br i1 false, label %bb2, label %bb1, !dbg !12488

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12488, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12488
  %1 = zext i1 %_5 to i8, !dbg !12488
  store i8 %1, ptr %_2, align 1, !dbg !12488
  br label %bb3, !dbg !12488

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12488
  br label %bb3, !dbg !12488

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12488, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12488
  br i1 %3, label %bb4, label %bb5, !dbg !12488

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12488, !noundef !21
  %_7 = and i64 %_8, 9007199254740992, !dbg !12488
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !12488
  %5 = zext i1 %4 to i8, !dbg !12488
  store i8 %5, ptr %0, align 1, !dbg !12488
  br label %bb6, !dbg !12488

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12488
  br label %bb6, !dbg !12488

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12489, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12489
  ret i1 %7, !dbg !12489
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17haf45b34d9f87fe2eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12490 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12492, metadata !DIExpression()), !dbg !12494
  br i1 false, label %bb2, label %bb1, !dbg !12494

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12494, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12494
  %1 = zext i1 %_5 to i8, !dbg !12494
  store i8 %1, ptr %_2, align 1, !dbg !12494
  br label %bb3, !dbg !12494

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12494
  br label %bb3, !dbg !12494

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12494, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12494
  br i1 %3, label %bb4, label %bb5, !dbg !12494

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12494, !noundef !21
  %_7 = and i64 %_8, 18014398509481984, !dbg !12494
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !12494
  %5 = zext i1 %4 to i8, !dbg !12494
  store i8 %5, ptr %0, align 1, !dbg !12494
  br label %bb6, !dbg !12494

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12494
  br label %bb6, !dbg !12494

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12495, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12495
  ret i1 %7, !dbg !12495
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h093388b9e3faa529E"(ptr align 8 %self) unnamed_addr #0 !dbg !12496 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12498, metadata !DIExpression()), !dbg !12500
  br i1 false, label %bb2, label %bb1, !dbg !12500

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12500, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12500
  %1 = zext i1 %_5 to i8, !dbg !12500
  store i8 %1, ptr %_2, align 1, !dbg !12500
  br label %bb3, !dbg !12500

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12500
  br label %bb3, !dbg !12500

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12500, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12500
  br i1 %3, label %bb4, label %bb5, !dbg !12500

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12500, !noundef !21
  %_7 = and i64 %_8, 36028797018963968, !dbg !12500
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !12500
  %5 = zext i1 %4 to i8, !dbg !12500
  store i8 %5, ptr %0, align 1, !dbg !12500
  br label %bb6, !dbg !12500

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12500
  br label %bb6, !dbg !12500

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12501, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12501
  ret i1 %7, !dbg !12501
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h29fcdc6e9b501964E"(ptr align 8 %self) unnamed_addr #0 !dbg !12502 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12504, metadata !DIExpression()), !dbg !12506
  br i1 false, label %bb2, label %bb1, !dbg !12506

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12506, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12506
  %1 = zext i1 %_5 to i8, !dbg !12506
  store i8 %1, ptr %_2, align 1, !dbg !12506
  br label %bb3, !dbg !12506

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12506
  br label %bb3, !dbg !12506

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12506, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12506
  br i1 %3, label %bb4, label %bb5, !dbg !12506

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12506, !noundef !21
  %_7 = and i64 %_8, 65535, !dbg !12506
  %4 = icmp eq i64 %_7, 65535, !dbg !12506
  %5 = zext i1 %4 to i8, !dbg !12506
  store i8 %5, ptr %0, align 1, !dbg !12506
  br label %bb6, !dbg !12506

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12506
  br label %bb6, !dbg !12506

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12507, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12507
  ret i1 %7, !dbg !12507
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd1835961c55ddeccE"(ptr align 8 %self) unnamed_addr #0 !dbg !12508 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12510, metadata !DIExpression()), !dbg !12512
  br i1 false, label %bb2, label %bb1, !dbg !12512

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12512, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12512
  %1 = zext i1 %_5 to i8, !dbg !12512
  store i8 %1, ptr %_2, align 1, !dbg !12512
  br label %bb3, !dbg !12512

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12512
  br label %bb3, !dbg !12512

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12512, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12512
  br i1 %3, label %bb4, label %bb5, !dbg !12512

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12512, !noundef !21
  %_7 = and i64 %_8, 4222124650659840, !dbg !12512
  %4 = icmp eq i64 %_7, 4222124650659840, !dbg !12512
  %5 = zext i1 %4 to i8, !dbg !12512
  store i8 %5, ptr %0, align 1, !dbg !12512
  br label %bb6, !dbg !12512

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12512
  br label %bb6, !dbg !12512

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12513, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12513
  ret i1 %7, !dbg !12513
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h570a16acb34236f7E"(ptr align 8 %self) unnamed_addr #0 !dbg !12514 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12516, metadata !DIExpression()), !dbg !12518
  br i1 false, label %bb2, label %bb1, !dbg !12518

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12518, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12518
  %1 = zext i1 %_5 to i8, !dbg !12518
  store i8 %1, ptr %_2, align 1, !dbg !12518
  br label %bb3, !dbg !12518

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12518
  br label %bb3, !dbg !12518

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12518, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12518
  br i1 %3, label %bb4, label %bb5, !dbg !12518

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12518, !noundef !21
  %_7 = and i64 %_8, 1099511562240, !dbg !12518
  %4 = icmp eq i64 %_7, 1099511562240, !dbg !12518
  %5 = zext i1 %4 to i8, !dbg !12518
  store i8 %5, ptr %0, align 1, !dbg !12518
  br label %bb6, !dbg !12518

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12518
  br label %bb6, !dbg !12518

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12519, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12519
  ret i1 %7, !dbg !12519
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8c1e26bbdb025b2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12520 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12522, metadata !DIExpression()), !dbg !12524
  br i1 false, label %bb2, label %bb1, !dbg !12524

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12524, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12524
  %1 = zext i1 %_5 to i8, !dbg !12524
  store i8 %1, ptr %_2, align 1, !dbg !12524
  br label %bb3, !dbg !12524

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12524
  br label %bb3, !dbg !12524

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12524, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12524
  br i1 %3, label %bb4, label %bb5, !dbg !12524

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12524, !noundef !21
  %_7 = and i64 %_8, -72057594037927936, !dbg !12524
  %4 = icmp eq i64 %_7, -72057594037927936, !dbg !12524
  %5 = zext i1 %4 to i8, !dbg !12524
  store i8 %5, ptr %0, align 1, !dbg !12524
  br label %bb6, !dbg !12524

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12524
  br label %bb6, !dbg !12524

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12525, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12525
  ret i1 %7, !dbg !12525
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3f4a1c9cfca76beE"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12526 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12531, metadata !DIExpression()), !dbg !12552
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12532, metadata !DIExpression()), !dbg !12552
  store ptr @alloc_b745c1ab226cb9315275421c6d234d8b, ptr %names.dbg.spill, align 8, !dbg !12552
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12533, metadata !DIExpression()), !dbg !12553
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12554
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12555
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12556
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12557
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12558
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12559
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12560
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12561
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12562
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12563
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12564
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12565
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12566
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12567
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12568
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12569
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12570
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12571
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12572
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12573
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12574
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12575
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12576
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12577
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12578
  store ptr %0, ptr %_58, align 8, !dbg !12578
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12553
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12553
  store ptr %self, ptr %2, align 8, !dbg !12553
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %3, align 8, !dbg !12553
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12553
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12553
  store ptr %_9, ptr %5, align 8, !dbg !12553
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %6, align 8, !dbg !12553
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12553
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12553
  store ptr %_11, ptr %8, align 8, !dbg !12553
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %9, align 8, !dbg !12553
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12553
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12553
  store ptr %_13, ptr %11, align 8, !dbg !12553
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %12, align 8, !dbg !12553
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12553
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12553
  store ptr %_15, ptr %14, align 8, !dbg !12553
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %15, align 8, !dbg !12553
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12553
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12553
  store ptr %_17, ptr %17, align 8, !dbg !12553
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %18, align 8, !dbg !12553
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12553
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12553
  store ptr %_19, ptr %20, align 8, !dbg !12553
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %21, align 8, !dbg !12553
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12553
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12553
  store ptr %_21, ptr %23, align 8, !dbg !12553
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %24, align 8, !dbg !12553
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12553
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12553
  store ptr %_23, ptr %26, align 8, !dbg !12553
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12553
  store ptr @vtable.s, ptr %27, align 8, !dbg !12553
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12553
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12553
  store ptr %_25, ptr %29, align 8, !dbg !12553
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %30, align 8, !dbg !12553
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12553
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12553
  store ptr %_27, ptr %32, align 8, !dbg !12553
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %33, align 8, !dbg !12553
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12553
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12553
  store ptr %_29, ptr %35, align 8, !dbg !12553
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %36, align 8, !dbg !12553
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12553
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12553
  store ptr %_31, ptr %38, align 8, !dbg !12553
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %39, align 8, !dbg !12553
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12553
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12553
  store ptr %_33, ptr %41, align 8, !dbg !12553
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %42, align 8, !dbg !12553
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12553
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12553
  store ptr %_35, ptr %44, align 8, !dbg !12553
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12553
  store ptr @vtable.u, ptr %45, align 8, !dbg !12553
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12553
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12553
  store ptr %_37, ptr %47, align 8, !dbg !12553
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %48, align 8, !dbg !12553
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12553
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12553
  store ptr %_39, ptr %50, align 8, !dbg !12553
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %51, align 8, !dbg !12553
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12553
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12553
  store ptr %_41, ptr %53, align 8, !dbg !12553
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %54, align 8, !dbg !12553
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12553
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12553
  store ptr %_43, ptr %56, align 8, !dbg !12553
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12553
  store ptr @vtable.v, ptr %57, align 8, !dbg !12553
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12553
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12553
  store ptr %_45, ptr %59, align 8, !dbg !12553
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %60, align 8, !dbg !12553
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12553
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12553
  store ptr %_47, ptr %62, align 8, !dbg !12553
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %63, align 8, !dbg !12553
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12553
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12553
  store ptr %_49, ptr %65, align 8, !dbg !12553
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12553
  store ptr @vtable.w, ptr %66, align 8, !dbg !12553
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12553
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12553
  store ptr %_51, ptr %68, align 8, !dbg !12553
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %69, align 8, !dbg !12553
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12553
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12553
  store ptr %_53, ptr %71, align 8, !dbg !12553
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12553
  store ptr @vtable.t, ptr %72, align 8, !dbg !12553
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12553
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12553
  store ptr %_55, ptr %74, align 8, !dbg !12553
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12553
  store ptr @vtable.r, ptr %75, align 8, !dbg !12553
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12553
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12553
  store ptr %_58, ptr %77, align 8, !dbg !12553
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12553
  store ptr @vtable.x, ptr %78, align 8, !dbg !12553
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12553
  store ptr %_5, ptr %79, align 8, !dbg !12553
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12553
  store i64 26, ptr %80, align 8, !dbg !12553
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12539, metadata !DIExpression()), !dbg !12579
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h61970fc7f3111e32E(ptr align 8 %f, ptr align 1 @alloc_c955a8fc1384540f87bc38e4121a6162, i64 24, ptr align 8 @alloc_b745c1ab226cb9315275421c6d234d8b, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12579
  ret i1 %81, !dbg !12580
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h7441c4ea61178e81E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12591, metadata !DIExpression()), !dbg !12681
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12593, metadata !DIExpression()), !dbg !12682
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12595, metadata !DIExpression()), !dbg !12683
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12597, metadata !DIExpression()), !dbg !12684
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12599, metadata !DIExpression()), !dbg !12685
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12601, metadata !DIExpression()), !dbg !12686
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12603, metadata !DIExpression()), !dbg !12687
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12605, metadata !DIExpression()), !dbg !12688
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12607, metadata !DIExpression()), !dbg !12689
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12609, metadata !DIExpression()), !dbg !12690
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12611, metadata !DIExpression()), !dbg !12691
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12613, metadata !DIExpression()), !dbg !12692
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12615, metadata !DIExpression()), !dbg !12693
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12617, metadata !DIExpression()), !dbg !12694
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12619, metadata !DIExpression()), !dbg !12695
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12621, metadata !DIExpression()), !dbg !12696
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12623, metadata !DIExpression()), !dbg !12697
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12625, metadata !DIExpression()), !dbg !12698
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12627, metadata !DIExpression()), !dbg !12699
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12629, metadata !DIExpression()), !dbg !12700
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12631, metadata !DIExpression()), !dbg !12701
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12633, metadata !DIExpression()), !dbg !12702
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12635, metadata !DIExpression()), !dbg !12703
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12637, metadata !DIExpression()), !dbg !12704
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12639, metadata !DIExpression()), !dbg !12705
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12641, metadata !DIExpression()), !dbg !12706
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12643, metadata !DIExpression()), !dbg !12707
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12645, metadata !DIExpression()), !dbg !12708
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12647, metadata !DIExpression()), !dbg !12709
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12649, metadata !DIExpression()), !dbg !12710
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12651, metadata !DIExpression()), !dbg !12711
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12653, metadata !DIExpression()), !dbg !12712
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12655, metadata !DIExpression()), !dbg !12713
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12657, metadata !DIExpression()), !dbg !12714
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12659, metadata !DIExpression()), !dbg !12715
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12661, metadata !DIExpression()), !dbg !12716
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12665, metadata !DIExpression()), !dbg !12717
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12667, metadata !DIExpression()), !dbg !12718
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12669, metadata !DIExpression()), !dbg !12719
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12671, metadata !DIExpression()), !dbg !12720
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12673, metadata !DIExpression()), !dbg !12721
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12675, metadata !DIExpression()), !dbg !12722
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12677, metadata !DIExpression()), !dbg !12723
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12679, metadata !DIExpression()), !dbg !12724
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12587, metadata !DIExpression()), !dbg !12725
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12588, metadata !DIExpression()), !dbg !12726
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12589, metadata !DIExpression()), !dbg !12727
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12663, metadata !DIExpression()), !dbg !12728
  store i8 1, ptr %first, align 1, !dbg !12729
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h862c2febb0ef1534E"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_4, label %bb2, label %bb12, !dbg !12730

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h4977f0a2b76ded18E"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_15, label %bb14, label %bb23, !dbg !12730

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !12731
  %_5 = xor i1 %_6, true, !dbg !12732
  br i1 %_5, label %bb3, label %bb8, !dbg !12732

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !12734
  %3 = zext i1 %2 to i8, !dbg !12734
  store i8 %3, ptr %_11, align 1, !dbg !12734
  %4 = load i8, ptr %_11, align 1, !dbg !12734, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !12734
  %_14 = zext i1 %5 to i64, !dbg !12734
  %6 = icmp eq i64 %_14, 0, !dbg !12734
  br i1 %6, label %bb12, label %bb11, !dbg !12734

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !12735
  %8 = zext i1 %7 to i8, !dbg !12735
  store i8 %8, ptr %_7, align 1, !dbg !12735
  %9 = load i8, ptr %_7, align 1, !dbg !12735, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !12735
  %_10 = zext i1 %10 to i64, !dbg !12735
  %11 = icmp eq i64 %_10, 0, !dbg !12735
  br i1 %11, label %bb8, label %bb7, !dbg !12735

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12736
  %13 = zext i1 %12 to i8, !dbg !12736
  store i8 %13, ptr %0, align 1, !dbg !12736
  br label %bb122, !dbg !12736

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12737, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !12737
  ret i1 %15, !dbg !12737

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12738
  %17 = zext i1 %16 to i8, !dbg !12738
  store i8 %17, ptr %0, align 1, !dbg !12738
  br label %bb122, !dbg !12738

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h716f4f3f4a718b5bE"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_26, label %bb25, label %bb34, !dbg !12730

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !12731
  %_16 = xor i1 %_17, true, !dbg !12732
  br i1 %_16, label %bb15, label %bb19, !dbg !12732

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !12734
  %20 = zext i1 %19 to i8, !dbg !12734
  store i8 %20, ptr %_22, align 1, !dbg !12734
  %21 = load i8, ptr %_22, align 1, !dbg !12734, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !12734
  %_25 = zext i1 %22 to i64, !dbg !12734
  %23 = icmp eq i64 %_25, 0, !dbg !12734
  br i1 %23, label %bb23, label %bb22, !dbg !12734

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !12735
  %25 = zext i1 %24 to i8, !dbg !12735
  store i8 %25, ptr %_18, align 1, !dbg !12735
  %26 = load i8, ptr %_18, align 1, !dbg !12735, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !12735
  %_21 = zext i1 %27 to i64, !dbg !12735
  %28 = icmp eq i64 %_21, 0, !dbg !12735
  br i1 %28, label %bb19, label %bb18, !dbg !12735

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12739
  %30 = zext i1 %29 to i8, !dbg !12739
  store i8 %30, ptr %0, align 1, !dbg !12739
  br label %bb122, !dbg !12739

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12740
  %32 = zext i1 %31 to i8, !dbg !12740
  store i8 %32, ptr %0, align 1, !dbg !12740
  br label %bb122, !dbg !12740

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfd37aef3863bdcc9E"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_37, label %bb36, label %bb45, !dbg !12730

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !12731
  %_27 = xor i1 %_28, true, !dbg !12732
  br i1 %_27, label %bb26, label %bb30, !dbg !12732

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !12734
  %35 = zext i1 %34 to i8, !dbg !12734
  store i8 %35, ptr %_33, align 1, !dbg !12734
  %36 = load i8, ptr %_33, align 1, !dbg !12734, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !12734
  %_36 = zext i1 %37 to i64, !dbg !12734
  %38 = icmp eq i64 %_36, 0, !dbg !12734
  br i1 %38, label %bb34, label %bb33, !dbg !12734

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !12735
  %40 = zext i1 %39 to i8, !dbg !12735
  store i8 %40, ptr %_29, align 1, !dbg !12735
  %41 = load i8, ptr %_29, align 1, !dbg !12735, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !12735
  %_32 = zext i1 %42 to i64, !dbg !12735
  %43 = icmp eq i64 %_32, 0, !dbg !12735
  br i1 %43, label %bb30, label %bb29, !dbg !12735

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12741
  %45 = zext i1 %44 to i8, !dbg !12741
  store i8 %45, ptr %0, align 1, !dbg !12741
  br label %bb122, !dbg !12741

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12742
  %47 = zext i1 %46 to i8, !dbg !12742
  store i8 %47, ptr %0, align 1, !dbg !12742
  br label %bb122, !dbg !12742

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hba9029a31fdc9f23E"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_48, label %bb47, label %bb56, !dbg !12730

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !12731
  %_38 = xor i1 %_39, true, !dbg !12732
  br i1 %_38, label %bb37, label %bb41, !dbg !12732

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !12734
  %50 = zext i1 %49 to i8, !dbg !12734
  store i8 %50, ptr %_44, align 1, !dbg !12734
  %51 = load i8, ptr %_44, align 1, !dbg !12734, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !12734
  %_47 = zext i1 %52 to i64, !dbg !12734
  %53 = icmp eq i64 %_47, 0, !dbg !12734
  br i1 %53, label %bb45, label %bb44, !dbg !12734

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !12735
  %55 = zext i1 %54 to i8, !dbg !12735
  store i8 %55, ptr %_40, align 1, !dbg !12735
  %56 = load i8, ptr %_40, align 1, !dbg !12735, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !12735
  %_43 = zext i1 %57 to i64, !dbg !12735
  %58 = icmp eq i64 %_43, 0, !dbg !12735
  br i1 %58, label %bb41, label %bb40, !dbg !12735

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12743
  %60 = zext i1 %59 to i8, !dbg !12743
  store i8 %60, ptr %0, align 1, !dbg !12743
  br label %bb122, !dbg !12743

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12744
  %62 = zext i1 %61 to i8, !dbg !12744
  store i8 %62, ptr %0, align 1, !dbg !12744
  br label %bb122, !dbg !12744

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hfd83b408f470b22bE"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_59, label %bb58, label %bb67, !dbg !12730

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !12731
  %_49 = xor i1 %_50, true, !dbg !12732
  br i1 %_49, label %bb48, label %bb52, !dbg !12732

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !12734
  %65 = zext i1 %64 to i8, !dbg !12734
  store i8 %65, ptr %_55, align 1, !dbg !12734
  %66 = load i8, ptr %_55, align 1, !dbg !12734, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !12734
  %_58 = zext i1 %67 to i64, !dbg !12734
  %68 = icmp eq i64 %_58, 0, !dbg !12734
  br i1 %68, label %bb56, label %bb55, !dbg !12734

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !12735
  %70 = zext i1 %69 to i8, !dbg !12735
  store i8 %70, ptr %_51, align 1, !dbg !12735
  %71 = load i8, ptr %_51, align 1, !dbg !12735, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !12735
  %_54 = zext i1 %72 to i64, !dbg !12735
  %73 = icmp eq i64 %_54, 0, !dbg !12735
  br i1 %73, label %bb52, label %bb51, !dbg !12735

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12745
  %75 = zext i1 %74 to i8, !dbg !12745
  store i8 %75, ptr %0, align 1, !dbg !12745
  br label %bb122, !dbg !12745

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12746
  %77 = zext i1 %76 to i8, !dbg !12746
  store i8 %77, ptr %0, align 1, !dbg !12746
  br label %bb122, !dbg !12746

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hf4253a82df73c60eE"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_70, label %bb69, label %bb78, !dbg !12730

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !12731
  %_60 = xor i1 %_61, true, !dbg !12732
  br i1 %_60, label %bb59, label %bb63, !dbg !12732

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !12734
  %80 = zext i1 %79 to i8, !dbg !12734
  store i8 %80, ptr %_66, align 1, !dbg !12734
  %81 = load i8, ptr %_66, align 1, !dbg !12734, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !12734
  %_69 = zext i1 %82 to i64, !dbg !12734
  %83 = icmp eq i64 %_69, 0, !dbg !12734
  br i1 %83, label %bb67, label %bb66, !dbg !12734

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !12735
  %85 = zext i1 %84 to i8, !dbg !12735
  store i8 %85, ptr %_62, align 1, !dbg !12735
  %86 = load i8, ptr %_62, align 1, !dbg !12735, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !12735
  %_65 = zext i1 %87 to i64, !dbg !12735
  %88 = icmp eq i64 %_65, 0, !dbg !12735
  br i1 %88, label %bb63, label %bb62, !dbg !12735

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12747
  %90 = zext i1 %89 to i8, !dbg !12747
  store i8 %90, ptr %0, align 1, !dbg !12747
  br label %bb122, !dbg !12747

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12748
  %92 = zext i1 %91 to i8, !dbg !12748
  store i8 %92, ptr %0, align 1, !dbg !12748
  br label %bb122, !dbg !12748

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h37029dc1a4aa326cE"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_81, label %bb80, label %bb89, !dbg !12730

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !12731
  %_71 = xor i1 %_72, true, !dbg !12732
  br i1 %_71, label %bb70, label %bb74, !dbg !12732

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !12734
  %95 = zext i1 %94 to i8, !dbg !12734
  store i8 %95, ptr %_77, align 1, !dbg !12734
  %96 = load i8, ptr %_77, align 1, !dbg !12734, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !12734
  %_80 = zext i1 %97 to i64, !dbg !12734
  %98 = icmp eq i64 %_80, 0, !dbg !12734
  br i1 %98, label %bb78, label %bb77, !dbg !12734

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !12735
  %100 = zext i1 %99 to i8, !dbg !12735
  store i8 %100, ptr %_73, align 1, !dbg !12735
  %101 = load i8, ptr %_73, align 1, !dbg !12735, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !12735
  %_76 = zext i1 %102 to i64, !dbg !12735
  %103 = icmp eq i64 %_76, 0, !dbg !12735
  br i1 %103, label %bb74, label %bb73, !dbg !12735

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12749
  %105 = zext i1 %104 to i8, !dbg !12749
  store i8 %105, ptr %0, align 1, !dbg !12749
  br label %bb122, !dbg !12749

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12750
  %107 = zext i1 %106 to i8, !dbg !12750
  store i8 %107, ptr %0, align 1, !dbg !12750
  br label %bb122, !dbg !12750

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7ba6eb7f54efce64E"(ptr align 8 %self) #8, !dbg !12730
  br i1 %_92, label %bb91, label %bb100, !dbg !12730

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !12731
  %_82 = xor i1 %_83, true, !dbg !12732
  br i1 %_82, label %bb81, label %bb85, !dbg !12732

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !12734
  %110 = zext i1 %109 to i8, !dbg !12734
  store i8 %110, ptr %_88, align 1, !dbg !12734
  %111 = load i8, ptr %_88, align 1, !dbg !12734, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !12734
  %_91 = zext i1 %112 to i64, !dbg !12734
  %113 = icmp eq i64 %_91, 0, !dbg !12734
  br i1 %113, label %bb89, label %bb88, !dbg !12734

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !12735
  %115 = zext i1 %114 to i8, !dbg !12735
  store i8 %115, ptr %_84, align 1, !dbg !12735
  %116 = load i8, ptr %_84, align 1, !dbg !12735, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !12735
  %_87 = zext i1 %117 to i64, !dbg !12735
  %118 = icmp eq i64 %_87, 0, !dbg !12735
  br i1 %118, label %bb85, label %bb84, !dbg !12735

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12751
  %120 = zext i1 %119 to i8, !dbg !12751
  store i8 %120, ptr %0, align 1, !dbg !12751
  br label %bb122, !dbg !12751

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12752
  %122 = zext i1 %121 to i8, !dbg !12752
  store i8 %122, ptr %0, align 1, !dbg !12752
  br label %bb122, !dbg !12752

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !12753, !noundef !21
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf4c525aac2d49f93E() #8, !dbg !12754
  store i64 %123, ptr %_108, align 8, !dbg !12754
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_106 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hcbba4aa30e683b6dE(ptr align 8 %_108) #8, !dbg !12754
  %_105 = xor i64 %_106, -1, !dbg !12755
  %124 = and i64 %_104, %_105, !dbg !12753
  store i64 %124, ptr %extra_bits, align 8, !dbg !12753
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12756, !noundef !21
  %126 = icmp eq i64 %125, 0, !dbg !12756
  br i1 %126, label %bb116, label %bb103, !dbg !12756

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !12731, !range !1596, !noundef !21
  %_94 = trunc i8 %127 to i1, !dbg !12731
  %_93 = xor i1 %_94, true, !dbg !12732
  br i1 %_93, label %bb92, label %bb96, !dbg !12732

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12733
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !12734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !12734
  %129 = zext i1 %128 to i8, !dbg !12734
  store i8 %129, ptr %_99, align 1, !dbg !12734
  %130 = load i8, ptr %_99, align 1, !dbg !12734, !range !1596, !noundef !21
  %131 = trunc i8 %130 to i1, !dbg !12734
  %_102 = zext i1 %131 to i64, !dbg !12734
  %132 = icmp eq i64 %_102, 0, !dbg !12734
  br i1 %132, label %bb100, label %bb99, !dbg !12734

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !12735
  %134 = zext i1 %133 to i8, !dbg !12735
  store i8 %134, ptr %_95, align 1, !dbg !12735
  %135 = load i8, ptr %_95, align 1, !dbg !12735, !range !1596, !noundef !21
  %136 = trunc i8 %135 to i1, !dbg !12735
  %_98 = zext i1 %136 to i64, !dbg !12735
  %137 = icmp eq i64 %_98, 0, !dbg !12735
  br i1 %137, label %bb96, label %bb95, !dbg !12735

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12757
  %139 = zext i1 %138 to i8, !dbg !12757
  store i8 %139, ptr %0, align 1, !dbg !12757
  br label %bb122, !dbg !12757

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12758
  %141 = zext i1 %140 to i8, !dbg !12758
  store i8 %141, ptr %0, align 1, !dbg !12758
  br label %bb122, !dbg !12758

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !12759, !range !1596, !noundef !21
  %_123 = trunc i8 %142 to i1, !dbg !12759
  br i1 %_123, label %bb117, label %bb121, !dbg !12759

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !12760, !range !1596, !noundef !21
  %_110 = trunc i8 %143 to i1, !dbg !12760
  %_109 = xor i1 %_110, true, !dbg !12761
  br i1 %_109, label %bb104, label %bb108, !dbg !12761

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !12762
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12763
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_116) #8, !dbg !12763
  %145 = zext i1 %144 to i8, !dbg !12763
  store i8 %145, ptr %_115, align 1, !dbg !12763
  %146 = load i8, ptr %_115, align 1, !dbg !12763, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !12763
  %_118 = zext i1 %147 to i64, !dbg !12763
  %148 = icmp eq i64 %_118, 0, !dbg !12763
  br i1 %148, label %bb111, label %bb112, !dbg !12763

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12764
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_112) #8, !dbg !12764
  %150 = zext i1 %149 to i8, !dbg !12764
  store i8 %150, ptr %_111, align 1, !dbg !12764
  %151 = load i8, ptr %_111, align 1, !dbg !12764, !range !1596, !noundef !21
  %152 = trunc i8 %151 to i1, !dbg !12764
  %_114 = zext i1 %152 to i64, !dbg !12764
  %153 = icmp eq i64 %_114, 0, !dbg !12764
  br i1 %153, label %bb108, label %bb107, !dbg !12764

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12765
  %155 = zext i1 %154 to i8, !dbg !12765
  store i8 %155, ptr %0, align 1, !dbg !12765
  br label %bb122, !dbg !12765

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12766
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_120) #8, !dbg !12766
  %157 = zext i1 %156 to i8, !dbg !12766
  store i8 %157, ptr %_119, align 1, !dbg !12766
  %158 = load i8, ptr %_119, align 1, !dbg !12766, !range !1596, !noundef !21
  %159 = trunc i8 %158 to i1, !dbg !12766
  %_122 = zext i1 %159 to i64, !dbg !12766
  %160 = icmp eq i64 %_122, 0, !dbg !12766
  br i1 %160, label %bb116, label %bb115, !dbg !12766

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12767
  %162 = zext i1 %161 to i8, !dbg !12767
  store i8 %162, ptr %0, align 1, !dbg !12767
  br label %bb122, !dbg !12767

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12768
  %164 = zext i1 %163 to i8, !dbg !12768
  store i8 %164, ptr %0, align 1, !dbg !12768
  br label %bb122, !dbg !12768

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !12769
  br label %bb122, !dbg !12737

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12770
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_125) #8, !dbg !12770
  %166 = zext i1 %165 to i8, !dbg !12770
  store i8 %166, ptr %_124, align 1, !dbg !12770
  %167 = load i8, ptr %_124, align 1, !dbg !12770, !range !1596, !noundef !21
  %168 = trunc i8 %167 to i1, !dbg !12770
  %_127 = zext i1 %168 to i64, !dbg !12770
  %169 = icmp eq i64 %_127, 0, !dbg !12770
  br i1 %169, label %bb121, label %bb120, !dbg !12770

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12771
  %171 = zext i1 %170 to i8, !dbg !12771
  store i8 %171, ptr %0, align 1, !dbg !12771
  br label %bb122, !dbg !12771

bb6:                                              ; No predecessors!
  unreachable, !dbg !12735
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h63ca9f4897350563E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12772 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12775, metadata !DIExpression()), !dbg !12777
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12776, metadata !DIExpression()), !dbg !12778
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12779
  ret i1 %0, !dbg !12780
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17hbd7675979386d98cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12781 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12784, metadata !DIExpression()), !dbg !12786
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12785, metadata !DIExpression()), !dbg !12787
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12788
  ret i1 %0, !dbg !12789
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb9f49b3ec8a698bfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12790 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12793, metadata !DIExpression()), !dbg !12795
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12794, metadata !DIExpression()), !dbg !12796
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12797
  ret i1 %0, !dbg !12798
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h97b2ad61bd087f60E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12799 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12802, metadata !DIExpression()), !dbg !12804
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12803, metadata !DIExpression()), !dbg !12805
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12806
  ret i1 %0, !dbg !12807
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf4c525aac2d49f93E() unnamed_addr #0 !dbg !12808 {
start:
  %0 = alloca i64, align 8
  store i64 2147516543, ptr %0, align 8, !dbg !12811
  %1 = load i64, ptr %0, align 8, !dbg !12812, !noundef !21
  ret i64 %1, !dbg !12812
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hcbba4aa30e683b6dE(ptr align 8 %self) unnamed_addr #0 !dbg !12813 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12817, metadata !DIExpression()), !dbg !12818
  %0 = load i64, ptr %self, align 8, !dbg !12819, !noundef !21
  ret i64 %0, !dbg !12820
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h862c2febb0ef1534E"(ptr align 8 %self) unnamed_addr #0 !dbg !12821 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12827, metadata !DIExpression()), !dbg !12829
  br i1 false, label %bb2, label %bb1, !dbg !12829

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12829, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12829
  %1 = zext i1 %_5 to i8, !dbg !12829
  store i8 %1, ptr %_2, align 1, !dbg !12829
  br label %bb3, !dbg !12829

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12829
  br label %bb3, !dbg !12829

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12829, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12829
  br i1 %3, label %bb4, label %bb5, !dbg !12829

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12829, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !12829
  %4 = icmp eq i64 %_7, 1, !dbg !12829
  %5 = zext i1 %4 to i8, !dbg !12829
  store i8 %5, ptr %0, align 1, !dbg !12829
  br label %bb6, !dbg !12829

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12829
  br label %bb6, !dbg !12829

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12830, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12830
  ret i1 %7, !dbg !12830
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h4977f0a2b76ded18E"(ptr align 8 %self) unnamed_addr #0 !dbg !12831 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12833, metadata !DIExpression()), !dbg !12835
  br i1 false, label %bb2, label %bb1, !dbg !12835

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12835, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12835
  %1 = zext i1 %_5 to i8, !dbg !12835
  store i8 %1, ptr %_2, align 1, !dbg !12835
  br label %bb3, !dbg !12835

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12835
  br label %bb3, !dbg !12835

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12835, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12835
  br i1 %3, label %bb4, label %bb5, !dbg !12835

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12835, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !12835
  %4 = icmp eq i64 %_7, 2, !dbg !12835
  %5 = zext i1 %4 to i8, !dbg !12835
  store i8 %5, ptr %0, align 1, !dbg !12835
  br label %bb6, !dbg !12835

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12835
  br label %bb6, !dbg !12835

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12836, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12836
  ret i1 %7, !dbg !12836
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h716f4f3f4a718b5bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12839, metadata !DIExpression()), !dbg !12841
  br i1 false, label %bb2, label %bb1, !dbg !12841

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12841, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12841
  %1 = zext i1 %_5 to i8, !dbg !12841
  store i8 %1, ptr %_2, align 1, !dbg !12841
  br label %bb3, !dbg !12841

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12841
  br label %bb3, !dbg !12841

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12841, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12841
  br i1 %3, label %bb4, label %bb5, !dbg !12841

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12841, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !12841
  %4 = icmp eq i64 %_7, 4, !dbg !12841
  %5 = zext i1 %4 to i8, !dbg !12841
  store i8 %5, ptr %0, align 1, !dbg !12841
  br label %bb6, !dbg !12841

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12841
  br label %bb6, !dbg !12841

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12842, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12842
  ret i1 %7, !dbg !12842
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfd37aef3863bdcc9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12843 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12845, metadata !DIExpression()), !dbg !12847
  br i1 false, label %bb2, label %bb1, !dbg !12847

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12847, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12847
  %1 = zext i1 %_5 to i8, !dbg !12847
  store i8 %1, ptr %_2, align 1, !dbg !12847
  br label %bb3, !dbg !12847

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12847
  br label %bb3, !dbg !12847

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12847, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12847
  br i1 %3, label %bb4, label %bb5, !dbg !12847

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12847, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !12847
  %4 = icmp eq i64 %_7, 8, !dbg !12847
  %5 = zext i1 %4 to i8, !dbg !12847
  store i8 %5, ptr %0, align 1, !dbg !12847
  br label %bb6, !dbg !12847

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12847
  br label %bb6, !dbg !12847

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12848, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12848
  ret i1 %7, !dbg !12848
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hba9029a31fdc9f23E"(ptr align 8 %self) unnamed_addr #0 !dbg !12849 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12851, metadata !DIExpression()), !dbg !12853
  br i1 false, label %bb2, label %bb1, !dbg !12853

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12853, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12853
  %1 = zext i1 %_5 to i8, !dbg !12853
  store i8 %1, ptr %_2, align 1, !dbg !12853
  br label %bb3, !dbg !12853

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12853
  br label %bb3, !dbg !12853

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12853, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12853
  br i1 %3, label %bb4, label %bb5, !dbg !12853

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12853, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !12853
  %4 = icmp eq i64 %_7, 16, !dbg !12853
  %5 = zext i1 %4 to i8, !dbg !12853
  store i8 %5, ptr %0, align 1, !dbg !12853
  br label %bb6, !dbg !12853

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12853
  br label %bb6, !dbg !12853

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12854, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12854
  ret i1 %7, !dbg !12854
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hfd83b408f470b22bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12855 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12857, metadata !DIExpression()), !dbg !12859
  br i1 false, label %bb2, label %bb1, !dbg !12859

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12859, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12859
  %1 = zext i1 %_5 to i8, !dbg !12859
  store i8 %1, ptr %_2, align 1, !dbg !12859
  br label %bb3, !dbg !12859

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12859
  br label %bb3, !dbg !12859

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12859, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12859
  br i1 %3, label %bb4, label %bb5, !dbg !12859

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12859, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !12859
  %4 = icmp eq i64 %_7, 32, !dbg !12859
  %5 = zext i1 %4 to i8, !dbg !12859
  store i8 %5, ptr %0, align 1, !dbg !12859
  br label %bb6, !dbg !12859

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12859
  br label %bb6, !dbg !12859

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12860, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12860
  ret i1 %7, !dbg !12860
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hf4253a82df73c60eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12861 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12863, metadata !DIExpression()), !dbg !12865
  br i1 false, label %bb2, label %bb1, !dbg !12865

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12865, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12865
  %1 = zext i1 %_5 to i8, !dbg !12865
  store i8 %1, ptr %_2, align 1, !dbg !12865
  br label %bb3, !dbg !12865

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12865
  br label %bb3, !dbg !12865

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12865, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12865
  br i1 %3, label %bb4, label %bb5, !dbg !12865

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12865, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !12865
  %4 = icmp eq i64 %_7, 64, !dbg !12865
  %5 = zext i1 %4 to i8, !dbg !12865
  store i8 %5, ptr %0, align 1, !dbg !12865
  br label %bb6, !dbg !12865

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12865
  br label %bb6, !dbg !12865

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12866, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12866
  ret i1 %7, !dbg !12866
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h37029dc1a4aa326cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12867 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12869, metadata !DIExpression()), !dbg !12871
  br i1 false, label %bb2, label %bb1, !dbg !12871

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12871, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12871
  %1 = zext i1 %_5 to i8, !dbg !12871
  store i8 %1, ptr %_2, align 1, !dbg !12871
  br label %bb3, !dbg !12871

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12871
  br label %bb3, !dbg !12871

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12871, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12871
  br i1 %3, label %bb4, label %bb5, !dbg !12871

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12871, !noundef !21
  %_7 = and i64 %_8, 32768, !dbg !12871
  %4 = icmp eq i64 %_7, 32768, !dbg !12871
  %5 = zext i1 %4 to i8, !dbg !12871
  store i8 %5, ptr %0, align 1, !dbg !12871
  br label %bb6, !dbg !12871

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12871
  br label %bb6, !dbg !12871

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12872, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12872
  ret i1 %7, !dbg !12872
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7ba6eb7f54efce64E"(ptr align 8 %self) unnamed_addr #0 !dbg !12873 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12875, metadata !DIExpression()), !dbg !12877
  br i1 false, label %bb2, label %bb1, !dbg !12877

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12877, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !12877
  %1 = zext i1 %_5 to i8, !dbg !12877
  store i8 %1, ptr %_2, align 1, !dbg !12877
  br label %bb3, !dbg !12877

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12877
  br label %bb3, !dbg !12877

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12877, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !12877
  br i1 %3, label %bb4, label %bb5, !dbg !12877

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12877, !noundef !21
  %_7 = and i64 %_8, 2147483648, !dbg !12877
  %4 = icmp eq i64 %_7, 2147483648, !dbg !12877
  %5 = zext i1 %4 to i8, !dbg !12877
  store i8 %5, ptr %0, align 1, !dbg !12877
  br label %bb6, !dbg !12877

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12877
  br label %bb6, !dbg !12877

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12878, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !12878
  ret i1 %7, !dbg !12878
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc2cfe6830acfe22cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12879 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12885, metadata !DIExpression()), !dbg !12887
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12886, metadata !DIExpression()), !dbg !12887
  %0 = load i8, ptr %self, align 1, !dbg !12887, !range !5829, !noundef !21
  %_4 = zext i8 %0 to i64, !dbg !12887
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12887

bb2:                                              ; preds = %start
  unreachable, !dbg !12887

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12887
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !12887
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12887
  store i64 3, ptr %2, align 8, !dbg !12887
  br label %bb5, !dbg !12888

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12887
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !12887
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12887
  store i64 3, ptr %4, align 8, !dbg !12887
  br label %bb5, !dbg !12888

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12887
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !12887
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12887
  store i64 3, ptr %6, align 8, !dbg !12887
  br label %bb5, !dbg !12888

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12887
  %8 = load ptr, ptr %7, align 8, !dbg !12887, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12887
  %10 = load i64, ptr %9, align 8, !dbg !12887, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12887
  ret i1 %11, !dbg !12889
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a6776b2dcd7b10eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12890 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12896, metadata !DIExpression()), !dbg !12898
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12897, metadata !DIExpression()), !dbg !12898
  %_4 = load i8, ptr %self, align 1, !dbg !12898, !range !12899, !noundef !21
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12898

bb2:                                              ; preds = %start
  unreachable, !dbg !12898

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_98d1fdfdfa3e3c6a28fa90462ffc134e, ptr %0, align 8, !dbg !12898
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 8, ptr %1, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_96abca9bcf0289be18b0174890500370, ptr %2, align 8, !dbg !12898
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 5, ptr %3, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_0c6b6138cf71a77dbd5246027014c008, ptr %4, align 8, !dbg !12898
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 20, ptr %5, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_b7a152112125deca422bf9d901c258b8, ptr %6, align 8, !dbg !12898
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 10, ptr %7, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0, ptr %8, align 8, !dbg !12898
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 8, ptr %9, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_239c6a21892f0322d8d6119767691661, ptr %10, align 8, !dbg !12898
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 10, ptr %11, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_3a21bdc4d346f56b28c0449f15bf0a4f, ptr %12, align 8, !dbg !12898
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 13, ptr %13, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_59d76f6704edfe5daff03d376ffd4f11, ptr %14, align 8, !dbg !12898
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 18, ptr %15, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_2cc5d2992d3ac05d8f5c53377da74273, ptr %16, align 8, !dbg !12898
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 6, ptr %17, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_fed11176ff4da6a94b16acb7477b7288, ptr %18, align 8, !dbg !12898
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 10, ptr %19, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_b61f2032cbc3d090a75b07f8aa767b03, ptr %20, align 8, !dbg !12898
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 17, ptr %21, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_6ad77b3be6a3944d6ce80c0365ddb31a, ptr %22, align 8, !dbg !12898
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 5, ptr %23, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_64745f184c81f62da7602c9e2b10a4c8, ptr %24, align 8, !dbg !12898
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 17, ptr %25, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_80b114fb6ac4f8f512c31de1e61941db, ptr %26, align 8, !dbg !12898
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 4, ptr %27, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_c86c3c9eb78bb2acff6ff35bb14839f8, ptr %28, align 8, !dbg !12898
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 16, ptr %29, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_09f3893f7c633b1523c5f4f9a23e3cc3, ptr %30, align 8, !dbg !12898
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 14, ptr %31, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_1d021a359ec23a646761bad3e1526fa4, ptr %32, align 8, !dbg !12898
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 12, ptr %33, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_2c2f7dfa132a9546329c76f0c8be6306, ptr %34, align 8, !dbg !12898
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 17, ptr %35, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_4322e2131bfeb91799eb52a37674f543, ptr %36, align 8, !dbg !12898
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 14, ptr %37, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_4b712cb8288b26717e06a22c963b4921, ptr %38, align 8, !dbg !12898
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 17, ptr %39, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_b59578317741371a4033d59e4adbb89b, ptr %40, align 8, !dbg !12898
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 19, ptr %41, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_d04655f6c5018b01ec3c6e09ea9b9b15, ptr %42, align 8, !dbg !12898
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 16, ptr %43, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  store ptr @alloc_bc9bdefa257a580b61270336b68a564d, ptr %44, align 8, !dbg !12898
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  store i64 8, ptr %45, align 8, !dbg !12898
  br label %bb25, !dbg !12900

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12898
  %47 = load ptr, ptr %46, align 8, !dbg !12898, !nonnull !21, !align !1571, !noundef !21
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12898
  %49 = load i64, ptr %48, align 8, !dbg !12898, !noundef !21
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12898
  ret i1 %50, !dbg !12901
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h0ad0c89a55d01c16E"(i64 %start_address) unnamed_addr #0 !dbg !12902 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12904, metadata !DIExpression()), !dbg !12905
  store i64 %start_address, ptr %0, align 8, !dbg !12906
  %1 = load i64, ptr %0, align 8, !dbg !12907
  ret i64 %1, !dbg !12907
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h547c94f19ed222b0E"(i64 %start_address) unnamed_addr #0 !dbg !12908 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12910, metadata !DIExpression()), !dbg !12911
  store i64 %start_address, ptr %0, align 8, !dbg !12912
  %1 = load i64, ptr %0, align 8, !dbg !12913
  ret i64 %1, !dbg !12913
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hcfafffeb851601a5E"(i64 %start_address) unnamed_addr #0 !dbg !12914 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12916, metadata !DIExpression()), !dbg !12917
  store i64 %start_address, ptr %0, align 8, !dbg !12918
  %1 = load i64, ptr %0, align 8, !dbg !12919
  ret i64 %1, !dbg !12919
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h0c5e4a1482265014E"(i64 %0) unnamed_addr #0 !dbg !12920 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12924, metadata !DIExpression()), !dbg !12925
  %2 = load i64, ptr %self, align 8, !dbg !12926, !noundef !21
  ret i64 %2, !dbg !12927
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h77de832ad71fb1c1E"(i64 %0) unnamed_addr #0 !dbg !12928 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12932, metadata !DIExpression()), !dbg !12933
  %2 = load i64, ptr %self, align 8, !dbg !12934, !noundef !21
  ret i64 %2, !dbg !12935
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17he96bbf7b5d657ba8E"(i64 %0) unnamed_addr #0 !dbg !12936 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12940, metadata !DIExpression()), !dbg !12941
  %2 = load i64, ptr %self, align 8, !dbg !12942, !noundef !21
  ret i64 %2, !dbg !12943
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9be4d651f07c451E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12944 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12949, metadata !DIExpression()), !dbg !12951
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12950, metadata !DIExpression()), !dbg !12951
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !12952
  store ptr %0, ptr %_10, align 8, !dbg !12952
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8 %f, ptr align 1 @alloc_70e890022e97a2e07df89c3273dce6d5, i64 15, ptr align 1 @alloc_bf07de937f9dd1f553a71f394fd9dd05, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc_7b2cc78064fe03c3405ca8a2529e3046, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !12951
  ret i1 %1, !dbg !12953
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h939111f152772522E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12954 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12960, metadata !DIExpression()), !dbg !12962
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12961, metadata !DIExpression()), !dbg !12962
  store ptr %self, ptr %_7, align 8, !dbg !12963
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h703fa4e7bc71fda1E(ptr align 8 %f, ptr align 1 @alloc_38e2335b87cc4a299f12c32e03854b05, i64 15, ptr align 1 @alloc_dd40e5863eb869d932ee7b157e155ab8, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !12962
  ret i1 %0, !dbg !12964
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hcef545831b6aa81cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12965 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12971, metadata !DIExpression()), !dbg !12973
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12972, metadata !DIExpression()), !dbg !12973
  %0 = load i8, ptr %self, align 1, !dbg !12973, !range !1596, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !12973
  %_4 = zext i1 %1 to i64, !dbg !12973
  %2 = icmp eq i64 %_4, 0, !dbg !12973
  br i1 %2, label %bb3, label %bb1, !dbg !12973

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12973
  store ptr @alloc_3ba9f8e95362044024541af4b4058bfe, ptr %3, align 8, !dbg !12973
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12973
  store i64 9, ptr %4, align 8, !dbg !12973
  br label %bb4, !dbg !12974

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12973
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %5, align 8, !dbg !12973
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12973
  store i64 16, ptr %6, align 8, !dbg !12973
  br label %bb4, !dbg !12974

bb2:                                              ; No predecessors!
  unreachable, !dbg !12973

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12973
  %8 = load ptr, ptr %7, align 8, !dbg !12973, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12973
  %10 = load i64, ptr %9, align 8, !dbg !12973, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12973
  ret i1 %11, !dbg !12975
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h15cae51b0576786dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12976 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12982, metadata !DIExpression()), !dbg !12984
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12983, metadata !DIExpression()), !dbg !12984
  %0 = load i8, ptr %self, align 1, !dbg !12984, !range !1596, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !12984
  %_4 = zext i1 %1 to i64, !dbg !12984
  %2 = icmp eq i64 %_4, 0, !dbg !12984
  br i1 %2, label %bb3, label %bb1, !dbg !12984

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12984
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %3, align 8, !dbg !12984
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12984
  store i64 16, ptr %4, align 8, !dbg !12984
  br label %bb4, !dbg !12985

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12984
  store ptr @alloc_4d43d5d7bf152c99f3bc8ea52b75e43d, ptr %5, align 8, !dbg !12984
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12984
  store i64 21, ptr %6, align 8, !dbg !12984
  br label %bb4, !dbg !12985

bb2:                                              ; No predecessors!
  unreachable, !dbg !12984

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12984
  %8 = load ptr, ptr %7, align 8, !dbg !12984, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12984
  %10 = load i64, ptr %9, align 8, !dbg !12984, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12984
  ret i1 %11, !dbg !12986
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcf1dfbd82835293E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12987 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12992, metadata !DIExpression()), !dbg !12994
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12993, metadata !DIExpression()), !dbg !12994
  store ptr %self, ptr %_7, align 8, !dbg !12995
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h703fa4e7bc71fda1E(ptr align 8 %f, ptr align 1 @alloc_285daa4d0b1023762cfae8e4b10d7b44, i64 15, ptr align 1 @alloc_6c342f467cee9eb46aaa013cf1ccd49c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !12994
  ret i1 %0, !dbg !12996
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h13e979ebb8be93ecE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12997 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13002, metadata !DIExpression()), !dbg !13004
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13003, metadata !DIExpression()), !dbg !13004
  store ptr %self, ptr %_7, align 8, !dbg !13005
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h703fa4e7bc71fda1E(ptr align 8 %f, ptr align 1 @alloc_d412c2ec2cb2f769019259776819e198, i64 10, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %_7, ptr align 8 @vtable.6) #8, !dbg !13004
  ret i1 %0, !dbg !13006
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5bd521350d5c1dcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13007 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13012, metadata !DIExpression()), !dbg !13014
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13013, metadata !DIExpression()), !dbg !13014
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13015
  store ptr %0, ptr %_10, align 8, !dbg !13015
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8 %f, ptr align 1 @alloc_1e53ba104d58866e1181caf8b9b4ff0f, i64 18, ptr align 1 @alloc_48e50f37464ed1f26e22a292f2b34de7, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_ac2844eb38dd880c45087eb2263984ec, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !13014
  ret i1 %1, !dbg !13016
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hef087042f3e8db01E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13017 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13020, metadata !DIExpression()), !dbg !13022
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13021, metadata !DIExpression()), !dbg !13022
  %0 = load i8, ptr %self, align 1, !dbg !13022, !range !1596, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13022
  %_4 = zext i1 %1 to i64, !dbg !13022
  %2 = icmp eq i64 %_4, 0, !dbg !13022
  br i1 %2, label %bb3, label %bb1, !dbg !13022

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13022
  store ptr @alloc_bf4db639885a360b75c94e25c1200b09, ptr %3, align 8, !dbg !13022
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13022
  store i64 12, ptr %4, align 8, !dbg !13022
  br label %bb4, !dbg !13023

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13022
  store ptr @alloc_c6ac8b74fec8dabeaf603ceb05cce202, ptr %5, align 8, !dbg !13022
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13022
  store i64 9, ptr %6, align 8, !dbg !13022
  br label %bb4, !dbg !13023

bb2:                                              ; No predecessors!
  unreachable, !dbg !13022

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13022
  %8 = load ptr, ptr %7, align 8, !dbg !13022, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13022
  %10 = load i64, ptr %9, align 8, !dbg !13022, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13022
  ret i1 %11, !dbg !13024
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h445dc2d52182e994E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13025 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13031, metadata !DIExpression()), !dbg !13039
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13032, metadata !DIExpression()), !dbg !13039
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13036, metadata !DIExpression()), !dbg !13040
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13037, metadata !DIExpression()), !dbg !13041
  %1 = load i64, ptr %self, align 8, !dbg !13039, !range !13042, !noundef !21
  %2 = sub i64 %1, 3, !dbg !13039
  %3 = icmp ule i64 %2, 1, !dbg !13039
  %4 = add i64 %2, 1, !dbg !13039
  %_3 = select i1 %3, i64 %4, i64 0, !dbg !13039
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13039

bb2:                                              ; preds = %start
  unreachable, !dbg !13039

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13043
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13033, metadata !DIExpression()), !dbg !13044
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13045
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13045
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13035, metadata !DIExpression()), !dbg !13046
  %5 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13047
  store ptr %5, ptr %__self_2, align 8, !dbg !13047
; call core::fmt::Formatter::debug_struct_field3_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17hb744a301d291fb66E(ptr align 8 %f, ptr align 1 @alloc_805c84506a9de2c27b85e017759cf18e, i64 6, ptr align 1 @alloc_41c8c1c0eecfc69de30a9c2c27b916de, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13048
  %7 = zext i1 %6 to i8, !dbg !13048
  store i8 %7, ptr %0, align 1, !dbg !13048
  br label %bb5, !dbg !13048

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3ba9f8e95362044024541af4b4058bfe, i64 9) #8, !dbg !13039
  %9 = zext i1 %8 to i8, !dbg !13039
  store i8 %9, ptr %0, align 1, !dbg !13039
  br label %bb5, !dbg !13039

bb1:                                              ; preds = %start
  %10 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13049
  store ptr %10, ptr %__self_0, align 8, !dbg !13049
; call core::fmt::Formatter::debug_tuple_field1_finish
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13050
  %12 = zext i1 %11 to i8, !dbg !13050
  store i8 %12, ptr %0, align 1, !dbg !13050
  br label %bb5, !dbg !13050

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %13 = load i8, ptr %0, align 1, !dbg !13051, !range !1596, !noundef !21
  %14 = trunc i8 %13 to i1, !dbg !13051
  ret i1 %14, !dbg !13051
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hbddc871759626e9cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13052 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13057, metadata !DIExpression()), !dbg !13065
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13058, metadata !DIExpression()), !dbg !13065
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13059, metadata !DIExpression()), !dbg !13066
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13061, metadata !DIExpression()), !dbg !13067
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13063, metadata !DIExpression()), !dbg !13068
  %_3 = load i64, ptr %self, align 8, !dbg !13065, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13065

bb2:                                              ; preds = %start
  unreachable, !dbg !13065

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13069
  store ptr %1, ptr %__self_0, align 8, !dbg !13069
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_94657c504be2388292c096e8164cb1aa, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13070
  %3 = zext i1 %2 to i8, !dbg !13070
  store i8 %3, ptr %0, align 1, !dbg !13070
  br label %bb5, !dbg !13070

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13071
  store ptr %4, ptr %__self_01, align 8, !dbg !13071
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_d408b2d4a318285f06540f038d8f9567, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13072
  %6 = zext i1 %5 to i8, !dbg !13072
  store i8 %6, ptr %0, align 1, !dbg !13072
  br label %bb5, !dbg !13072

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13073
  store ptr %7, ptr %__self_02, align 8, !dbg !13073
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_255a2bfa7c3628a36355234172e1c706, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13074
  %9 = zext i1 %8 to i8, !dbg !13074
  store i8 %9, ptr %0, align 1, !dbg !13074
  br label %bb5, !dbg !13074

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13075, !range !1596, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !13075
  ret i1 %11, !dbg !13075
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h42ba9b203df319d3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13076 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13082, metadata !DIExpression()), !dbg !13084
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13083, metadata !DIExpression()), !dbg !13084
  store ptr %self, ptr %_6, align 8, !dbg !13085
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_566508f82726b088e9b31614fbd7f6c0, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13084
  ret i1 %0, !dbg !13086
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17he8407e11489c8614E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13087 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13093, metadata !DIExpression()), !dbg !13097
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13094, metadata !DIExpression()), !dbg !13097
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13095, metadata !DIExpression()), !dbg !13098
  %_3 = load i64, ptr %self, align 8, !dbg !13097, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13097

bb2:                                              ; preds = %start
  unreachable, !dbg !13097

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13097
  %2 = zext i1 %1 to i8, !dbg !13097
  store i8 %2, ptr %0, align 1, !dbg !13097
  br label %bb5, !dbg !13097

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13097
  %4 = zext i1 %3 to i8, !dbg !13097
  store i8 %4, ptr %0, align 1, !dbg !13097
  br label %bb5, !dbg !13097

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13099
  store ptr %5, ptr %__self_0, align 8, !dbg !13099
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13100
  %7 = zext i1 %6 to i8, !dbg !13100
  store i8 %7, ptr %0, align 1, !dbg !13100
  br label %bb5, !dbg !13100

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13101, !range !1596, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !13101
  ret i1 %9, !dbg !13101
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h80afd39955fdf3b4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13102 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13108, metadata !DIExpression()), !dbg !13110
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13109, metadata !DIExpression()), !dbg !13110
  %0 = load i8, ptr %self, align 1, !dbg !13110, !range !1596, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13110
  %_4 = zext i1 %1 to i64, !dbg !13110
  %2 = icmp eq i64 %_4, 0, !dbg !13110
  br i1 %2, label %bb3, label %bb1, !dbg !13110

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13110
  store ptr @alloc_70d0f5fb7518bbc6fd53a741e94dca51, ptr %3, align 8, !dbg !13110
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13110
  store i64 13, ptr %4, align 8, !dbg !13110
  br label %bb4, !dbg !13111

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13110
  store ptr @alloc_2c85744c717760a85b03e5ba9dac3a74, ptr %5, align 8, !dbg !13110
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13110
  store i64 19, ptr %6, align 8, !dbg !13110
  br label %bb4, !dbg !13111

bb2:                                              ; No predecessors!
  unreachable, !dbg !13110

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13110
  %8 = load ptr, ptr %7, align 8, !dbg !13110, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13110
  %10 = load i64, ptr %9, align 8, !dbg !13110, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13110
  ret i1 %11, !dbg !13112
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h0892ebd8c9dcf00aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13113 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13119, metadata !DIExpression()), !dbg !13123
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13120, metadata !DIExpression()), !dbg !13123
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13121, metadata !DIExpression()), !dbg !13124
  %_3 = load i64, ptr %self, align 8, !dbg !13123, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13123

bb2:                                              ; preds = %start
  unreachable, !dbg !13123

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13123
  %2 = zext i1 %1 to i8, !dbg !13123
  store i8 %2, ptr %0, align 1, !dbg !13123
  br label %bb5, !dbg !13123

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13123
  %4 = zext i1 %3 to i8, !dbg !13123
  store i8 %4, ptr %0, align 1, !dbg !13123
  br label %bb5, !dbg !13123

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13125
  store ptr %5, ptr %__self_0, align 8, !dbg !13125
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13126
  %7 = zext i1 %6 to i8, !dbg !13126
  store i8 %7, ptr %0, align 1, !dbg !13126
  br label %bb5, !dbg !13126

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13127, !range !1596, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !13127
  ret i1 %9, !dbg !13127
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hd96795df112ec911E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13128 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13134, metadata !DIExpression()), !dbg !13136
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13135, metadata !DIExpression()), !dbg !13136
  unreachable, !dbg !13136
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h21d1ee2baf5f03baE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13137 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13143, metadata !DIExpression()), !dbg !13145
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13144, metadata !DIExpression()), !dbg !13145
  unreachable, !dbg !13145
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h91580d2e908ca4d9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13146 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13152, metadata !DIExpression()), !dbg !13154
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13153, metadata !DIExpression()), !dbg !13154
  unreachable, !dbg !13154
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h0f2ea9524afb3dc4E"(i64 %0) unnamed_addr #0 !dbg !13155 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13159, metadata !DIExpression()), !dbg !13160
  %2 = load i64, ptr %self, align 8, !dbg !13161, !noundef !21
  ret i64 %2, !dbg !13162
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %0) unnamed_addr #0 !dbg !13163 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13167, metadata !DIExpression()), !dbg !13168
  %2 = load i64, ptr %self, align 8, !dbg !13169, !noundef !21
  ret i64 %2, !dbg !13170
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1890f6179c09c5aE"(i64 %0) unnamed_addr #0 !dbg !13171 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13175, metadata !DIExpression()), !dbg !13176
  %2 = load i64, ptr %self, align 8, !dbg !13177, !noundef !21
  ret i64 %2, !dbg !13178
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E"(i64 %0) unnamed_addr #0 !dbg !13179 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13183, metadata !DIExpression()), !dbg !13184
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13185
  %3 = load i64, ptr %1, align 8, !dbg !13185
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1890f6179c09c5aE"(i64 %3) #8, !dbg !13185
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E(i64 %_2) #8, !dbg !13185
  ret i16 %4, !dbg !13186
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE"(i64 %0) unnamed_addr #0 !dbg !13187 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13191, metadata !DIExpression()), !dbg !13192
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13193
  %3 = load i64, ptr %1, align 8, !dbg !13193
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h0f2ea9524afb3dc4E"(i64 %3) #8, !dbg !13193
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E(i64 %_2) #8, !dbg !13193
  ret i16 %4, !dbg !13194
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE"(i64 %0) unnamed_addr #0 !dbg !13195 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13197, metadata !DIExpression()), !dbg !13198
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13199
  %3 = load i64, ptr %1, align 8, !dbg !13199
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %3) #8, !dbg !13199
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E(i64 %_2) #8, !dbg !13199
  ret i16 %4, !dbg !13200
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E"(i64 %0) unnamed_addr #0 !dbg !13201 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13203, metadata !DIExpression()), !dbg !13204
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13205
  %3 = load i64, ptr %1, align 8, !dbg !13205
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %3) #8, !dbg !13205
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %_2) #8, !dbg !13205
  ret i16 %4, !dbg !13206
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE"(i64 %0) unnamed_addr #0 !dbg !13207 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13209, metadata !DIExpression()), !dbg !13210
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13211
  %3 = load i64, ptr %1, align 8, !dbg !13211
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h0f2ea9524afb3dc4E"(i64 %3) #8, !dbg !13211
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %_2) #8, !dbg !13211
  ret i16 %4, !dbg !13212
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE"(i64 %0) unnamed_addr #0 !dbg !13213 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13215, metadata !DIExpression()), !dbg !13216
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13217
  %3 = load i64, ptr %1, align 8, !dbg !13217
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1890f6179c09c5aE"(i64 %3) #8, !dbg !13217
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE(i64 %_2) #8, !dbg !13217
  ret i16 %4, !dbg !13218
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE"(i64 %0) unnamed_addr #0 !dbg !13219 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13221, metadata !DIExpression()), !dbg !13222
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13223
  %3 = load i64, ptr %1, align 8, !dbg !13223
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E"(i64 %3) #8, !dbg !13223
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E(i64 %_2) #8, !dbg !13223
  ret i16 %4, !dbg !13224
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE"(i64 %0) unnamed_addr #0 !dbg !13225 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13227, metadata !DIExpression()), !dbg !13228
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13229
  %3 = load i64, ptr %1, align 8, !dbg !13229
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h0f2ea9524afb3dc4E"(i64 %3) #8, !dbg !13229
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E(i64 %_2) #8, !dbg !13229
  ret i16 %4, !dbg !13230
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h4848f4bfee63338dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13231 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13234, metadata !DIExpression()), !dbg !13236
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13235, metadata !DIExpression()), !dbg !13236
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10, i64 17) #8, !dbg !13236
  ret i1 %0, !dbg !13237
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h38d61667fd21bd6eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13238 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13244, metadata !DIExpression()), !dbg !13246
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13245, metadata !DIExpression()), !dbg !13246
  %0 = load i8, ptr %self, align 1, !dbg !13246, !range !1596, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13246
  %_4 = zext i1 %1 to i64, !dbg !13246
  %2 = icmp eq i64 %_4, 0, !dbg !13246
  br i1 %2, label %bb3, label %bb1, !dbg !13246

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13246
  store ptr @alloc_46c8cf39a32c3e5dbefc978ba68743fb, ptr %3, align 8, !dbg !13246
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13246
  store i64 15, ptr %4, align 8, !dbg !13246
  br label %bb4, !dbg !13247

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13246
  store ptr @alloc_bfd03b28f1eb0f1516855fd7f594e951, ptr %5, align 8, !dbg !13246
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13246
  store i64 9, ptr %6, align 8, !dbg !13246
  br label %bb4, !dbg !13247

bb2:                                              ; No predecessors!
  unreachable, !dbg !13246

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13246
  %8 = load ptr, ptr %7, align 8, !dbg !13246, !nonnull !21, !align !1571, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13246
  %10 = load i64, ptr %9, align 8, !dbg !13246, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13246
  ret i1 %11, !dbg !13248
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2960709c5d9bf329E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13249 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_284 = alloca i8, align 1
  %_280 = alloca i8, align 1
  %_276 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13258, metadata !DIExpression()), !dbg !13468
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13260, metadata !DIExpression()), !dbg !13469
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13262, metadata !DIExpression()), !dbg !13470
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13264, metadata !DIExpression()), !dbg !13471
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13266, metadata !DIExpression()), !dbg !13472
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13268, metadata !DIExpression()), !dbg !13473
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13270, metadata !DIExpression()), !dbg !13474
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13272, metadata !DIExpression()), !dbg !13475
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13274, metadata !DIExpression()), !dbg !13476
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13276, metadata !DIExpression()), !dbg !13477
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13278, metadata !DIExpression()), !dbg !13478
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13280, metadata !DIExpression()), !dbg !13479
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13282, metadata !DIExpression()), !dbg !13480
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13284, metadata !DIExpression()), !dbg !13481
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13286, metadata !DIExpression()), !dbg !13482
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13288, metadata !DIExpression()), !dbg !13483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13290, metadata !DIExpression()), !dbg !13484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13292, metadata !DIExpression()), !dbg !13485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13294, metadata !DIExpression()), !dbg !13486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13296, metadata !DIExpression()), !dbg !13487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13298, metadata !DIExpression()), !dbg !13488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13300, metadata !DIExpression()), !dbg !13489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13302, metadata !DIExpression()), !dbg !13490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13304, metadata !DIExpression()), !dbg !13491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13306, metadata !DIExpression()), !dbg !13492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13308, metadata !DIExpression()), !dbg !13493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13310, metadata !DIExpression()), !dbg !13494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13312, metadata !DIExpression()), !dbg !13495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13314, metadata !DIExpression()), !dbg !13496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13316, metadata !DIExpression()), !dbg !13497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13318, metadata !DIExpression()), !dbg !13498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13320, metadata !DIExpression()), !dbg !13499
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13322, metadata !DIExpression()), !dbg !13500
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13324, metadata !DIExpression()), !dbg !13501
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13326, metadata !DIExpression()), !dbg !13502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13328, metadata !DIExpression()), !dbg !13503
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13330, metadata !DIExpression()), !dbg !13504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13332, metadata !DIExpression()), !dbg !13505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13334, metadata !DIExpression()), !dbg !13506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13336, metadata !DIExpression()), !dbg !13507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13338, metadata !DIExpression()), !dbg !13508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13340, metadata !DIExpression()), !dbg !13509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13342, metadata !DIExpression()), !dbg !13510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13344, metadata !DIExpression()), !dbg !13511
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13346, metadata !DIExpression()), !dbg !13512
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13348, metadata !DIExpression()), !dbg !13513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13350, metadata !DIExpression()), !dbg !13514
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13352, metadata !DIExpression()), !dbg !13515
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13354, metadata !DIExpression()), !dbg !13516
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13356, metadata !DIExpression()), !dbg !13517
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13358, metadata !DIExpression()), !dbg !13518
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13360, metadata !DIExpression()), !dbg !13519
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13362, metadata !DIExpression()), !dbg !13520
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13364, metadata !DIExpression()), !dbg !13521
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13366, metadata !DIExpression()), !dbg !13522
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13368, metadata !DIExpression()), !dbg !13523
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13370, metadata !DIExpression()), !dbg !13524
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13372, metadata !DIExpression()), !dbg !13525
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13374, metadata !DIExpression()), !dbg !13526
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13376, metadata !DIExpression()), !dbg !13527
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13378, metadata !DIExpression()), !dbg !13528
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13380, metadata !DIExpression()), !dbg !13529
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13382, metadata !DIExpression()), !dbg !13530
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13384, metadata !DIExpression()), !dbg !13531
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13386, metadata !DIExpression()), !dbg !13532
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13388, metadata !DIExpression()), !dbg !13533
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13390, metadata !DIExpression()), !dbg !13534
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13392, metadata !DIExpression()), !dbg !13535
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13394, metadata !DIExpression()), !dbg !13536
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13396, metadata !DIExpression()), !dbg !13537
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13398, metadata !DIExpression()), !dbg !13538
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13400, metadata !DIExpression()), !dbg !13539
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13402, metadata !DIExpression()), !dbg !13540
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13404, metadata !DIExpression()), !dbg !13541
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13406, metadata !DIExpression()), !dbg !13542
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13408, metadata !DIExpression()), !dbg !13543
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13410, metadata !DIExpression()), !dbg !13544
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13412, metadata !DIExpression()), !dbg !13545
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13414, metadata !DIExpression()), !dbg !13546
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13416, metadata !DIExpression()), !dbg !13547
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13418, metadata !DIExpression()), !dbg !13548
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13420, metadata !DIExpression()), !dbg !13549
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13422, metadata !DIExpression()), !dbg !13550
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13424, metadata !DIExpression()), !dbg !13551
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13426, metadata !DIExpression()), !dbg !13552
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13428, metadata !DIExpression()), !dbg !13553
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13430, metadata !DIExpression()), !dbg !13554
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13432, metadata !DIExpression()), !dbg !13555
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13434, metadata !DIExpression()), !dbg !13556
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13436, metadata !DIExpression()), !dbg !13557
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13438, metadata !DIExpression()), !dbg !13558
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13440, metadata !DIExpression()), !dbg !13559
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13442, metadata !DIExpression()), !dbg !13560
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13444, metadata !DIExpression()), !dbg !13561
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13446, metadata !DIExpression()), !dbg !13562
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13448, metadata !DIExpression()), !dbg !13563
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13452, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13454, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13456, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13458, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13460, metadata !DIExpression()), !dbg !13568
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13462, metadata !DIExpression()), !dbg !13569
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13464, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13466, metadata !DIExpression()), !dbg !13571
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13254, metadata !DIExpression()), !dbg !13572
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13255, metadata !DIExpression()), !dbg !13573
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13256, metadata !DIExpression()), !dbg !13574
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13450, metadata !DIExpression()), !dbg !13575
  store i8 1, ptr %first, align 1, !dbg !13576
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17he4236495fa12f9e4E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_4, label %bb2, label %bb12, !dbg !13577

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6b183e5af873b6b7E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_15, label %bb14, label %bb23, !dbg !13577

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_6 = trunc i8 %1 to i1, !dbg !13578
  %_5 = xor i1 %_6, true, !dbg !13579
  br i1 %_5, label %bb3, label %bb8, !dbg !13579

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_12) #8, !dbg !13581
  %3 = zext i1 %2 to i8, !dbg !13581
  store i8 %3, ptr %_11, align 1, !dbg !13581
  %4 = load i8, ptr %_11, align 1, !dbg !13581, !range !1596, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !13581
  %_14 = zext i1 %5 to i64, !dbg !13581
  %6 = icmp eq i64 %_14, 0, !dbg !13581
  br i1 %6, label %bb12, label %bb11, !dbg !13581

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_8) #8, !dbg !13582
  %8 = zext i1 %7 to i8, !dbg !13582
  store i8 %8, ptr %_7, align 1, !dbg !13582
  %9 = load i8, ptr %_7, align 1, !dbg !13582, !range !1596, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !13582
  %_10 = zext i1 %10 to i64, !dbg !13582
  %11 = icmp eq i64 %_10, 0, !dbg !13582
  br i1 %11, label %bb8, label %bb7, !dbg !13582

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13583
  %13 = zext i1 %12 to i8, !dbg !13583
  store i8 %13, ptr %0, align 1, !dbg !13583
  br label %bb287, !dbg !13583

bb287:                                            ; preds = %bb286, %bb285, %bb280, %bb277, %bb272, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13584, !range !1596, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !13584
  ret i1 %15, !dbg !13584

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13585
  %17 = zext i1 %16 to i8, !dbg !13585
  store i8 %17, ptr %0, align 1, !dbg !13585
  br label %bb287, !dbg !13585

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h7bbca3a9172486bcE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_26, label %bb25, label %bb34, !dbg !13577

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_17 = trunc i8 %18 to i1, !dbg !13578
  %_16 = xor i1 %_17, true, !dbg !13579
  br i1 %_16, label %bb15, label %bb19, !dbg !13579

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_23) #8, !dbg !13581
  %20 = zext i1 %19 to i8, !dbg !13581
  store i8 %20, ptr %_22, align 1, !dbg !13581
  %21 = load i8, ptr %_22, align 1, !dbg !13581, !range !1596, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !13581
  %_25 = zext i1 %22 to i64, !dbg !13581
  %23 = icmp eq i64 %_25, 0, !dbg !13581
  br i1 %23, label %bb23, label %bb22, !dbg !13581

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_19) #8, !dbg !13582
  %25 = zext i1 %24 to i8, !dbg !13582
  store i8 %25, ptr %_18, align 1, !dbg !13582
  %26 = load i8, ptr %_18, align 1, !dbg !13582, !range !1596, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !13582
  %_21 = zext i1 %27 to i64, !dbg !13582
  %28 = icmp eq i64 %_21, 0, !dbg !13582
  br i1 %28, label %bb19, label %bb18, !dbg !13582

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13586
  %30 = zext i1 %29 to i8, !dbg !13586
  store i8 %30, ptr %0, align 1, !dbg !13586
  br label %bb287, !dbg !13586

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13587
  %32 = zext i1 %31 to i8, !dbg !13587
  store i8 %32, ptr %0, align 1, !dbg !13587
  br label %bb287, !dbg !13587

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_37 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h588c35b9f3b795e3E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_37, label %bb36, label %bb45, !dbg !13577

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_28 = trunc i8 %33 to i1, !dbg !13578
  %_27 = xor i1 %_28, true, !dbg !13579
  br i1 %_27, label %bb26, label %bb30, !dbg !13579

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_34) #8, !dbg !13581
  %35 = zext i1 %34 to i8, !dbg !13581
  store i8 %35, ptr %_33, align 1, !dbg !13581
  %36 = load i8, ptr %_33, align 1, !dbg !13581, !range !1596, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !13581
  %_36 = zext i1 %37 to i64, !dbg !13581
  %38 = icmp eq i64 %_36, 0, !dbg !13581
  br i1 %38, label %bb34, label %bb33, !dbg !13581

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_30) #8, !dbg !13582
  %40 = zext i1 %39 to i8, !dbg !13582
  store i8 %40, ptr %_29, align 1, !dbg !13582
  %41 = load i8, ptr %_29, align 1, !dbg !13582, !range !1596, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !13582
  %_32 = zext i1 %42 to i64, !dbg !13582
  %43 = icmp eq i64 %_32, 0, !dbg !13582
  br i1 %43, label %bb30, label %bb29, !dbg !13582

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13588
  %45 = zext i1 %44 to i8, !dbg !13588
  store i8 %45, ptr %0, align 1, !dbg !13588
  br label %bb287, !dbg !13588

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13589
  %47 = zext i1 %46 to i8, !dbg !13589
  store i8 %47, ptr %0, align 1, !dbg !13589
  br label %bb287, !dbg !13589

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17headf2699c25fd22eE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_48, label %bb47, label %bb56, !dbg !13577

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_39 = trunc i8 %48 to i1, !dbg !13578
  %_38 = xor i1 %_39, true, !dbg !13579
  br i1 %_38, label %bb37, label %bb41, !dbg !13579

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_45) #8, !dbg !13581
  %50 = zext i1 %49 to i8, !dbg !13581
  store i8 %50, ptr %_44, align 1, !dbg !13581
  %51 = load i8, ptr %_44, align 1, !dbg !13581, !range !1596, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !13581
  %_47 = zext i1 %52 to i64, !dbg !13581
  %53 = icmp eq i64 %_47, 0, !dbg !13581
  br i1 %53, label %bb45, label %bb44, !dbg !13581

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_41) #8, !dbg !13582
  %55 = zext i1 %54 to i8, !dbg !13582
  store i8 %55, ptr %_40, align 1, !dbg !13582
  %56 = load i8, ptr %_40, align 1, !dbg !13582, !range !1596, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !13582
  %_43 = zext i1 %57 to i64, !dbg !13582
  %58 = icmp eq i64 %_43, 0, !dbg !13582
  br i1 %58, label %bb41, label %bb40, !dbg !13582

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13590
  %60 = zext i1 %59 to i8, !dbg !13590
  store i8 %60, ptr %0, align 1, !dbg !13590
  br label %bb287, !dbg !13590

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13591
  %62 = zext i1 %61 to i8, !dbg !13591
  store i8 %62, ptr %0, align 1, !dbg !13591
  br label %bb287, !dbg !13591

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_59 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h2f491b05c2ee4b65E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_59, label %bb58, label %bb67, !dbg !13577

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_50 = trunc i8 %63 to i1, !dbg !13578
  %_49 = xor i1 %_50, true, !dbg !13579
  br i1 %_49, label %bb48, label %bb52, !dbg !13579

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_56) #8, !dbg !13581
  %65 = zext i1 %64 to i8, !dbg !13581
  store i8 %65, ptr %_55, align 1, !dbg !13581
  %66 = load i8, ptr %_55, align 1, !dbg !13581, !range !1596, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !13581
  %_58 = zext i1 %67 to i64, !dbg !13581
  %68 = icmp eq i64 %_58, 0, !dbg !13581
  br i1 %68, label %bb56, label %bb55, !dbg !13581

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_52) #8, !dbg !13582
  %70 = zext i1 %69 to i8, !dbg !13582
  store i8 %70, ptr %_51, align 1, !dbg !13582
  %71 = load i8, ptr %_51, align 1, !dbg !13582, !range !1596, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !13582
  %_54 = zext i1 %72 to i64, !dbg !13582
  %73 = icmp eq i64 %_54, 0, !dbg !13582
  br i1 %73, label %bb52, label %bb51, !dbg !13582

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13592
  %75 = zext i1 %74 to i8, !dbg !13592
  store i8 %75, ptr %0, align 1, !dbg !13592
  br label %bb287, !dbg !13592

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13593
  %77 = zext i1 %76 to i8, !dbg !13593
  store i8 %77, ptr %0, align 1, !dbg !13593
  br label %bb287, !dbg !13593

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7cbea891e7e7c4a2E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_70, label %bb69, label %bb78, !dbg !13577

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_61 = trunc i8 %78 to i1, !dbg !13578
  %_60 = xor i1 %_61, true, !dbg !13579
  br i1 %_60, label %bb59, label %bb63, !dbg !13579

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_67) #8, !dbg !13581
  %80 = zext i1 %79 to i8, !dbg !13581
  store i8 %80, ptr %_66, align 1, !dbg !13581
  %81 = load i8, ptr %_66, align 1, !dbg !13581, !range !1596, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !13581
  %_69 = zext i1 %82 to i64, !dbg !13581
  %83 = icmp eq i64 %_69, 0, !dbg !13581
  br i1 %83, label %bb67, label %bb66, !dbg !13581

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_63) #8, !dbg !13582
  %85 = zext i1 %84 to i8, !dbg !13582
  store i8 %85, ptr %_62, align 1, !dbg !13582
  %86 = load i8, ptr %_62, align 1, !dbg !13582, !range !1596, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !13582
  %_65 = zext i1 %87 to i64, !dbg !13582
  %88 = icmp eq i64 %_65, 0, !dbg !13582
  br i1 %88, label %bb63, label %bb62, !dbg !13582

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13594
  %90 = zext i1 %89 to i8, !dbg !13594
  store i8 %90, ptr %0, align 1, !dbg !13594
  br label %bb287, !dbg !13594

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13595
  %92 = zext i1 %91 to i8, !dbg !13595
  store i8 %92, ptr %0, align 1, !dbg !13595
  br label %bb287, !dbg !13595

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_81 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hd7a927f35d9b60d7E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_81, label %bb80, label %bb89, !dbg !13577

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_72 = trunc i8 %93 to i1, !dbg !13578
  %_71 = xor i1 %_72, true, !dbg !13579
  br i1 %_71, label %bb70, label %bb74, !dbg !13579

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_78) #8, !dbg !13581
  %95 = zext i1 %94 to i8, !dbg !13581
  store i8 %95, ptr %_77, align 1, !dbg !13581
  %96 = load i8, ptr %_77, align 1, !dbg !13581, !range !1596, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !13581
  %_80 = zext i1 %97 to i64, !dbg !13581
  %98 = icmp eq i64 %_80, 0, !dbg !13581
  br i1 %98, label %bb78, label %bb77, !dbg !13581

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_74) #8, !dbg !13582
  %100 = zext i1 %99 to i8, !dbg !13582
  store i8 %100, ptr %_73, align 1, !dbg !13582
  %101 = load i8, ptr %_73, align 1, !dbg !13582, !range !1596, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !13582
  %_76 = zext i1 %102 to i64, !dbg !13582
  %103 = icmp eq i64 %_76, 0, !dbg !13582
  br i1 %103, label %bb74, label %bb73, !dbg !13582

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13596
  %105 = zext i1 %104 to i8, !dbg !13596
  store i8 %105, ptr %0, align 1, !dbg !13596
  br label %bb287, !dbg !13596

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13597
  %107 = zext i1 %106 to i8, !dbg !13597
  store i8 %107, ptr %0, align 1, !dbg !13597
  br label %bb287, !dbg !13597

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h0ef30aaf1458b2f3E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_92, label %bb91, label %bb100, !dbg !13577

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_83 = trunc i8 %108 to i1, !dbg !13578
  %_82 = xor i1 %_83, true, !dbg !13579
  br i1 %_82, label %bb81, label %bb85, !dbg !13579

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_89) #8, !dbg !13581
  %110 = zext i1 %109 to i8, !dbg !13581
  store i8 %110, ptr %_88, align 1, !dbg !13581
  %111 = load i8, ptr %_88, align 1, !dbg !13581, !range !1596, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !13581
  %_91 = zext i1 %112 to i64, !dbg !13581
  %113 = icmp eq i64 %_91, 0, !dbg !13581
  br i1 %113, label %bb89, label %bb88, !dbg !13581

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_85) #8, !dbg !13582
  %115 = zext i1 %114 to i8, !dbg !13582
  store i8 %115, ptr %_84, align 1, !dbg !13582
  %116 = load i8, ptr %_84, align 1, !dbg !13582, !range !1596, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !13582
  %_87 = zext i1 %117 to i64, !dbg !13582
  %118 = icmp eq i64 %_87, 0, !dbg !13582
  br i1 %118, label %bb85, label %bb84, !dbg !13582

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13598
  %120 = zext i1 %119 to i8, !dbg !13598
  store i8 %120, ptr %0, align 1, !dbg !13598
  br label %bb287, !dbg !13598

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13599
  %122 = zext i1 %121 to i8, !dbg !13599
  store i8 %122, ptr %0, align 1, !dbg !13599
  br label %bb287, !dbg !13599

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_103 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h26de1712b0d3b8e1E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_103, label %bb102, label %bb111, !dbg !13577

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_94 = trunc i8 %123 to i1, !dbg !13578
  %_93 = xor i1 %_94, true, !dbg !13579
  br i1 %_93, label %bb92, label %bb96, !dbg !13579

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_100) #8, !dbg !13581
  %125 = zext i1 %124 to i8, !dbg !13581
  store i8 %125, ptr %_99, align 1, !dbg !13581
  %126 = load i8, ptr %_99, align 1, !dbg !13581, !range !1596, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !13581
  %_102 = zext i1 %127 to i64, !dbg !13581
  %128 = icmp eq i64 %_102, 0, !dbg !13581
  br i1 %128, label %bb100, label %bb99, !dbg !13581

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_96) #8, !dbg !13582
  %130 = zext i1 %129 to i8, !dbg !13582
  store i8 %130, ptr %_95, align 1, !dbg !13582
  %131 = load i8, ptr %_95, align 1, !dbg !13582, !range !1596, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !13582
  %_98 = zext i1 %132 to i64, !dbg !13582
  %133 = icmp eq i64 %_98, 0, !dbg !13582
  br i1 %133, label %bb96, label %bb95, !dbg !13582

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13600
  %135 = zext i1 %134 to i8, !dbg !13600
  store i8 %135, ptr %0, align 1, !dbg !13600
  br label %bb287, !dbg !13600

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13601
  %137 = zext i1 %136 to i8, !dbg !13601
  store i8 %137, ptr %0, align 1, !dbg !13601
  br label %bb287, !dbg !13601

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3bcf8391bc3a0663E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_114, label %bb113, label %bb122, !dbg !13577

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_105 = trunc i8 %138 to i1, !dbg !13578
  %_104 = xor i1 %_105, true, !dbg !13579
  br i1 %_104, label %bb103, label %bb107, !dbg !13579

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_111) #8, !dbg !13581
  %140 = zext i1 %139 to i8, !dbg !13581
  store i8 %140, ptr %_110, align 1, !dbg !13581
  %141 = load i8, ptr %_110, align 1, !dbg !13581, !range !1596, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !13581
  %_113 = zext i1 %142 to i64, !dbg !13581
  %143 = icmp eq i64 %_113, 0, !dbg !13581
  br i1 %143, label %bb111, label %bb110, !dbg !13581

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_107) #8, !dbg !13582
  %145 = zext i1 %144 to i8, !dbg !13582
  store i8 %145, ptr %_106, align 1, !dbg !13582
  %146 = load i8, ptr %_106, align 1, !dbg !13582, !range !1596, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !13582
  %_109 = zext i1 %147 to i64, !dbg !13582
  %148 = icmp eq i64 %_109, 0, !dbg !13582
  br i1 %148, label %bb107, label %bb106, !dbg !13582

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13602
  %150 = zext i1 %149 to i8, !dbg !13602
  store i8 %150, ptr %0, align 1, !dbg !13602
  br label %bb287, !dbg !13602

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13603
  %152 = zext i1 %151 to i8, !dbg !13603
  store i8 %152, ptr %0, align 1, !dbg !13603
  br label %bb287, !dbg !13603

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_125 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h1dd80aed0737f01eE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_125, label %bb124, label %bb133, !dbg !13577

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_116 = trunc i8 %153 to i1, !dbg !13578
  %_115 = xor i1 %_116, true, !dbg !13579
  br i1 %_115, label %bb114, label %bb118, !dbg !13579

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_122) #8, !dbg !13581
  %155 = zext i1 %154 to i8, !dbg !13581
  store i8 %155, ptr %_121, align 1, !dbg !13581
  %156 = load i8, ptr %_121, align 1, !dbg !13581, !range !1596, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !13581
  %_124 = zext i1 %157 to i64, !dbg !13581
  %158 = icmp eq i64 %_124, 0, !dbg !13581
  br i1 %158, label %bb122, label %bb121, !dbg !13581

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_118) #8, !dbg !13582
  %160 = zext i1 %159 to i8, !dbg !13582
  store i8 %160, ptr %_117, align 1, !dbg !13582
  %161 = load i8, ptr %_117, align 1, !dbg !13582, !range !1596, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !13582
  %_120 = zext i1 %162 to i64, !dbg !13582
  %163 = icmp eq i64 %_120, 0, !dbg !13582
  br i1 %163, label %bb118, label %bb117, !dbg !13582

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13604
  %165 = zext i1 %164 to i8, !dbg !13604
  store i8 %165, ptr %0, align 1, !dbg !13604
  br label %bb287, !dbg !13604

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13605
  %167 = zext i1 %166 to i8, !dbg !13605
  store i8 %167, ptr %0, align 1, !dbg !13605
  br label %bb287, !dbg !13605

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hebff70c00b483195E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_136, label %bb135, label %bb144, !dbg !13577

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_127 = trunc i8 %168 to i1, !dbg !13578
  %_126 = xor i1 %_127, true, !dbg !13579
  br i1 %_126, label %bb125, label %bb129, !dbg !13579

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_133) #8, !dbg !13581
  %170 = zext i1 %169 to i8, !dbg !13581
  store i8 %170, ptr %_132, align 1, !dbg !13581
  %171 = load i8, ptr %_132, align 1, !dbg !13581, !range !1596, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !13581
  %_135 = zext i1 %172 to i64, !dbg !13581
  %173 = icmp eq i64 %_135, 0, !dbg !13581
  br i1 %173, label %bb133, label %bb132, !dbg !13581

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_129) #8, !dbg !13582
  %175 = zext i1 %174 to i8, !dbg !13582
  store i8 %175, ptr %_128, align 1, !dbg !13582
  %176 = load i8, ptr %_128, align 1, !dbg !13582, !range !1596, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !13582
  %_131 = zext i1 %177 to i64, !dbg !13582
  %178 = icmp eq i64 %_131, 0, !dbg !13582
  br i1 %178, label %bb129, label %bb128, !dbg !13582

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13606
  %180 = zext i1 %179 to i8, !dbg !13606
  store i8 %180, ptr %0, align 1, !dbg !13606
  br label %bb287, !dbg !13606

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13607
  %182 = zext i1 %181 to i8, !dbg !13607
  store i8 %182, ptr %0, align 1, !dbg !13607
  br label %bb287, !dbg !13607

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_147 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h7f52737a2683cc64E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_147, label %bb146, label %bb155, !dbg !13577

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_138 = trunc i8 %183 to i1, !dbg !13578
  %_137 = xor i1 %_138, true, !dbg !13579
  br i1 %_137, label %bb136, label %bb140, !dbg !13579

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_144) #8, !dbg !13581
  %185 = zext i1 %184 to i8, !dbg !13581
  store i8 %185, ptr %_143, align 1, !dbg !13581
  %186 = load i8, ptr %_143, align 1, !dbg !13581, !range !1596, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !13581
  %_146 = zext i1 %187 to i64, !dbg !13581
  %188 = icmp eq i64 %_146, 0, !dbg !13581
  br i1 %188, label %bb144, label %bb143, !dbg !13581

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_140) #8, !dbg !13582
  %190 = zext i1 %189 to i8, !dbg !13582
  store i8 %190, ptr %_139, align 1, !dbg !13582
  %191 = load i8, ptr %_139, align 1, !dbg !13582, !range !1596, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !13582
  %_142 = zext i1 %192 to i64, !dbg !13582
  %193 = icmp eq i64 %_142, 0, !dbg !13582
  br i1 %193, label %bb140, label %bb139, !dbg !13582

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13608
  %195 = zext i1 %194 to i8, !dbg !13608
  store i8 %195, ptr %0, align 1, !dbg !13608
  br label %bb287, !dbg !13608

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13609
  %197 = zext i1 %196 to i8, !dbg !13609
  store i8 %197, ptr %0, align 1, !dbg !13609
  br label %bb287, !dbg !13609

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hef19864d9ab47bbcE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_158, label %bb157, label %bb166, !dbg !13577

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_149 = trunc i8 %198 to i1, !dbg !13578
  %_148 = xor i1 %_149, true, !dbg !13579
  br i1 %_148, label %bb147, label %bb151, !dbg !13579

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_155) #8, !dbg !13581
  %200 = zext i1 %199 to i8, !dbg !13581
  store i8 %200, ptr %_154, align 1, !dbg !13581
  %201 = load i8, ptr %_154, align 1, !dbg !13581, !range !1596, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !13581
  %_157 = zext i1 %202 to i64, !dbg !13581
  %203 = icmp eq i64 %_157, 0, !dbg !13581
  br i1 %203, label %bb155, label %bb154, !dbg !13581

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_151) #8, !dbg !13582
  %205 = zext i1 %204 to i8, !dbg !13582
  store i8 %205, ptr %_150, align 1, !dbg !13582
  %206 = load i8, ptr %_150, align 1, !dbg !13582, !range !1596, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !13582
  %_153 = zext i1 %207 to i64, !dbg !13582
  %208 = icmp eq i64 %_153, 0, !dbg !13582
  br i1 %208, label %bb151, label %bb150, !dbg !13582

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13610
  %210 = zext i1 %209 to i8, !dbg !13610
  store i8 %210, ptr %0, align 1, !dbg !13610
  br label %bb287, !dbg !13610

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13611
  %212 = zext i1 %211 to i8, !dbg !13611
  store i8 %212, ptr %0, align 1, !dbg !13611
  br label %bb287, !dbg !13611

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_169 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hdbccdc6066a81487E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_169, label %bb168, label %bb177, !dbg !13577

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_160 = trunc i8 %213 to i1, !dbg !13578
  %_159 = xor i1 %_160, true, !dbg !13579
  br i1 %_159, label %bb158, label %bb162, !dbg !13579

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_166) #8, !dbg !13581
  %215 = zext i1 %214 to i8, !dbg !13581
  store i8 %215, ptr %_165, align 1, !dbg !13581
  %216 = load i8, ptr %_165, align 1, !dbg !13581, !range !1596, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !13581
  %_168 = zext i1 %217 to i64, !dbg !13581
  %218 = icmp eq i64 %_168, 0, !dbg !13581
  br i1 %218, label %bb166, label %bb165, !dbg !13581

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_162) #8, !dbg !13582
  %220 = zext i1 %219 to i8, !dbg !13582
  store i8 %220, ptr %_161, align 1, !dbg !13582
  %221 = load i8, ptr %_161, align 1, !dbg !13582, !range !1596, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !13582
  %_164 = zext i1 %222 to i64, !dbg !13582
  %223 = icmp eq i64 %_164, 0, !dbg !13582
  br i1 %223, label %bb162, label %bb161, !dbg !13582

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13612
  %225 = zext i1 %224 to i8, !dbg !13612
  store i8 %225, ptr %0, align 1, !dbg !13612
  br label %bb287, !dbg !13612

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13613
  %227 = zext i1 %226 to i8, !dbg !13613
  store i8 %227, ptr %0, align 1, !dbg !13613
  br label %bb287, !dbg !13613

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h35d802db06dedd8eE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_180, label %bb179, label %bb188, !dbg !13577

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_171 = trunc i8 %228 to i1, !dbg !13578
  %_170 = xor i1 %_171, true, !dbg !13579
  br i1 %_170, label %bb169, label %bb173, !dbg !13579

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_177) #8, !dbg !13581
  %230 = zext i1 %229 to i8, !dbg !13581
  store i8 %230, ptr %_176, align 1, !dbg !13581
  %231 = load i8, ptr %_176, align 1, !dbg !13581, !range !1596, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !13581
  %_179 = zext i1 %232 to i64, !dbg !13581
  %233 = icmp eq i64 %_179, 0, !dbg !13581
  br i1 %233, label %bb177, label %bb176, !dbg !13581

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_173) #8, !dbg !13582
  %235 = zext i1 %234 to i8, !dbg !13582
  store i8 %235, ptr %_172, align 1, !dbg !13582
  %236 = load i8, ptr %_172, align 1, !dbg !13582, !range !1596, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !13582
  %_175 = zext i1 %237 to i64, !dbg !13582
  %238 = icmp eq i64 %_175, 0, !dbg !13582
  br i1 %238, label %bb173, label %bb172, !dbg !13582

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13614
  %240 = zext i1 %239 to i8, !dbg !13614
  store i8 %240, ptr %0, align 1, !dbg !13614
  br label %bb287, !dbg !13614

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13615
  %242 = zext i1 %241 to i8, !dbg !13615
  store i8 %242, ptr %0, align 1, !dbg !13615
  br label %bb287, !dbg !13615

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hb27c2ff4f01a81f8E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_191, label %bb190, label %bb199, !dbg !13577

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_182 = trunc i8 %243 to i1, !dbg !13578
  %_181 = xor i1 %_182, true, !dbg !13579
  br i1 %_181, label %bb180, label %bb184, !dbg !13579

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_188) #8, !dbg !13581
  %245 = zext i1 %244 to i8, !dbg !13581
  store i8 %245, ptr %_187, align 1, !dbg !13581
  %246 = load i8, ptr %_187, align 1, !dbg !13581, !range !1596, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !13581
  %_190 = zext i1 %247 to i64, !dbg !13581
  %248 = icmp eq i64 %_190, 0, !dbg !13581
  br i1 %248, label %bb188, label %bb187, !dbg !13581

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_184) #8, !dbg !13582
  %250 = zext i1 %249 to i8, !dbg !13582
  store i8 %250, ptr %_183, align 1, !dbg !13582
  %251 = load i8, ptr %_183, align 1, !dbg !13582, !range !1596, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !13582
  %_186 = zext i1 %252 to i64, !dbg !13582
  %253 = icmp eq i64 %_186, 0, !dbg !13582
  br i1 %253, label %bb184, label %bb183, !dbg !13582

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13616
  %255 = zext i1 %254 to i8, !dbg !13616
  store i8 %255, ptr %0, align 1, !dbg !13616
  br label %bb287, !dbg !13616

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13617
  %257 = zext i1 %256 to i8, !dbg !13617
  store i8 %257, ptr %0, align 1, !dbg !13617
  br label %bb287, !dbg !13617

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h1fd9c7da4588c596E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_202, label %bb201, label %bb210, !dbg !13577

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_193 = trunc i8 %258 to i1, !dbg !13578
  %_192 = xor i1 %_193, true, !dbg !13579
  br i1 %_192, label %bb191, label %bb195, !dbg !13579

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_199) #8, !dbg !13581
  %260 = zext i1 %259 to i8, !dbg !13581
  store i8 %260, ptr %_198, align 1, !dbg !13581
  %261 = load i8, ptr %_198, align 1, !dbg !13581, !range !1596, !noundef !21
  %262 = trunc i8 %261 to i1, !dbg !13581
  %_201 = zext i1 %262 to i64, !dbg !13581
  %263 = icmp eq i64 %_201, 0, !dbg !13581
  br i1 %263, label %bb199, label %bb198, !dbg !13581

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_195) #8, !dbg !13582
  %265 = zext i1 %264 to i8, !dbg !13582
  store i8 %265, ptr %_194, align 1, !dbg !13582
  %266 = load i8, ptr %_194, align 1, !dbg !13582, !range !1596, !noundef !21
  %267 = trunc i8 %266 to i1, !dbg !13582
  %_197 = zext i1 %267 to i64, !dbg !13582
  %268 = icmp eq i64 %_197, 0, !dbg !13582
  br i1 %268, label %bb195, label %bb194, !dbg !13582

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13618
  %270 = zext i1 %269 to i8, !dbg !13618
  store i8 %270, ptr %0, align 1, !dbg !13618
  br label %bb287, !dbg !13618

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13619
  %272 = zext i1 %271 to i8, !dbg !13619
  store i8 %272, ptr %0, align 1, !dbg !13619
  br label %bb287, !dbg !13619

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_213 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h37018e06026ce7fbE"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_213, label %bb212, label %bb221, !dbg !13577

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_204 = trunc i8 %273 to i1, !dbg !13578
  %_203 = xor i1 %_204, true, !dbg !13579
  br i1 %_203, label %bb202, label %bb206, !dbg !13579

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_210) #8, !dbg !13581
  %275 = zext i1 %274 to i8, !dbg !13581
  store i8 %275, ptr %_209, align 1, !dbg !13581
  %276 = load i8, ptr %_209, align 1, !dbg !13581, !range !1596, !noundef !21
  %277 = trunc i8 %276 to i1, !dbg !13581
  %_212 = zext i1 %277 to i64, !dbg !13581
  %278 = icmp eq i64 %_212, 0, !dbg !13581
  br i1 %278, label %bb210, label %bb209, !dbg !13581

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_206) #8, !dbg !13582
  %280 = zext i1 %279 to i8, !dbg !13582
  store i8 %280, ptr %_205, align 1, !dbg !13582
  %281 = load i8, ptr %_205, align 1, !dbg !13582, !range !1596, !noundef !21
  %282 = trunc i8 %281 to i1, !dbg !13582
  %_208 = zext i1 %282 to i64, !dbg !13582
  %283 = icmp eq i64 %_208, 0, !dbg !13582
  br i1 %283, label %bb206, label %bb205, !dbg !13582

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13620
  %285 = zext i1 %284 to i8, !dbg !13620
  store i8 %285, ptr %0, align 1, !dbg !13620
  br label %bb287, !dbg !13620

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13621
  %287 = zext i1 %286 to i8, !dbg !13621
  store i8 %287, ptr %0, align 1, !dbg !13621
  br label %bb287, !dbg !13621

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h01f471bc6d9ac9f6E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_224, label %bb223, label %bb232, !dbg !13577

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_215 = trunc i8 %288 to i1, !dbg !13578
  %_214 = xor i1 %_215, true, !dbg !13579
  br i1 %_214, label %bb213, label %bb217, !dbg !13579

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_221) #8, !dbg !13581
  %290 = zext i1 %289 to i8, !dbg !13581
  store i8 %290, ptr %_220, align 1, !dbg !13581
  %291 = load i8, ptr %_220, align 1, !dbg !13581, !range !1596, !noundef !21
  %292 = trunc i8 %291 to i1, !dbg !13581
  %_223 = zext i1 %292 to i64, !dbg !13581
  %293 = icmp eq i64 %_223, 0, !dbg !13581
  br i1 %293, label %bb221, label %bb220, !dbg !13581

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_217) #8, !dbg !13582
  %295 = zext i1 %294 to i8, !dbg !13582
  store i8 %295, ptr %_216, align 1, !dbg !13582
  %296 = load i8, ptr %_216, align 1, !dbg !13582, !range !1596, !noundef !21
  %297 = trunc i8 %296 to i1, !dbg !13582
  %_219 = zext i1 %297 to i64, !dbg !13582
  %298 = icmp eq i64 %_219, 0, !dbg !13582
  br i1 %298, label %bb217, label %bb216, !dbg !13582

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13622
  %300 = zext i1 %299 to i8, !dbg !13622
  store i8 %300, ptr %0, align 1, !dbg !13622
  br label %bb287, !dbg !13622

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13623
  %302 = zext i1 %301 to i8, !dbg !13623
  store i8 %302, ptr %0, align 1, !dbg !13623
  br label %bb287, !dbg !13623

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_235 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85c6f662e98c2827E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_235, label %bb234, label %bb243, !dbg !13577

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_226 = trunc i8 %303 to i1, !dbg !13578
  %_225 = xor i1 %_226, true, !dbg !13579
  br i1 %_225, label %bb224, label %bb228, !dbg !13579

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_232) #8, !dbg !13581
  %305 = zext i1 %304 to i8, !dbg !13581
  store i8 %305, ptr %_231, align 1, !dbg !13581
  %306 = load i8, ptr %_231, align 1, !dbg !13581, !range !1596, !noundef !21
  %307 = trunc i8 %306 to i1, !dbg !13581
  %_234 = zext i1 %307 to i64, !dbg !13581
  %308 = icmp eq i64 %_234, 0, !dbg !13581
  br i1 %308, label %bb232, label %bb231, !dbg !13581

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_228) #8, !dbg !13582
  %310 = zext i1 %309 to i8, !dbg !13582
  store i8 %310, ptr %_227, align 1, !dbg !13582
  %311 = load i8, ptr %_227, align 1, !dbg !13582, !range !1596, !noundef !21
  %312 = trunc i8 %311 to i1, !dbg !13582
  %_230 = zext i1 %312 to i64, !dbg !13582
  %313 = icmp eq i64 %_230, 0, !dbg !13582
  br i1 %313, label %bb228, label %bb227, !dbg !13582

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13624
  %315 = zext i1 %314 to i8, !dbg !13624
  store i8 %315, ptr %0, align 1, !dbg !13624
  br label %bb287, !dbg !13624

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13625
  %317 = zext i1 %316 to i8, !dbg !13625
  store i8 %317, ptr %0, align 1, !dbg !13625
  br label %bb287, !dbg !13625

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217he44c2764630942e0E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_246, label %bb245, label %bb254, !dbg !13577

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_237 = trunc i8 %318 to i1, !dbg !13578
  %_236 = xor i1 %_237, true, !dbg !13579
  br i1 %_236, label %bb235, label %bb239, !dbg !13579

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_243) #8, !dbg !13581
  %320 = zext i1 %319 to i8, !dbg !13581
  store i8 %320, ptr %_242, align 1, !dbg !13581
  %321 = load i8, ptr %_242, align 1, !dbg !13581, !range !1596, !noundef !21
  %322 = trunc i8 %321 to i1, !dbg !13581
  %_245 = zext i1 %322 to i64, !dbg !13581
  %323 = icmp eq i64 %_245, 0, !dbg !13581
  br i1 %323, label %bb243, label %bb242, !dbg !13581

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_239) #8, !dbg !13582
  %325 = zext i1 %324 to i8, !dbg !13582
  store i8 %325, ptr %_238, align 1, !dbg !13582
  %326 = load i8, ptr %_238, align 1, !dbg !13582, !range !1596, !noundef !21
  %327 = trunc i8 %326 to i1, !dbg !13582
  %_241 = zext i1 %327 to i64, !dbg !13582
  %328 = icmp eq i64 %_241, 0, !dbg !13582
  br i1 %328, label %bb239, label %bb238, !dbg !13582

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13626
  %330 = zext i1 %329 to i8, !dbg !13626
  store i8 %330, ptr %0, align 1, !dbg !13626
  br label %bb287, !dbg !13626

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13627
  %332 = zext i1 %331 to i8, !dbg !13627
  store i8 %332, ptr %0, align 1, !dbg !13627
  br label %bb287, !dbg !13627

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_257 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6be300b08cb3e711E"(ptr align 8 %self) #8, !dbg !13577
  br i1 %_257, label %bb256, label %bb265, !dbg !13577

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_248 = trunc i8 %333 to i1, !dbg !13578
  %_247 = xor i1 %_248, true, !dbg !13579
  br i1 %_247, label %bb246, label %bb250, !dbg !13579

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_254) #8, !dbg !13581
  %335 = zext i1 %334 to i8, !dbg !13581
  store i8 %335, ptr %_253, align 1, !dbg !13581
  %336 = load i8, ptr %_253, align 1, !dbg !13581, !range !1596, !noundef !21
  %337 = trunc i8 %336 to i1, !dbg !13581
  %_256 = zext i1 %337 to i64, !dbg !13581
  %338 = icmp eq i64 %_256, 0, !dbg !13581
  br i1 %338, label %bb254, label %bb253, !dbg !13581

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_250) #8, !dbg !13582
  %340 = zext i1 %339 to i8, !dbg !13582
  store i8 %340, ptr %_249, align 1, !dbg !13582
  %341 = load i8, ptr %_249, align 1, !dbg !13582, !range !1596, !noundef !21
  %342 = trunc i8 %341 to i1, !dbg !13582
  %_252 = zext i1 %342 to i64, !dbg !13582
  %343 = icmp eq i64 %_252, 0, !dbg !13582
  br i1 %343, label %bb250, label %bb249, !dbg !13582

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13628
  %345 = zext i1 %344 to i8, !dbg !13628
  store i8 %345, ptr %0, align 1, !dbg !13628
  br label %bb287, !dbg !13628

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13629
  %347 = zext i1 %346 to i8, !dbg !13629
  store i8 %347, ptr %0, align 1, !dbg !13629
  br label %bb287, !dbg !13629

bb265:                                            ; preds = %bb261, %bb254
  %_269 = load i64, ptr %self, align 8, !dbg !13630, !noundef !21
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hd48acec453f61371E() #8, !dbg !13631
  store i64 %348, ptr %_273, align 8, !dbg !13631
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_271 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h88ef6c953c26f147E(ptr align 8 %_273) #8, !dbg !13631
  %_270 = xor i64 %_271, -1, !dbg !13632
  %349 = and i64 %_269, %_270, !dbg !13630
  store i64 %349, ptr %extra_bits, align 8, !dbg !13630
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13633, !noundef !21
  %351 = icmp eq i64 %350, 0, !dbg !13633
  br i1 %351, label %bb281, label %bb268, !dbg !13633

bb256:                                            ; preds = %bb254
  %352 = load i8, ptr %first, align 1, !dbg !13578, !range !1596, !noundef !21
  %_259 = trunc i8 %352 to i1, !dbg !13578
  %_258 = xor i1 %_259, true, !dbg !13579
  br i1 %_258, label %bb257, label %bb261, !dbg !13579

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !13580
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !13581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_265) #8, !dbg !13581
  %354 = zext i1 %353 to i8, !dbg !13581
  store i8 %354, ptr %_264, align 1, !dbg !13581
  %355 = load i8, ptr %_264, align 1, !dbg !13581, !range !1596, !noundef !21
  %356 = trunc i8 %355 to i1, !dbg !13581
  %_267 = zext i1 %356 to i64, !dbg !13581
  %357 = icmp eq i64 %_267, 0, !dbg !13581
  br i1 %357, label %bb265, label %bb264, !dbg !13581

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13582
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_261) #8, !dbg !13582
  %359 = zext i1 %358 to i8, !dbg !13582
  store i8 %359, ptr %_260, align 1, !dbg !13582
  %360 = load i8, ptr %_260, align 1, !dbg !13582, !range !1596, !noundef !21
  %361 = trunc i8 %360 to i1, !dbg !13582
  %_263 = zext i1 %361 to i64, !dbg !13582
  %362 = icmp eq i64 %_263, 0, !dbg !13582
  br i1 %362, label %bb261, label %bb260, !dbg !13582

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13634
  %364 = zext i1 %363 to i8, !dbg !13634
  store i8 %364, ptr %0, align 1, !dbg !13634
  br label %bb287, !dbg !13634

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13635
  %366 = zext i1 %365 to i8, !dbg !13635
  store i8 %366, ptr %0, align 1, !dbg !13635
  br label %bb287, !dbg !13635

bb281:                                            ; preds = %bb276, %bb265
  %367 = load i8, ptr %first, align 1, !dbg !13636, !range !1596, !noundef !21
  %_288 = trunc i8 %367 to i1, !dbg !13636
  br i1 %_288, label %bb282, label %bb286, !dbg !13636

bb268:                                            ; preds = %bb265
  %368 = load i8, ptr %first, align 1, !dbg !13637, !range !1596, !noundef !21
  %_275 = trunc i8 %368 to i1, !dbg !13637
  %_274 = xor i1 %_275, true, !dbg !13638
  br i1 %_274, label %bb269, label %bb273, !dbg !13638

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !13639
; call core::fmt::Formatter::write_str
  %_281 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !13640
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_281) #8, !dbg !13640
  %370 = zext i1 %369 to i8, !dbg !13640
  store i8 %370, ptr %_280, align 1, !dbg !13640
  %371 = load i8, ptr %_280, align 1, !dbg !13640, !range !1596, !noundef !21
  %372 = trunc i8 %371 to i1, !dbg !13640
  %_283 = zext i1 %372 to i64, !dbg !13640
  %373 = icmp eq i64 %_283, 0, !dbg !13640
  br i1 %373, label %bb276, label %bb277, !dbg !13640

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_277 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13641
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_277) #8, !dbg !13641
  %375 = zext i1 %374 to i8, !dbg !13641
  store i8 %375, ptr %_276, align 1, !dbg !13641
  %376 = load i8, ptr %_276, align 1, !dbg !13641, !range !1596, !noundef !21
  %377 = trunc i8 %376 to i1, !dbg !13641
  %_279 = zext i1 %377 to i64, !dbg !13641
  %378 = icmp eq i64 %_279, 0, !dbg !13641
  br i1 %378, label %bb273, label %bb272, !dbg !13641

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13642
  %380 = zext i1 %379 to i8, !dbg !13642
  store i8 %380, ptr %0, align 1, !dbg !13642
  br label %bb287, !dbg !13642

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_285 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13643
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_285) #8, !dbg !13643
  %382 = zext i1 %381 to i8, !dbg !13643
  store i8 %382, ptr %_284, align 1, !dbg !13643
  %383 = load i8, ptr %_284, align 1, !dbg !13643, !range !1596, !noundef !21
  %384 = trunc i8 %383 to i1, !dbg !13643
  %_287 = zext i1 %384 to i64, !dbg !13643
  %385 = icmp eq i64 %_287, 0, !dbg !13643
  br i1 %385, label %bb281, label %bb280, !dbg !13643

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13644
  %387 = zext i1 %386 to i8, !dbg !13644
  store i8 %387, ptr %0, align 1, !dbg !13644
  br label %bb287, !dbg !13644

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13645
  %389 = zext i1 %388 to i8, !dbg !13645
  store i8 %389, ptr %0, align 1, !dbg !13645
  br label %bb287, !dbg !13645

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %0, align 1, !dbg !13646
  br label %bb287, !dbg !13584

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !13647
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext %_290) #8, !dbg !13647
  %391 = zext i1 %390 to i8, !dbg !13647
  store i8 %391, ptr %_289, align 1, !dbg !13647
  %392 = load i8, ptr %_289, align 1, !dbg !13647, !range !1596, !noundef !21
  %393 = trunc i8 %392 to i1, !dbg !13647
  %_292 = zext i1 %393 to i64, !dbg !13647
  %394 = icmp eq i64 %_292, 0, !dbg !13647
  br i1 %394, label %bb286, label %bb285, !dbg !13647

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13648
  %396 = zext i1 %395 to i8, !dbg !13648
  store i8 %396, ptr %0, align 1, !dbg !13648
  br label %bb287, !dbg !13648

bb6:                                              ; No predecessors!
  unreachable, !dbg !13582
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbcc0afd77af3e9e4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13649 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13652, metadata !DIExpression()), !dbg !13654
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13653, metadata !DIExpression()), !dbg !13655
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13656
  ret i1 %0, !dbg !13657
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3b519ca542ba589fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13658 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13661, metadata !DIExpression()), !dbg !13663
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13662, metadata !DIExpression()), !dbg !13664
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13665
  ret i1 %0, !dbg !13666
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc56a5b0121db5df2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13670, metadata !DIExpression()), !dbg !13672
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13671, metadata !DIExpression()), !dbg !13673
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13674
  ret i1 %0, !dbg !13675
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h455aac4053c22c9aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13676 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13679, metadata !DIExpression()), !dbg !13681
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13680, metadata !DIExpression()), !dbg !13682
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13683
  ret i1 %0, !dbg !13684
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hd48acec453f61371E() unnamed_addr #0 !dbg !13685 {
start:
  %0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %0, align 8, !dbg !13688
  %1 = load i64, ptr %0, align 8, !dbg !13689, !noundef !21
  ret i64 %1, !dbg !13689
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h88ef6c953c26f147E(ptr align 8 %self) unnamed_addr #0 !dbg !13690 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13694, metadata !DIExpression()), !dbg !13695
  %0 = load i64, ptr %self, align 8, !dbg !13696, !noundef !21
  ret i64 %0, !dbg !13697
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h0d103fb4a0afbc4cE(i64 %bits) unnamed_addr #0 !dbg !13698 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13702, metadata !DIExpression()), !dbg !13703
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hd48acec453f61371E() #8, !dbg !13704
  %_2 = and i64 %bits, %_4, !dbg !13705
  store i64 %_2, ptr %0, align 8, !dbg !13706
  %1 = load i64, ptr %0, align 8, !dbg !13707, !noundef !21
  ret i64 %1, !dbg !13707
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13708 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13712, metadata !DIExpression()), !dbg !13714
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13713, metadata !DIExpression()), !dbg !13715
  %_4 = load i64, ptr %self, align 8, !dbg !13716, !noundef !21
  %_3 = and i64 %_4, %other, !dbg !13717
  %0 = icmp eq i64 %_3, %other, !dbg !13717
  ret i1 %0, !dbg !13718
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3be7d70ae26a716bE"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13719 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13724, metadata !DIExpression()), !dbg !13726
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13725, metadata !DIExpression()), !dbg !13727
  %_3 = or i64 %self, %other, !dbg !13728
  store i64 %_3, ptr %0, align 8, !dbg !13729
  %1 = load i64, ptr %0, align 8, !dbg !13730, !noundef !21
  ret i64 %1, !dbg !13730
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17he4236495fa12f9e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !13731 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13737, metadata !DIExpression()), !dbg !13739
  br i1 false, label %bb2, label %bb1, !dbg !13739

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13739, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13739
  %1 = zext i1 %_5 to i8, !dbg !13739
  store i8 %1, ptr %_2, align 1, !dbg !13739
  br label %bb3, !dbg !13739

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13739
  br label %bb3, !dbg !13739

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13739, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13739
  br i1 %3, label %bb4, label %bb5, !dbg !13739

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13739, !noundef !21
  %_7 = and i64 %_8, 1, !dbg !13739
  %4 = icmp eq i64 %_7, 1, !dbg !13739
  %5 = zext i1 %4 to i8, !dbg !13739
  store i8 %5, ptr %0, align 1, !dbg !13739
  br label %bb6, !dbg !13739

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13739
  br label %bb6, !dbg !13739

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13740, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13740
  ret i1 %7, !dbg !13740
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6b183e5af873b6b7E"(ptr align 8 %self) unnamed_addr #0 !dbg !13741 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13743, metadata !DIExpression()), !dbg !13745
  br i1 false, label %bb2, label %bb1, !dbg !13745

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13745, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13745
  %1 = zext i1 %_5 to i8, !dbg !13745
  store i8 %1, ptr %_2, align 1, !dbg !13745
  br label %bb3, !dbg !13745

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13745
  br label %bb3, !dbg !13745

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13745, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13745
  br i1 %3, label %bb4, label %bb5, !dbg !13745

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13745, !noundef !21
  %_7 = and i64 %_8, 2, !dbg !13745
  %4 = icmp eq i64 %_7, 2, !dbg !13745
  %5 = zext i1 %4 to i8, !dbg !13745
  store i8 %5, ptr %0, align 1, !dbg !13745
  br label %bb6, !dbg !13745

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13745
  br label %bb6, !dbg !13745

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13746, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13746
  ret i1 %7, !dbg !13746
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h7bbca3a9172486bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !13747 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13749, metadata !DIExpression()), !dbg !13751
  br i1 false, label %bb2, label %bb1, !dbg !13751

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13751, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13751
  %1 = zext i1 %_5 to i8, !dbg !13751
  store i8 %1, ptr %_2, align 1, !dbg !13751
  br label %bb3, !dbg !13751

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13751
  br label %bb3, !dbg !13751

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13751, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13751
  br i1 %3, label %bb4, label %bb5, !dbg !13751

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13751, !noundef !21
  %_7 = and i64 %_8, 4, !dbg !13751
  %4 = icmp eq i64 %_7, 4, !dbg !13751
  %5 = zext i1 %4 to i8, !dbg !13751
  store i8 %5, ptr %0, align 1, !dbg !13751
  br label %bb6, !dbg !13751

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13751
  br label %bb6, !dbg !13751

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13752, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13752
  ret i1 %7, !dbg !13752
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h588c35b9f3b795e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13753 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13755, metadata !DIExpression()), !dbg !13757
  br i1 false, label %bb2, label %bb1, !dbg !13757

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13757, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13757
  %1 = zext i1 %_5 to i8, !dbg !13757
  store i8 %1, ptr %_2, align 1, !dbg !13757
  br label %bb3, !dbg !13757

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13757
  br label %bb3, !dbg !13757

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13757, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13757
  br i1 %3, label %bb4, label %bb5, !dbg !13757

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13757, !noundef !21
  %_7 = and i64 %_8, 8, !dbg !13757
  %4 = icmp eq i64 %_7, 8, !dbg !13757
  %5 = zext i1 %4 to i8, !dbg !13757
  store i8 %5, ptr %0, align 1, !dbg !13757
  br label %bb6, !dbg !13757

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13757
  br label %bb6, !dbg !13757

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13758, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13758
  ret i1 %7, !dbg !13758
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17headf2699c25fd22eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13759 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13761, metadata !DIExpression()), !dbg !13763
  br i1 false, label %bb2, label %bb1, !dbg !13763

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13763, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13763
  %1 = zext i1 %_5 to i8, !dbg !13763
  store i8 %1, ptr %_2, align 1, !dbg !13763
  br label %bb3, !dbg !13763

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13763
  br label %bb3, !dbg !13763

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13763, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13763
  br i1 %3, label %bb4, label %bb5, !dbg !13763

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13763, !noundef !21
  %_7 = and i64 %_8, 16, !dbg !13763
  %4 = icmp eq i64 %_7, 16, !dbg !13763
  %5 = zext i1 %4 to i8, !dbg !13763
  store i8 %5, ptr %0, align 1, !dbg !13763
  br label %bb6, !dbg !13763

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13763
  br label %bb6, !dbg !13763

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13764, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13764
  ret i1 %7, !dbg !13764
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h2f491b05c2ee4b65E"(ptr align 8 %self) unnamed_addr #0 !dbg !13765 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13767, metadata !DIExpression()), !dbg !13769
  br i1 false, label %bb2, label %bb1, !dbg !13769

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13769, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13769
  %1 = zext i1 %_5 to i8, !dbg !13769
  store i8 %1, ptr %_2, align 1, !dbg !13769
  br label %bb3, !dbg !13769

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13769
  br label %bb3, !dbg !13769

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13769, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13769
  br i1 %3, label %bb4, label %bb5, !dbg !13769

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13769, !noundef !21
  %_7 = and i64 %_8, 32, !dbg !13769
  %4 = icmp eq i64 %_7, 32, !dbg !13769
  %5 = zext i1 %4 to i8, !dbg !13769
  store i8 %5, ptr %0, align 1, !dbg !13769
  br label %bb6, !dbg !13769

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13769
  br label %bb6, !dbg !13769

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13770, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13770
  ret i1 %7, !dbg !13770
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7cbea891e7e7c4a2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13771 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13773, metadata !DIExpression()), !dbg !13775
  br i1 false, label %bb2, label %bb1, !dbg !13775

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13775, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13775
  %1 = zext i1 %_5 to i8, !dbg !13775
  store i8 %1, ptr %_2, align 1, !dbg !13775
  br label %bb3, !dbg !13775

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13775
  br label %bb3, !dbg !13775

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13775, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13775
  br i1 %3, label %bb4, label %bb5, !dbg !13775

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13775, !noundef !21
  %_7 = and i64 %_8, 64, !dbg !13775
  %4 = icmp eq i64 %_7, 64, !dbg !13775
  %5 = zext i1 %4 to i8, !dbg !13775
  store i8 %5, ptr %0, align 1, !dbg !13775
  br label %bb6, !dbg !13775

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13775
  br label %bb6, !dbg !13775

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13776, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13776
  ret i1 %7, !dbg !13776
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hd7a927f35d9b60d7E"(ptr align 8 %self) unnamed_addr #0 !dbg !13777 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13779, metadata !DIExpression()), !dbg !13781
  br i1 false, label %bb2, label %bb1, !dbg !13781

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13781, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13781
  %1 = zext i1 %_5 to i8, !dbg !13781
  store i8 %1, ptr %_2, align 1, !dbg !13781
  br label %bb3, !dbg !13781

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13781
  br label %bb3, !dbg !13781

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13781, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13781
  br i1 %3, label %bb4, label %bb5, !dbg !13781

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13781, !noundef !21
  %_7 = and i64 %_8, 128, !dbg !13781
  %4 = icmp eq i64 %_7, 128, !dbg !13781
  %5 = zext i1 %4 to i8, !dbg !13781
  store i8 %5, ptr %0, align 1, !dbg !13781
  br label %bb6, !dbg !13781

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13781
  br label %bb6, !dbg !13781

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13782, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13782
  ret i1 %7, !dbg !13782
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h0ef30aaf1458b2f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13783 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13785, metadata !DIExpression()), !dbg !13787
  br i1 false, label %bb2, label %bb1, !dbg !13787

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13787, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13787
  %1 = zext i1 %_5 to i8, !dbg !13787
  store i8 %1, ptr %_2, align 1, !dbg !13787
  br label %bb3, !dbg !13787

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13787
  br label %bb3, !dbg !13787

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13787, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13787
  br i1 %3, label %bb4, label %bb5, !dbg !13787

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13787, !noundef !21
  %_7 = and i64 %_8, 256, !dbg !13787
  %4 = icmp eq i64 %_7, 256, !dbg !13787
  %5 = zext i1 %4 to i8, !dbg !13787
  store i8 %5, ptr %0, align 1, !dbg !13787
  br label %bb6, !dbg !13787

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13787
  br label %bb6, !dbg !13787

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13788, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13788
  ret i1 %7, !dbg !13788
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h26de1712b0d3b8e1E"(ptr align 8 %self) unnamed_addr #0 !dbg !13789 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13791, metadata !DIExpression()), !dbg !13793
  br i1 false, label %bb2, label %bb1, !dbg !13793

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13793, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13793
  %1 = zext i1 %_5 to i8, !dbg !13793
  store i8 %1, ptr %_2, align 1, !dbg !13793
  br label %bb3, !dbg !13793

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13793
  br label %bb3, !dbg !13793

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13793, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13793
  br i1 %3, label %bb4, label %bb5, !dbg !13793

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13793, !noundef !21
  %_7 = and i64 %_8, 512, !dbg !13793
  %4 = icmp eq i64 %_7, 512, !dbg !13793
  %5 = zext i1 %4 to i8, !dbg !13793
  store i8 %5, ptr %0, align 1, !dbg !13793
  br label %bb6, !dbg !13793

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13793
  br label %bb6, !dbg !13793

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13794, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13794
  ret i1 %7, !dbg !13794
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3bcf8391bc3a0663E"(ptr align 8 %self) unnamed_addr #0 !dbg !13795 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13797, metadata !DIExpression()), !dbg !13799
  br i1 false, label %bb2, label %bb1, !dbg !13799

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13799, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13799
  %1 = zext i1 %_5 to i8, !dbg !13799
  store i8 %1, ptr %_2, align 1, !dbg !13799
  br label %bb3, !dbg !13799

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13799
  br label %bb3, !dbg !13799

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13799, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13799
  br i1 %3, label %bb4, label %bb5, !dbg !13799

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13799, !noundef !21
  %_7 = and i64 %_8, 1024, !dbg !13799
  %4 = icmp eq i64 %_7, 1024, !dbg !13799
  %5 = zext i1 %4 to i8, !dbg !13799
  store i8 %5, ptr %0, align 1, !dbg !13799
  br label %bb6, !dbg !13799

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13799
  br label %bb6, !dbg !13799

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13800, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13800
  ret i1 %7, !dbg !13800
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h1dd80aed0737f01eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13801 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13803, metadata !DIExpression()), !dbg !13805
  br i1 false, label %bb2, label %bb1, !dbg !13805

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13805, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13805
  %1 = zext i1 %_5 to i8, !dbg !13805
  store i8 %1, ptr %_2, align 1, !dbg !13805
  br label %bb3, !dbg !13805

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13805
  br label %bb3, !dbg !13805

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13805, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13805
  br i1 %3, label %bb4, label %bb5, !dbg !13805

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13805, !noundef !21
  %_7 = and i64 %_8, 2048, !dbg !13805
  %4 = icmp eq i64 %_7, 2048, !dbg !13805
  %5 = zext i1 %4 to i8, !dbg !13805
  store i8 %5, ptr %0, align 1, !dbg !13805
  br label %bb6, !dbg !13805

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13805
  br label %bb6, !dbg !13805

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13806, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13806
  ret i1 %7, !dbg !13806
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hebff70c00b483195E"(ptr align 8 %self) unnamed_addr #0 !dbg !13807 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13809, metadata !DIExpression()), !dbg !13811
  br i1 false, label %bb2, label %bb1, !dbg !13811

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13811, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13811
  %1 = zext i1 %_5 to i8, !dbg !13811
  store i8 %1, ptr %_2, align 1, !dbg !13811
  br label %bb3, !dbg !13811

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13811
  br label %bb3, !dbg !13811

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13811, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13811
  br i1 %3, label %bb4, label %bb5, !dbg !13811

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13811, !noundef !21
  %_7 = and i64 %_8, 4503599627370496, !dbg !13811
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !13811
  %5 = zext i1 %4 to i8, !dbg !13811
  store i8 %5, ptr %0, align 1, !dbg !13811
  br label %bb6, !dbg !13811

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13811
  br label %bb6, !dbg !13811

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13812, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13812
  ret i1 %7, !dbg !13812
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h7f52737a2683cc64E"(ptr align 8 %self) unnamed_addr #0 !dbg !13813 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13815, metadata !DIExpression()), !dbg !13817
  br i1 false, label %bb2, label %bb1, !dbg !13817

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13817, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13817
  %1 = zext i1 %_5 to i8, !dbg !13817
  store i8 %1, ptr %_2, align 1, !dbg !13817
  br label %bb3, !dbg !13817

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13817
  br label %bb3, !dbg !13817

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13817, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13817
  br i1 %3, label %bb4, label %bb5, !dbg !13817

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13817, !noundef !21
  %_7 = and i64 %_8, 9007199254740992, !dbg !13817
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !13817
  %5 = zext i1 %4 to i8, !dbg !13817
  store i8 %5, ptr %0, align 1, !dbg !13817
  br label %bb6, !dbg !13817

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13817
  br label %bb6, !dbg !13817

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13818, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13818
  ret i1 %7, !dbg !13818
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hef19864d9ab47bbcE"(ptr align 8 %self) unnamed_addr #0 !dbg !13819 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13821, metadata !DIExpression()), !dbg !13823
  br i1 false, label %bb2, label %bb1, !dbg !13823

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13823, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13823
  %1 = zext i1 %_5 to i8, !dbg !13823
  store i8 %1, ptr %_2, align 1, !dbg !13823
  br label %bb3, !dbg !13823

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13823
  br label %bb3, !dbg !13823

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13823, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13823
  br i1 %3, label %bb4, label %bb5, !dbg !13823

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13823, !noundef !21
  %_7 = and i64 %_8, 18014398509481984, !dbg !13823
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !13823
  %5 = zext i1 %4 to i8, !dbg !13823
  store i8 %5, ptr %0, align 1, !dbg !13823
  br label %bb6, !dbg !13823

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13823
  br label %bb6, !dbg !13823

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13824, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13824
  ret i1 %7, !dbg !13824
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hdbccdc6066a81487E"(ptr align 8 %self) unnamed_addr #0 !dbg !13825 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13827, metadata !DIExpression()), !dbg !13829
  br i1 false, label %bb2, label %bb1, !dbg !13829

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13829, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13829
  %1 = zext i1 %_5 to i8, !dbg !13829
  store i8 %1, ptr %_2, align 1, !dbg !13829
  br label %bb3, !dbg !13829

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13829
  br label %bb3, !dbg !13829

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13829, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13829
  br i1 %3, label %bb4, label %bb5, !dbg !13829

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13829, !noundef !21
  %_7 = and i64 %_8, 36028797018963968, !dbg !13829
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !13829
  %5 = zext i1 %4 to i8, !dbg !13829
  store i8 %5, ptr %0, align 1, !dbg !13829
  br label %bb6, !dbg !13829

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13829
  br label %bb6, !dbg !13829

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13830, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13830
  ret i1 %7, !dbg !13830
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h35d802db06dedd8eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13831 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13833, metadata !DIExpression()), !dbg !13835
  br i1 false, label %bb2, label %bb1, !dbg !13835

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13835, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13835
  %1 = zext i1 %_5 to i8, !dbg !13835
  store i8 %1, ptr %_2, align 1, !dbg !13835
  br label %bb3, !dbg !13835

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13835
  br label %bb3, !dbg !13835

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13835, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13835
  br i1 %3, label %bb4, label %bb5, !dbg !13835

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13835, !noundef !21
  %_7 = and i64 %_8, 72057594037927936, !dbg !13835
  %4 = icmp eq i64 %_7, 72057594037927936, !dbg !13835
  %5 = zext i1 %4 to i8, !dbg !13835
  store i8 %5, ptr %0, align 1, !dbg !13835
  br label %bb6, !dbg !13835

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13835
  br label %bb6, !dbg !13835

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13836, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13836
  ret i1 %7, !dbg !13836
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hb27c2ff4f01a81f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !13837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13839, metadata !DIExpression()), !dbg !13841
  br i1 false, label %bb2, label %bb1, !dbg !13841

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13841, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13841
  %1 = zext i1 %_5 to i8, !dbg !13841
  store i8 %1, ptr %_2, align 1, !dbg !13841
  br label %bb3, !dbg !13841

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13841
  br label %bb3, !dbg !13841

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13841, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13841
  br i1 %3, label %bb4, label %bb5, !dbg !13841

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13841, !noundef !21
  %_7 = and i64 %_8, 144115188075855872, !dbg !13841
  %4 = icmp eq i64 %_7, 144115188075855872, !dbg !13841
  %5 = zext i1 %4 to i8, !dbg !13841
  store i8 %5, ptr %0, align 1, !dbg !13841
  br label %bb6, !dbg !13841

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13841
  br label %bb6, !dbg !13841

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13842, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13842
  ret i1 %7, !dbg !13842
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h1fd9c7da4588c596E"(ptr align 8 %self) unnamed_addr #0 !dbg !13843 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13845, metadata !DIExpression()), !dbg !13847
  br i1 false, label %bb2, label %bb1, !dbg !13847

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13847, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13847
  %1 = zext i1 %_5 to i8, !dbg !13847
  store i8 %1, ptr %_2, align 1, !dbg !13847
  br label %bb3, !dbg !13847

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13847
  br label %bb3, !dbg !13847

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13847, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13847
  br i1 %3, label %bb4, label %bb5, !dbg !13847

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13847, !noundef !21
  %_7 = and i64 %_8, 288230376151711744, !dbg !13847
  %4 = icmp eq i64 %_7, 288230376151711744, !dbg !13847
  %5 = zext i1 %4 to i8, !dbg !13847
  store i8 %5, ptr %0, align 1, !dbg !13847
  br label %bb6, !dbg !13847

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13847
  br label %bb6, !dbg !13847

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13848, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13848
  ret i1 %7, !dbg !13848
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h37018e06026ce7fbE"(ptr align 8 %self) unnamed_addr #0 !dbg !13849 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13851, metadata !DIExpression()), !dbg !13853
  br i1 false, label %bb2, label %bb1, !dbg !13853

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13853, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13853
  %1 = zext i1 %_5 to i8, !dbg !13853
  store i8 %1, ptr %_2, align 1, !dbg !13853
  br label %bb3, !dbg !13853

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13853
  br label %bb3, !dbg !13853

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13853, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13853
  br i1 %3, label %bb4, label %bb5, !dbg !13853

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13853, !noundef !21
  %_7 = and i64 %_8, 576460752303423488, !dbg !13853
  %4 = icmp eq i64 %_7, 576460752303423488, !dbg !13853
  %5 = zext i1 %4 to i8, !dbg !13853
  store i8 %5, ptr %0, align 1, !dbg !13853
  br label %bb6, !dbg !13853

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13853
  br label %bb6, !dbg !13853

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13854, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13854
  ret i1 %7, !dbg !13854
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h01f471bc6d9ac9f6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13855 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13857, metadata !DIExpression()), !dbg !13859
  br i1 false, label %bb2, label %bb1, !dbg !13859

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13859, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13859
  %1 = zext i1 %_5 to i8, !dbg !13859
  store i8 %1, ptr %_2, align 1, !dbg !13859
  br label %bb3, !dbg !13859

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13859
  br label %bb3, !dbg !13859

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13859, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13859
  br i1 %3, label %bb4, label %bb5, !dbg !13859

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13859, !noundef !21
  %_7 = and i64 %_8, 1152921504606846976, !dbg !13859
  %4 = icmp eq i64 %_7, 1152921504606846976, !dbg !13859
  %5 = zext i1 %4 to i8, !dbg !13859
  store i8 %5, ptr %0, align 1, !dbg !13859
  br label %bb6, !dbg !13859

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13859
  br label %bb6, !dbg !13859

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13860, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13860
  ret i1 %7, !dbg !13860
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85c6f662e98c2827E"(ptr align 8 %self) unnamed_addr #0 !dbg !13861 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13863, metadata !DIExpression()), !dbg !13865
  br i1 false, label %bb2, label %bb1, !dbg !13865

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13865, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13865
  %1 = zext i1 %_5 to i8, !dbg !13865
  store i8 %1, ptr %_2, align 1, !dbg !13865
  br label %bb3, !dbg !13865

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13865
  br label %bb3, !dbg !13865

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13865, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13865
  br i1 %3, label %bb4, label %bb5, !dbg !13865

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13865, !noundef !21
  %_7 = and i64 %_8, 2305843009213693952, !dbg !13865
  %4 = icmp eq i64 %_7, 2305843009213693952, !dbg !13865
  %5 = zext i1 %4 to i8, !dbg !13865
  store i8 %5, ptr %0, align 1, !dbg !13865
  br label %bb6, !dbg !13865

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13865
  br label %bb6, !dbg !13865

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13866, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13866
  ret i1 %7, !dbg !13866
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217he44c2764630942e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13867 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13869, metadata !DIExpression()), !dbg !13871
  br i1 false, label %bb2, label %bb1, !dbg !13871

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13871, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13871
  %1 = zext i1 %_5 to i8, !dbg !13871
  store i8 %1, ptr %_2, align 1, !dbg !13871
  br label %bb3, !dbg !13871

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13871
  br label %bb3, !dbg !13871

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13871, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13871
  br i1 %3, label %bb4, label %bb5, !dbg !13871

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13871, !noundef !21
  %_7 = and i64 %_8, 4611686018427387904, !dbg !13871
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !13871
  %5 = zext i1 %4 to i8, !dbg !13871
  store i8 %5, ptr %0, align 1, !dbg !13871
  br label %bb6, !dbg !13871

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13871
  br label %bb6, !dbg !13871

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13872, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13872
  ret i1 %7, !dbg !13872
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6be300b08cb3e711E"(ptr align 8 %self) unnamed_addr #0 !dbg !13873 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13875, metadata !DIExpression()), !dbg !13877
  br i1 false, label %bb2, label %bb1, !dbg !13877

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13877, !noundef !21
  %_5 = icmp ne i64 %_6, 0, !dbg !13877
  %1 = zext i1 %_5 to i8, !dbg !13877
  store i8 %1, ptr %_2, align 1, !dbg !13877
  br label %bb3, !dbg !13877

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13877
  br label %bb3, !dbg !13877

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13877, !range !1596, !noundef !21
  %3 = trunc i8 %2 to i1, !dbg !13877
  br i1 %3, label %bb4, label %bb5, !dbg !13877

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13877, !noundef !21
  %_7 = and i64 %_8, -9223372036854775808, !dbg !13877
  %4 = icmp eq i64 %_7, -9223372036854775808, !dbg !13877
  %5 = zext i1 %4 to i8, !dbg !13877
  store i8 %5, ptr %0, align 1, !dbg !13877
  br label %bb6, !dbg !13877

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13877
  br label %bb6, !dbg !13877

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13878, !range !1596, !noundef !21
  %7 = trunc i8 %6 to i1, !dbg !13878
  ret i1 %7, !dbg !13878
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e7425e2806ebc0dE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13879 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13884, metadata !DIExpression()), !dbg !13886
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13885, metadata !DIExpression()), !dbg !13886
  store ptr %self, ptr %_6, align 8, !dbg !13887
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_51c708f532f8bd3b460099dd591760ff, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13886
  ret i1 %0, !dbg !13888
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h5aa996b338751835E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13889 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13895, metadata !DIExpression()), !dbg !13897
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13896, metadata !DIExpression()), !dbg !13897
  store ptr %self, ptr %_6, align 8, !dbg !13898
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8 %f, ptr align 1 @alloc_a8ce44ce3845b24ba5dfeef8cfda2d65, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13897
  ret i1 %0, !dbg !13899
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h382978fa0091fc36E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13900 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13906, metadata !DIExpression()), !dbg !13908
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13907, metadata !DIExpression()), !dbg !13908
  %0 = load i8, ptr %self, align 1, !dbg !13908, !range !7748, !noundef !21
  %_4 = zext i8 %0 to i64, !dbg !13908
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13908

bb2:                                              ; preds = %start
  unreachable, !dbg !13908

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13908
  store ptr @alloc_e813fda33c33e38665803c55f01a1a57, ptr %1, align 8, !dbg !13908
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13908
  store i64 3, ptr %2, align 8, !dbg !13908
  br label %bb6, !dbg !13909

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13908
  store ptr @alloc_da1d77dfe6c47b0702ad778dd22ebff8, ptr %3, align 8, !dbg !13908
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13908
  store i64 3, ptr %4, align 8, !dbg !13908
  br label %bb6, !dbg !13909

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13908
  store ptr @alloc_460442126579dd15a4cc4f66a722a171, ptr %5, align 8, !dbg !13908
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13908
  store i64 5, ptr %6, align 8, !dbg !13908
  br label %bb6, !dbg !13909

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13908
  store ptr @alloc_c80e08efdaead885d3a45381e5cd20f1, ptr %7, align 8, !dbg !13908
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13908
  store i64 4, ptr %8, align 8, !dbg !13908
  br label %bb6, !dbg !13909

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13908
  %10 = load ptr, ptr %9, align 8, !dbg !13908, !nonnull !21, !align !1571, !noundef !21
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13908
  %12 = load i64, ptr %11, align 8, !dbg !13908, !noundef !21
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13908
  ret i1 %13, !dbg !13910
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3735a56ff901a74E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13911 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13928, metadata !DIExpression()), !dbg !13936
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13929, metadata !DIExpression()), !dbg !13936
  store ptr @alloc_2b5f13e3e381e4ce480fe877b2654bbe, ptr %names.dbg.spill, align 8, !dbg !13936
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !13930, metadata !DIExpression()), !dbg !13937
  %0 = load i32, ptr %self, align 4, !dbg !13938, !noundef !21
  store i32 %0, ptr %_8, align 4, !dbg !13938
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !13939
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !13939
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !13940
  %3 = load i64, ptr %2, align 4, !dbg !13940, !noundef !21
  store i64 %3, ptr %_14, align 8, !dbg !13940
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !13941
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !13941
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !13942
  %6 = load i64, ptr %5, align 4, !dbg !13942, !noundef !21
  store i64 %6, ptr %_20, align 8, !dbg !13942
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !13943
  %8 = load i16, ptr %7, align 4, !dbg !13943, !noundef !21
  store i16 %8, ptr %_23, align 2, !dbg !13943
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !13944
  %10 = load i16, ptr %9, align 2, !dbg !13944, !noundef !21
  store i16 %10, ptr %_27, align 2, !dbg !13944
  store ptr %_27, ptr %_26, align 8, !dbg !13944
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !13937
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !13937
  store ptr %_8, ptr %12, align 8, !dbg !13937
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !13937
  store ptr @vtable.K, ptr %13, align 8, !dbg !13937
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !13937
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !13937
  store ptr %_11, ptr %15, align 8, !dbg !13937
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !13937
  store ptr @vtable.L, ptr %16, align 8, !dbg !13937
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !13937
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !13937
  store ptr %_14, ptr %18, align 8, !dbg !13937
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !13937
  store ptr @vtable.f, ptr %19, align 8, !dbg !13937
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !13937
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !13937
  store ptr %_17, ptr %21, align 8, !dbg !13937
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !13937
  store ptr @vtable.M, ptr %22, align 8, !dbg !13937
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !13937
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !13937
  store ptr %_20, ptr %24, align 8, !dbg !13937
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !13937
  store ptr @vtable.f, ptr %25, align 8, !dbg !13937
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !13937
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !13937
  store ptr %_23, ptr %27, align 8, !dbg !13937
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !13937
  store ptr @vtable.b, ptr %28, align 8, !dbg !13937
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !13937
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !13937
  store ptr %_26, ptr %30, align 8, !dbg !13937
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !13937
  store ptr @vtable.n, ptr %31, align 8, !dbg !13937
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !13937
  store ptr %_5, ptr %32, align 8, !dbg !13937
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !13937
  store i64 7, ptr %33, align 8, !dbg !13937
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !13934, metadata !DIExpression()), !dbg !13945
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h61970fc7f3111e32E(ptr align 8 %f, ptr align 1 @alloc_e5e0822bae167f253a4cb2947d762ec0, i64 16, ptr align 8 @alloc_2b5f13e3e381e4ce480fe877b2654bbe, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !13945
  ret i1 %34, !dbg !13946
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7c0e07e290ecdd6E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13947 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13954, metadata !DIExpression()), !dbg !13956
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13955, metadata !DIExpression()), !dbg !13956
  %0 = load i16, ptr %self, align 2, !dbg !13957, !noundef !21
  store i16 %0, ptr %_7, align 2, !dbg !13957
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !13958
  %2 = load i64, ptr %1, align 2, !dbg !13958, !noundef !21
  store i64 %2, ptr %_12, align 8, !dbg !13958
  store ptr %_12, ptr %_11, align 8, !dbg !13958
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8 %f, ptr align 1 @alloc_e935021b2c7ba681913f048554e1c5c1, i64 22, ptr align 1 @alloc_2024958bb37f15a1794a32079e00722f, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_bd79480061b020810849620981049cb4, i64 4, ptr align 1 %_11, ptr align 8 @vtable.6) #8, !dbg !13956
  ret i1 %3, !dbg !13959
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f90c881d3b2aa2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13960 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13966, metadata !DIExpression()), !dbg !13968
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13967, metadata !DIExpression()), !dbg !13968
  %_4 = load i8, ptr %self, align 1, !dbg !13968, !range !3183, !noundef !21
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !13968

bb2:                                              ; preds = %start
  unreachable, !dbg !13968

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13968
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !13968
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13968
  store i64 5, ptr %1, align 8, !dbg !13968
  br label %bb6, !dbg !13969

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13968
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !13968
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13968
  store i64 5, ptr %3, align 8, !dbg !13968
  br label %bb6, !dbg !13969

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13968
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !13968
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13968
  store i64 5, ptr %5, align 8, !dbg !13968
  br label %bb6, !dbg !13969

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13968
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !13968
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13968
  store i64 5, ptr %7, align 8, !dbg !13968
  br label %bb6, !dbg !13969

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13968
  %9 = load ptr, ptr %8, align 8, !dbg !13968, !nonnull !21, !align !1571, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13968
  %11 = load i64, ptr %10, align 8, !dbg !13968, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !13968
  ret i1 %12, !dbg !13970
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h5bc4d75f2223d7a0E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h277234a6cd982fe5E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17hf44a0ea569d6c2caE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h8386d39d175a1a26E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hceee1cc64e7ed24aE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hff38262718737e36E(ptr align 8, ptr) unnamed_addr #0

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h41ca6b16ba65727eE(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17hfb7076faee6b605bE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h1b93910475cacd94E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h2fa4aac34665496cE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h9880e286c09873aaE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h87cb2e342e5141a4E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h2f2ab6e4739c3556E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h9c863612f56988d3E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h66713fc47818d59eE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17ha7e2c62b9562228dE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7271bd8a3d508d11E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h91a47dc815968b8cE"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17hcab56c0eeadf4812E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h4573e3544b1244f5E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17he5d665767c36ddbcE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h1a5022e393660b54E(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h425c6bb3c431c5a5E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h98a9607a47ef8709E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hac8aa5deb0ec4708E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17ha3609154034a9235E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5206ec6bd1b786b6E"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hf0474cf6671bd2ccE"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h8a49313773b1f947E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17h22b6d20bec63b103E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h4001109c2dddd232E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h1a1bdd8a8c161b24E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h741cb42d876ab656E(ptr align 2) unnamed_addr #0

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h35ea0ce90f54657bE(ptr align 8, ptr) unnamed_addr #1

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h531bae9b7a9193baE(ptr align 8) unnamed_addr #0

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17h19acf4b7d21fbddfE(i64, i64, ptr align 8) unnamed_addr #3

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h366b5acbf4240863E(ptr align 2) unnamed_addr #0

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d18a58dfbccda88E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h236c1baa2356d063E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc0b86645fa2707c5E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h68fee57e4b88337cE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hc2440ea8e87fbe70E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h84bf9d1b4c1aefd2E"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h648a10cd017c3ba5E"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hab055e9f11847b3bE"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17he7d301a19abec482E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hdeccf89f922a1347E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h703fa4e7bc71fda1E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h03207b162034f1bcE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h2095306827443ed8E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hf3748173204912daE"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h88f4105b6abf0d09E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h61970fc7f3111e32E(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17hb744a301d291fb66E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!775, !776, !777}
!llvm.dbg.cu = !{!778}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !21, identifier: "e3557984bfc61ba01d54b618ce546dd6")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !14, file: !2, size: 64, align: 64, elements: !18, templateParams: !21, identifier: "13446d19bcd38b39692b0e84cf5b9c29")
!14 = !DINamespace(name: "page_table", scope: !15)
!15 = !DINamespace(name: "paging", scope: !16)
!16 = !DINamespace(name: "structures", scope: !17)
!17 = !DINamespace(name: "x86_64", scope: null)
!18 = !{!19}
!19 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !13, file: !2, baseType: !20, size: 64, align: 64)
!20 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!21 = !{}
!22 = !DIGlobalVariableExpression(var: !23, expr: !DIExpression())
!23 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !24, isLocal: true, isDefinition: true)
!24 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !25, vtableHolder: !30, templateParams: !21, identifier: "7ad5bff07be644474c5cb1b305f62ec7")
!25 = !{!26, !27, !28, !29}
!26 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !24, file: !2, baseType: !6, size: 64, align: 64)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !24, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!28 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !24, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!29 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !24, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!30 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !32, file: !2, size: 128, align: 32, elements: !33, templateParams: !68, identifier: "1f6c129927ba16f95704363525140c8a")
!32 = !DINamespace(name: "idt", scope: !16)
!33 = !{!34, !36, !37, !41, !42, !44, !45}
!34 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !31, file: !2, baseType: !35, size: 16, align: 16)
!35 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!36 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !31, file: !2, baseType: !35, size: 16, align: 16, offset: 16)
!37 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !31, file: !2, baseType: !38, size: 16, align: 16, offset: 32)
!38 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !32, file: !2, size: 16, align: 16, elements: !39, templateParams: !21, identifier: "3cbc868b123d6fa11ff9c5880b45ff40")
!39 = !{!40}
!40 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !38, file: !2, baseType: !35, size: 16, align: 16)
!41 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !31, file: !2, baseType: !35, size: 16, align: 16, offset: 48)
!42 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !31, file: !2, baseType: !43, size: 32, align: 32, offset: 64)
!43 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!44 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !31, file: !2, baseType: !43, size: 32, align: 32, offset: 96)
!45 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !31, file: !2, baseType: !46, align: 8, offset: 128)
!46 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !49, identifier: "68780ded6d00681cdc6882afa8aa5814")
!47 = !DINamespace(name: "marker", scope: !48)
!48 = !DINamespace(name: "core", scope: null)
!49 = !{!50}
!50 = !DITemplateTypeParameter(name: "T", type: !51)
!51 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !52, size: 64, align: 64, dwarfAddressSpace: 0)
!52 = !DISubroutineType(types: !53)
!53 = !{null, !54}
!54 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !32, file: !2, size: 320, align: 64, elements: !55, templateParams: !21, identifier: "2abee48d77ea6a929a2fa58f87e88639")
!55 = !{!56}
!56 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !54, file: !2, baseType: !57, size: 320, align: 64)
!57 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !32, file: !2, size: 320, align: 64, elements: !58, templateParams: !21, identifier: "c483cf0b7e4806c836efac66426d56e4")
!58 = !{!59, !64, !65, !66, !67}
!59 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !57, file: !2, baseType: !60, size: 64, align: 64)
!60 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !61, file: !2, size: 64, align: 64, elements: !62, templateParams: !21, identifier: "2ebe7f49813a6c6be467aacc61facd72")
!61 = !DINamespace(name: "addr", scope: !17)
!62 = !{!63}
!63 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !60, file: !2, baseType: !20, size: 64, align: 64)
!64 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !57, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!65 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !57, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!66 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !57, file: !2, baseType: !60, size: 64, align: 64, offset: 192)
!67 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !57, file: !2, baseType: !20, size: 64, align: 64, offset: 256)
!68 = !{!69}
!69 = !DITemplateTypeParameter(name: "F", type: !51)
!70 = !DIGlobalVariableExpression(var: !71, expr: !DIExpression())
!71 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !72, isLocal: true, isDefinition: true)
!72 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !73, vtableHolder: !78, templateParams: !21, identifier: "72a8f41c2039c0da2413a8ce1c63be0")
!73 = !{!74, !75, !76, !77}
!74 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !72, file: !2, baseType: !6, size: 64, align: 64)
!75 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !72, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!76 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !72, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!77 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !72, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!78 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!79 = !DIGlobalVariableExpression(var: !80, expr: !DIExpression())
!80 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !81, isLocal: true, isDefinition: true)
!81 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !82, vtableHolder: !87, templateParams: !21, identifier: "38beeb6e08f0b85cec866c6fd0351d4")
!82 = !{!83, !84, !85, !86}
!83 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !81, file: !2, baseType: !6, size: 64, align: 64)
!84 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!86 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !81, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!87 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !21, identifier: "2fe7f94030c1c3d55686a14a4526c55")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !61, file: !2, size: 64, align: 64, elements: !97, templateParams: !21, identifier: "bbf5cf30340e9c964871e0a0236ddd89")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !20, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !21, identifier: "dd011b0491066c7299d77862d16b29f1")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !21, identifier: "dc49042afee2f796a8fa4685389c4b18")
!108 = !DINamespace(name: "fmt", scope: !48)
!109 = !{!110, !122, !177}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !21, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !21, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::v1::Argument]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !21, identifier: "62d362416a1eb41bf984638792a73145")
!124 = !DINamespace(name: "option", scope: !48)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !21, identifier: "51527d667cbd19b863d93073f3cc474", discriminator: !176)
!127 = !{!128, !172}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !21, templateParams: !130, identifier: "66a59c7143972a6588bd1a9c8246e60f")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::v1::Argument]", file: !2, size: 128, align: 64, elements: !133, templateParams: !21, identifier: "66b60dbaad43783577fb935928e2ac56")
!133 = !{!134, !171}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 448, align: 64, elements: !139, templateParams: !21, identifier: "1b0f53c51c2a0850dc27a4ea7530e9b2")
!137 = !DINamespace(name: "v1", scope: !138)
!138 = !DINamespace(name: "rt", scope: !108)
!139 = !{!140, !141}
!140 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 384)
!141 = !DIDerivedType(tag: DW_TAG_member, name: "format", scope: !136, file: !2, baseType: !142, size: 384, align: 64)
!142 = !DICompositeType(tag: DW_TAG_structure_type, name: "FormatSpec", scope: !137, file: !2, size: 384, align: 64, elements: !143, templateParams: !21, identifier: "4ceb8823bbeb709d93b7ffb6ddd40132")
!143 = !{!144, !146, !153, !154, !170}
!144 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !142, file: !2, baseType: !145, size: 32, align: 32, offset: 288)
!145 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!146 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !142, file: !2, baseType: !147, size: 8, align: 8, offset: 320)
!147 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !148)
!148 = !{!149, !150, !151, !152}
!149 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!150 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!151 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!152 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!153 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !142, file: !2, baseType: !43, size: 32, align: 32, offset: 256)
!154 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !142, file: !2, baseType: !155, size: 128, align: 64)
!155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !156, templateParams: !21, identifier: "beb49147a723c973b15fc19c2245c821")
!156 = !{!157}
!157 = !DICompositeType(tag: DW_TAG_variant_part, scope: !155, file: !2, size: 128, align: 64, elements: !158, templateParams: !21, identifier: "c9db73f716fc865c39b9a87ace47fe10", discriminator: !169)
!158 = !{!159, !163, !167}
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !157, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 0)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !155, file: !2, size: 128, align: 64, elements: !161, templateParams: !21, identifier: "db0b97f002b1fae3dbc4ebdd853ff355")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !157, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 1)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !155, file: !2, size: 128, align: 64, elements: !165, templateParams: !21, identifier: "49d2632f301eeedc951f3431bb382902")
!165 = !{!166}
!166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !164, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !157, file: !2, baseType: !168, size: 128, align: 64, extraData: i64 2)
!168 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !155, file: !2, size: 128, align: 64, elements: !21, identifier: "afc023622f1fd60e7b29fd0e4f997a04")
!169 = !DIDerivedType(tag: DW_TAG_member, scope: !155, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!170 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !142, file: !2, baseType: !155, size: 128, align: 64, offset: 128)
!171 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !173, size: 128, align: 64)
!173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !174, templateParams: !130, identifier: "45eaeac90b0c2cad515177aa4ad012c0")
!174 = !{!175}
!175 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !173, file: !2, baseType: !132, size: 128, align: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !178, size: 128, align: 64, offset: 256)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::ArgumentV1]", file: !2, size: 128, align: 64, elements: !179, templateParams: !21, identifier: "83fd9dd078f03ba333a6c21d9c3331b7")
!179 = !{!180, !242}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "ArgumentV1", scope: !108, file: !2, size: 128, align: 64, elements: !183, templateParams: !21, identifier: "3c2ef6ebf262caba6e43777d9c298823")
!183 = !{!184, !188}
!184 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !182, file: !2, baseType: !185, size: 64, align: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::{extern#0}::Opaque", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !187, file: !2, align: 8, elements: !21, identifier: "43185ab61ba6b0b799bd1bef1620bc0b")
!187 = !DINamespace(name: "{extern#0}", scope: !108)
!188 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !182, file: !2, baseType: !189, size: 64, align: 64, offset: 64)
!189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !190, size: 64, align: 64, dwarfAddressSpace: 0)
!190 = !DISubroutineType(types: !191)
!191 = !{!192, !185, !210}
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !193, file: !2, size: 8, align: 8, elements: !194, templateParams: !21, identifier: "1c6ce168e24238e83c13ec35dde7d382")
!193 = !DINamespace(name: "result", scope: !48)
!194 = !{!195}
!195 = !DICompositeType(tag: DW_TAG_variant_part, scope: !192, file: !2, size: 8, align: 8, elements: !196, templateParams: !21, identifier: "42dfca7da53f7734270db51480dbcc24", discriminator: !209)
!196 = !{!197, !205}
!197 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !195, file: !2, baseType: !198, size: 8, align: 8, extraData: i64 0)
!198 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !192, file: !2, size: 8, align: 8, elements: !199, templateParams: !201, identifier: "4d011f8c16a13f53ec25b197c7b1903")
!199 = !{!200}
!200 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !198, file: !2, baseType: !7, align: 8, offset: 8)
!201 = !{!202, !203}
!202 = !DITemplateTypeParameter(name: "T", type: !7)
!203 = !DITemplateTypeParameter(name: "E", type: !204)
!204 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !21, identifier: "d361babf030d8dcc5fc2146a5e622473")
!205 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !195, file: !2, baseType: !206, size: 8, align: 8, extraData: i64 1)
!206 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !192, file: !2, size: 8, align: 8, elements: !207, templateParams: !201, identifier: "c5af1e4fa5907b7a524a9ebbd4a5ec10")
!207 = !{!208}
!208 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !206, file: !2, baseType: !204, align: 8, offset: 8)
!209 = !DIDerivedType(tag: DW_TAG_member, scope: !192, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !212, templateParams: !21, identifier: "a3b888d0a58016a3ad42c934cf971ea3")
!212 = !{!213, !214, !215, !216, !230, !231}
!213 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !211, file: !2, baseType: !43, size: 32, align: 32, offset: 384)
!214 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !211, file: !2, baseType: !145, size: 32, align: 32, offset: 416)
!215 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !211, file: !2, baseType: !147, size: 8, align: 8, offset: 448)
!216 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 128)
!217 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !218, templateParams: !21, identifier: "8d57b0310dad0e81a52a7e1f827929d")
!218 = !{!219}
!219 = !DICompositeType(tag: DW_TAG_variant_part, scope: !217, file: !2, size: 128, align: 64, elements: !220, templateParams: !21, identifier: "1503e6327b896c262eca127cbc35ec74", discriminator: !229)
!220 = !{!221, !225}
!221 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !219, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 0)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !217, file: !2, size: 128, align: 64, elements: !21, templateParams: !223, identifier: "b9a11c756332445b5e317b2b2625f528")
!223 = !{!224}
!224 = !DITemplateTypeParameter(name: "T", type: !9)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !219, file: !2, baseType: !226, size: 128, align: 64, extraData: i64 1)
!226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !217, file: !2, size: 128, align: 64, elements: !227, templateParams: !223, identifier: "87159a1745a522a36bc4a0700aab6dc3")
!227 = !{!228}
!228 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !226, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!229 = !DIDerivedType(tag: DW_TAG_member, scope: !217, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!230 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 256)
!231 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !211, file: !2, baseType: !232, size: 128, align: 64)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !233, templateParams: !21, identifier: "b58efcb3df0f0beb9aa098f750459fd2")
!233 = !{!234, !237}
!234 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !232, file: !2, baseType: !235, size: 64, align: 64)
!235 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !236, size: 64, align: 64, dwarfAddressSpace: 0)
!236 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !21, identifier: "bcfe988c4f0dd1d50291e24ffc6447")
!237 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !232, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !239, size: 64, align: 64, dwarfAddressSpace: 0)
!239 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !240)
!240 = !{!241}
!241 = !DISubrange(count: 3, lowerBound: 0)
!242 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !178, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!243 = !DIGlobalVariableExpression(var: !244, expr: !DIExpression())
!244 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !245, isLocal: true, isDefinition: true)
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !246, vtableHolder: !35, templateParams: !21, identifier: "91bcabaa066b22bd971318d82f0734f2")
!246 = !{!247, !248, !249, !250}
!247 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !245, file: !2, baseType: !6, size: 64, align: 64)
!248 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!249 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!250 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !245, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!251 = !DIGlobalVariableExpression(var: !252, expr: !DIExpression())
!252 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !253, isLocal: true, isDefinition: true)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !254, vtableHolder: !259, templateParams: !21, identifier: "30dbdddfba0decbbebecda213eba879")
!254 = !{!255, !256, !257, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !253, file: !2, baseType: !6, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!257 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!258 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !253, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!259 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !17, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !260)
!260 = !{!261, !262, !263, !264}
!261 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!262 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!263 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!264 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!265 = !DIGlobalVariableExpression(var: !266, expr: !DIExpression())
!266 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !267, isLocal: true, isDefinition: true)
!267 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !268, vtableHolder: !38, templateParams: !21, identifier: "8dd7d7bab8ba3e44f9fbccdfc63fb481")
!268 = !{!269, !270, !271, !272}
!269 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !267, file: !2, baseType: !6, size: 64, align: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!272 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !267, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!273 = !DIGlobalVariableExpression(var: !274, expr: !DIExpression())
!274 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !275, isLocal: true, isDefinition: true)
!275 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !276, vtableHolder: !60, templateParams: !21, identifier: "f059a624ceea9ae64f81633188ff3ae4")
!276 = !{!277, !278, !279, !280}
!277 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !275, file: !2, baseType: !6, size: 64, align: 64)
!278 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!279 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !275, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!281 = !DIGlobalVariableExpression(var: !282, expr: !DIExpression())
!282 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !283, isLocal: true, isDefinition: true)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !284, vtableHolder: !20, templateParams: !21, identifier: "651342a23dd28bf3b43591e743ad2be6")
!284 = !{!285, !286, !287, !288}
!285 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !283, file: !2, baseType: !6, size: 64, align: 64)
!286 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!287 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!288 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !283, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!289 = !DIGlobalVariableExpression(var: !290, expr: !DIExpression())
!290 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !291, isLocal: true, isDefinition: true)
!291 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !292, vtableHolder: !297, templateParams: !21, identifier: "a9b84d72c484b76041d39fa9f49fa404")
!292 = !{!293, !294, !295, !296}
!293 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !291, file: !2, baseType: !6, size: 64, align: 64)
!294 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!295 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!296 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !291, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !298, file: !2, size: 64, align: 64, elements: !300, templateParams: !21, identifier: "19b0ae73f64ad3e24aa8fed9a82fb6fd")
!298 = !DINamespace(name: "fmt", scope: !299)
!299 = !DINamespace(name: "{impl#11}", scope: !32)
!300 = !{!301}
!301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !297, file: !2, baseType: !20, size: 64, align: 64)
!302 = !DIGlobalVariableExpression(var: !303, expr: !DIExpression())
!303 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !304, isLocal: true, isDefinition: true)
!304 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !305, vtableHolder: !310, templateParams: !21, identifier: "d321fdce2877c49cb091f492cd4afaa1")
!305 = !{!306, !307, !308, !309}
!306 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !304, file: !2, baseType: !6, size: 64, align: 64)
!307 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!308 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!309 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !304, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!310 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!311 = !DIGlobalVariableExpression(var: !312, expr: !DIExpression())
!312 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !313, isLocal: true, isDefinition: true)
!313 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !314, vtableHolder: !319, templateParams: !21, identifier: "88682c1a5c186af93df185f54e1f8c7a")
!314 = !{!315, !316, !317, !318}
!315 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !313, file: !2, baseType: !6, size: 64, align: 64)
!316 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!317 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!318 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !313, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!319 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !32, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !320)
!320 = !{!321, !322, !323}
!321 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!322 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!323 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!324 = !DIGlobalVariableExpression(var: !325, expr: !DIExpression())
!325 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h5e3136cc4c89e18fE", scope: !326, file: !327, line: 486, type: !328, isLocal: true, isDefinition: true, align: 64)
!326 = !DINamespace(name: "mapper", scope: !15)
!327 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!328 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !329, templateParams: !21, identifier: "1ab0942dea1f160ab33f7d77db8523d2")
!329 = !{!330}
!330 = !DICompositeType(tag: DW_TAG_variant_part, scope: !328, file: !2, size: 128, align: 64, elements: !331, templateParams: !21, identifier: "55012f70cbd34275723e7f453d30067b", discriminator: !346)
!331 = !{!332, !342}
!332 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !330, file: !2, baseType: !333, size: 128, align: 64, extraData: i64 0)
!333 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !328, file: !2, size: 128, align: 64, elements: !21, templateParams: !334, identifier: "a04839ee6af41944dfb43fe03a472fd")
!334 = !{!335}
!335 = !DITemplateTypeParameter(name: "T", type: !336)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !337, templateParams: !21, identifier: "f546b701271303beab54666f1f7465de")
!337 = !{!338, !341}
!338 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !336, file: !2, baseType: !339, size: 64, align: 64)
!339 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !340, size: 64, align: 64, dwarfAddressSpace: 0)
!340 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !21, identifier: "5456d25ca3bb93e7e5f1f85189f24c84")
!341 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !336, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !330, file: !2, baseType: !343, size: 128, align: 64)
!343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !328, file: !2, size: 128, align: 64, elements: !344, templateParams: !334, identifier: "aa06144b0e7dbd924870d4c80446df97")
!344 = !{!345}
!345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !343, file: !2, baseType: !336, size: 128, align: 64)
!346 = !DIDerivedType(tag: DW_TAG_member, scope: !328, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!347 = !DIGlobalVariableExpression(var: !348, expr: !DIExpression())
!348 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !349, isLocal: true, isDefinition: true)
!349 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !350, vtableHolder: !355, templateParams: !21, identifier: "666b4f209b4a325457fb4bd154df1be9")
!350 = !{!351, !352, !353, !354}
!351 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !349, file: !2, baseType: !6, size: 64, align: 64)
!352 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!353 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !349, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !61, file: !2, size: 64, align: 64, elements: !356, templateParams: !21, identifier: "6fbd6bf06319a81641f9b35773ecac6e")
!356 = !{!357}
!357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !355, file: !2, baseType: !20, size: 64, align: 64)
!358 = !DIGlobalVariableExpression(var: !359, expr: !DIExpression())
!359 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !360, isLocal: true, isDefinition: true)
!360 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !361, vtableHolder: !366, templateParams: !21, identifier: "79bb62693d42008d527b815e488539bc")
!361 = !{!362, !363, !364, !365}
!362 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !360, file: !2, baseType: !6, size: 64, align: 64)
!363 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!364 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !360, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !14, file: !2, size: 64, align: 64, elements: !367, templateParams: !21, identifier: "3bd5cd593b6963651296c7ef363a86cc")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !366, file: !2, baseType: !20, size: 64, align: 64)
!369 = !DIGlobalVariableExpression(var: !370, expr: !DIExpression())
!370 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !371, isLocal: true, isDefinition: true)
!371 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !372, vtableHolder: !377, templateParams: !21, identifier: "ba330d31fabebfc71a7b1b001b1efbca")
!372 = !{!373, !374, !375, !376}
!373 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !371, file: !2, baseType: !6, size: 64, align: 64)
!374 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!375 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!376 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !371, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!378 = !DIGlobalVariableExpression(var: !379, expr: !DIExpression())
!379 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !380, isLocal: true, isDefinition: true)
!380 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !381, vtableHolder: !386, templateParams: !21, identifier: "9bb45f24a635c0d8cae79b42b4a27d95")
!381 = !{!382, !383, !384, !385}
!382 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !380, file: !2, baseType: !6, size: 64, align: 64)
!383 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!384 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!385 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !380, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !387, size: 64, align: 64, dwarfAddressSpace: 0)
!387 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !388, file: !2, size: 16, align: 16, elements: !390, templateParams: !21, identifier: "a545f3c17ae445cb35c75a541b268762")
!388 = !DINamespace(name: "tlb", scope: !389)
!389 = !DINamespace(name: "instructions", scope: !17)
!390 = !{!391}
!391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !387, file: !2, baseType: !35, size: 16, align: 16)
!392 = !DIGlobalVariableExpression(var: !393, expr: !DIExpression())
!393 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !394, isLocal: true, isDefinition: true)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !395, vtableHolder: !400, templateParams: !21, identifier: "e1ae48b2a98a6fddb4e8684cd69cc363")
!395 = !{!396, !397, !398, !399}
!396 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !394, file: !2, baseType: !6, size: 64, align: 64)
!397 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!398 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!399 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !394, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!400 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !35, size: 64, align: 64, dwarfAddressSpace: 0)
!401 = !DIGlobalVariableExpression(var: !402, expr: !DIExpression())
!402 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !403, isLocal: true, isDefinition: true)
!403 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !404, vtableHolder: !409, templateParams: !21, identifier: "a1796ee89ddeeaf5f4c580736da82908")
!404 = !{!405, !406, !407, !408}
!405 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !403, file: !2, baseType: !6, size: 64, align: 64)
!406 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!407 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !403, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!409 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!410 = !DIGlobalVariableExpression(var: !411, expr: !DIExpression())
!411 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !412, isLocal: true, isDefinition: true)
!412 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !413, vtableHolder: !418, templateParams: !21, identifier: "cd9ee6fde0897c2739765a9554b70b5f")
!413 = !{!414, !415, !416, !417}
!414 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !412, file: !2, baseType: !6, size: 64, align: 64)
!415 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!416 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!417 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !412, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!418 = !DICompositeType(tag: DW_TAG_array_type, baseType: !20, size: 512, align: 64, elements: !419)
!419 = !{!420}
!420 = !DISubrange(count: 8, lowerBound: 0)
!421 = !DIGlobalVariableExpression(var: !422, expr: !DIExpression())
!422 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !423, isLocal: true, isDefinition: true)
!423 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !424, vtableHolder: !429, templateParams: !21, identifier: "a6faaeccdbc135fc91654c8531356c38")
!424 = !{!425, !426, !427, !428}
!425 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !423, file: !2, baseType: !6, size: 64, align: 64)
!426 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!427 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!428 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !423, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!430 = !DIGlobalVariableExpression(var: !431, expr: !DIExpression())
!431 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !432, isLocal: true, isDefinition: true)
!432 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !433, vtableHolder: !31, templateParams: !21, identifier: "af1540ac1dc19098252c9060c1706827")
!433 = !{!434, !435, !436, !437}
!434 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !432, file: !2, baseType: !6, size: 64, align: 64)
!435 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!436 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!437 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !432, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!438 = !DIGlobalVariableExpression(var: !439, expr: !DIExpression())
!439 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !440, isLocal: true, isDefinition: true)
!440 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !441, vtableHolder: !446, templateParams: !21, identifier: "6e61dca3542c778ff9e146841743401b")
!441 = !{!442, !443, !444, !445}
!442 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !440, file: !2, baseType: !6, size: 64, align: 64)
!443 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!444 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !440, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!446 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !32, file: !2, size: 128, align: 32, elements: !447, templateParams: !462, identifier: "9abcdcb9752d7072a054e99aa44e922d")
!447 = !{!448, !449, !450, !451, !452, !453, !454}
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !446, file: !2, baseType: !35, size: 16, align: 16)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !446, file: !2, baseType: !35, size: 16, align: 16, offset: 16)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !446, file: !2, baseType: !38, size: 16, align: 16, offset: 32)
!451 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !446, file: !2, baseType: !35, size: 16, align: 16, offset: 48)
!452 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !446, file: !2, baseType: !43, size: 32, align: 32, offset: 64)
!453 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !446, file: !2, baseType: !43, size: 32, align: 32, offset: 96)
!454 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !446, file: !2, baseType: !455, align: 8, offset: 128)
!455 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !456, identifier: "6ba13a570cdbf1adbe2d93589ac49ca8")
!456 = !{!457}
!457 = !DITemplateTypeParameter(name: "T", type: !458)
!458 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!459 = !DISubroutineType(types: !460)
!460 = !{!461, !54, !20}
!461 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!462 = !{!463}
!463 = !DITemplateTypeParameter(name: "F", type: !458)
!464 = !DIGlobalVariableExpression(var: !465, expr: !DIExpression())
!465 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !466, isLocal: true, isDefinition: true)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !467, vtableHolder: !472, templateParams: !21, identifier: "7c4aa89b0d928d1d51bfc77cc2fb9f4")
!467 = !{!468, !469, !470, !471}
!468 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !466, file: !2, baseType: !6, size: 64, align: 64)
!469 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!470 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !466, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !32, file: !2, size: 128, align: 32, elements: !473, templateParams: !487, identifier: "d8ea74acd69831fd6e1262948d829df2")
!473 = !{!474, !475, !476, !477, !478, !479, !480}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !472, file: !2, baseType: !35, size: 16, align: 16)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !472, file: !2, baseType: !35, size: 16, align: 16, offset: 16)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !472, file: !2, baseType: !38, size: 16, align: 16, offset: 32)
!477 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !472, file: !2, baseType: !35, size: 16, align: 16, offset: 48)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !472, file: !2, baseType: !43, size: 32, align: 32, offset: 64)
!479 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !472, file: !2, baseType: !43, size: 32, align: 32, offset: 96)
!480 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !472, file: !2, baseType: !481, align: 8, offset: 128)
!481 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !482, identifier: "9d74c43ae3457d342ca72bd63490e00b")
!482 = !{!483}
!483 = !DITemplateTypeParameter(name: "T", type: !484)
!484 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !485, size: 64, align: 64, dwarfAddressSpace: 0)
!485 = !DISubroutineType(types: !486)
!486 = !{null, !54, !20}
!487 = !{!488}
!488 = !DITemplateTypeParameter(name: "F", type: !484)
!489 = !DIGlobalVariableExpression(var: !490, expr: !DIExpression())
!490 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !491, isLocal: true, isDefinition: true)
!491 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !492, vtableHolder: !497, templateParams: !21, identifier: "983f6707a6c48c63714f41e9c0df7395")
!492 = !{!493, !494, !495, !496}
!493 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !491, file: !2, baseType: !6, size: 64, align: 64)
!494 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!495 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !491, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !32, file: !2, size: 128, align: 32, elements: !498, templateParams: !515, identifier: "1df912d5a46617abfff5763b0b4f9e5b")
!498 = !{!499, !500, !501, !502, !503, !504, !505}
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !497, file: !2, baseType: !35, size: 16, align: 16)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !497, file: !2, baseType: !35, size: 16, align: 16, offset: 16)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !497, file: !2, baseType: !38, size: 16, align: 16, offset: 32)
!502 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !497, file: !2, baseType: !35, size: 16, align: 16, offset: 48)
!503 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !497, file: !2, baseType: !43, size: 32, align: 32, offset: 64)
!504 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !497, file: !2, baseType: !43, size: 32, align: 32, offset: 96)
!505 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !497, file: !2, baseType: !506, align: 8, offset: 128)
!506 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !507, identifier: "83e0646567f0b442e2317f22e7c64120")
!507 = !{!508}
!508 = !DITemplateTypeParameter(name: "T", type: !509)
!509 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !510, size: 64, align: 64, dwarfAddressSpace: 0)
!510 = !DISubroutineType(types: !511)
!511 = !{null, !54, !512}
!512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !32, file: !2, size: 64, align: 64, elements: !513, templateParams: !21, identifier: "2324bc48cc3c0963974f9fcd6473f7df")
!513 = !{!514}
!514 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !512, file: !2, baseType: !20, size: 64, align: 64)
!515 = !{!516}
!516 = !DITemplateTypeParameter(name: "F", type: !509)
!517 = !DIGlobalVariableExpression(var: !518, expr: !DIExpression())
!518 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !519, isLocal: true, isDefinition: true)
!519 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !520, vtableHolder: !525, templateParams: !21, identifier: "b88d28752fb82dcb6d5ea10c606d9cb")
!520 = !{!521, !522, !523, !524}
!521 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !519, file: !2, baseType: !6, size: 64, align: 64)
!522 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!523 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !519, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!525 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !32, file: !2, size: 128, align: 32, elements: !526, templateParams: !540, identifier: "c84feb5e76626fa2ba75b56ed1acdf7b")
!526 = !{!527, !528, !529, !530, !531, !532, !533}
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !525, file: !2, baseType: !35, size: 16, align: 16)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !525, file: !2, baseType: !35, size: 16, align: 16, offset: 16)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !525, file: !2, baseType: !38, size: 16, align: 16, offset: 32)
!530 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !525, file: !2, baseType: !35, size: 16, align: 16, offset: 48)
!531 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !525, file: !2, baseType: !43, size: 32, align: 32, offset: 64)
!532 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !525, file: !2, baseType: !43, size: 32, align: 32, offset: 96)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !525, file: !2, baseType: !534, align: 8, offset: 128)
!534 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !535, identifier: "d2d5b498eda1b8c6179e33442121e9eb")
!535 = !{!536}
!536 = !DITemplateTypeParameter(name: "T", type: !537)
!537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !538, size: 64, align: 64, dwarfAddressSpace: 0)
!538 = !DISubroutineType(types: !539)
!539 = !{!461, !54}
!540 = !{!541}
!541 = !DITemplateTypeParameter(name: "F", type: !537)
!542 = !DIGlobalVariableExpression(var: !543, expr: !DIExpression())
!543 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !544, isLocal: true, isDefinition: true)
!544 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !545, vtableHolder: !550, templateParams: !21, identifier: "925a5fbb24f610253ad4e4552ab7a9f3")
!545 = !{!546, !547, !548, !549}
!546 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !544, file: !2, baseType: !6, size: 64, align: 64)
!547 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!548 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!549 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !544, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!550 = !DICompositeType(tag: DW_TAG_array_type, baseType: !31, size: 1024, align: 32, elements: !419)
!551 = !DIGlobalVariableExpression(var: !552, expr: !DIExpression())
!552 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !553, isLocal: true, isDefinition: true)
!553 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !554, vtableHolder: !559, templateParams: !21, identifier: "9a3e000f913ced2f411937784624aa33")
!554 = !{!555, !556, !557, !558}
!555 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !553, file: !2, baseType: !6, size: 64, align: 64)
!556 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!557 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!558 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !553, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !560, size: 64, align: 64, dwarfAddressSpace: 0)
!560 = !DICompositeType(tag: DW_TAG_array_type, baseType: !31, size: 28672, align: 32, elements: !561)
!561 = !{!562}
!562 = !DISubrange(count: 224, lowerBound: 0)
!563 = !DIGlobalVariableExpression(var: !564, expr: !DIExpression())
!564 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !565, isLocal: true, isDefinition: true)
!565 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !566, vtableHolder: !571, templateParams: !21, identifier: "981dd303fc17b4571d8de0a2e0c178cc")
!566 = !{!567, !568, !569, !570}
!567 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !565, file: !2, baseType: !6, size: 64, align: 64)
!568 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!569 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!570 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !565, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !579, identifier: "748841ba281783b10b4fe5a15c983b")
!572 = !DINamespace(name: "mapped_page_table", scope: !326)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !571, file: !2, baseType: !575, size: 64, align: 64)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !576, file: !2, size: 64, align: 64, elements: !577, templateParams: !21, identifier: "e53ee0d73446369a84e2384fd1956e2")
!576 = !DINamespace(name: "offset_page_table", scope: !326)
!577 = !{!578}
!578 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !575, file: !2, baseType: !60, size: 64, align: 64)
!579 = !{!580}
!580 = !DITemplateTypeParameter(name: "P", type: !575)
!581 = !DIGlobalVariableExpression(var: !582, expr: !DIExpression())
!582 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !583, isLocal: true, isDefinition: true)
!583 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !584, vtableHolder: !589, templateParams: !21, identifier: "da8312e89c3b94197711f46ec341a7ad")
!584 = !{!585, !586, !587, !588}
!585 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !583, file: !2, baseType: !6, size: 64, align: 64)
!586 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!587 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!588 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !583, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!590 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!591 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !14, file: !2, size: 32768, align: 32768, elements: !592, templateParams: !21, identifier: "a2263821db0e221580e8264ff563a009")
!592 = !{!593}
!593 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !591, file: !2, baseType: !594, size: 32768, align: 64)
!594 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 32768, align: 64, elements: !595)
!595 = !{!596}
!596 = !DISubrange(count: 512, lowerBound: 0)
!597 = !DIGlobalVariableExpression(var: !598, expr: !DIExpression())
!598 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !599, isLocal: true, isDefinition: true)
!599 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !600, vtableHolder: !605, templateParams: !21, identifier: "af057642c7e5d24a83ef1c4bf98e6ecb")
!600 = !{!601, !602, !603, !604}
!601 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !599, file: !2, baseType: !6, size: 64, align: 64)
!602 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!603 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!604 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !599, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!605 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!606 = !DIGlobalVariableExpression(var: !607, expr: !DIExpression())
!607 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !608, isLocal: true, isDefinition: true)
!608 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !609, vtableHolder: !614, templateParams: !21, identifier: "cdb53bcf7e40ea0b17a85d2d2857c76")
!609 = !{!610, !611, !612, !613}
!610 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !608, file: !2, baseType: !6, size: 64, align: 64)
!611 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!612 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!613 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !608, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!614 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!615 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 128, align: 64, elements: !616, templateParams: !579, identifier: "17edd33218434d54a4c49cfc70d692")
!616 = !{!617, !618}
!617 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !615, file: !2, baseType: !571, size: 64, align: 64)
!618 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !615, file: !2, baseType: !590, size: 64, align: 64, offset: 64)
!619 = !DIGlobalVariableExpression(var: !620, expr: !DIExpression())
!620 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !621, isLocal: true, isDefinition: true)
!621 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !622, vtableHolder: !590, templateParams: !21, identifier: "4a1db6cb456fc018d36d5ca887a5862f")
!622 = !{!623, !624, !625, !626}
!623 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !621, file: !2, baseType: !6, size: 64, align: 64)
!624 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!625 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!626 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !621, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!627 = !DIGlobalVariableExpression(var: !628, expr: !DIExpression())
!628 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !629, isLocal: true, isDefinition: true)
!629 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !630, vtableHolder: !635, templateParams: !21, identifier: "7d990efe785d35b31483958ad88160de")
!630 = !{!631, !632, !633, !634}
!631 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !629, file: !2, baseType: !6, size: 64, align: 64)
!632 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!633 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !629, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !636, size: 64, align: 64, dwarfAddressSpace: 0)
!636 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !14, file: !2, size: 16, align: 16, elements: !637, templateParams: !21, identifier: "5271a9f75fc97cb0907ca80d112a9ef9")
!637 = !{!638}
!638 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !636, file: !2, baseType: !35, size: 16, align: 16)
!639 = !DIGlobalVariableExpression(var: !640, expr: !DIExpression())
!640 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !641, isLocal: true, isDefinition: true)
!641 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !642, vtableHolder: !647, templateParams: !21, identifier: "d42e83732ddfddfca8a3d80b830709ac")
!642 = !{!643, !644, !645, !646}
!643 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !641, file: !2, baseType: !6, size: 64, align: 64)
!644 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!645 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!646 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !641, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!647 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!648 = !DIGlobalVariableExpression(var: !649, expr: !DIExpression())
!649 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !650, isLocal: true, isDefinition: true)
!650 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !651, vtableHolder: !656, templateParams: !21, identifier: "96bd18799dbcbd0b525891f8db4bf0b7")
!651 = !{!652, !653, !654, !655}
!652 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !650, file: !2, baseType: !6, size: 64, align: 64)
!653 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!654 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!655 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !650, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!656 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !326, file: !2, size: 128, align: 64, elements: !657, templateParams: !21, identifier: "2db5a544f3bbb15f4963b1bd260405c5")
!657 = !{!658}
!658 = !DICompositeType(tag: DW_TAG_variant_part, scope: !656, file: !2, size: 128, align: 64, elements: !659, templateParams: !21, identifier: "f1b93a270b00192beca8de8b8f922a6b", discriminator: !710)
!659 = !{!660, !678, !694}
!660 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !658, file: !2, baseType: !661, size: 128, align: 64, extraData: i64 0)
!661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !656, file: !2, size: 128, align: 64, elements: !662, templateParams: !21, identifier: "39212b4d41963c5cd25af58581dac1e2")
!662 = !{!663}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !661, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!664 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !665, file: !2, size: 64, align: 64, elements: !666, templateParams: !676, identifier: "8a0dd2004bc9817806e4113a5720e47")
!665 = !DINamespace(name: "frame", scope: !15)
!666 = !{!667, !668}
!667 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !664, file: !2, baseType: !355, size: 64, align: 64)
!668 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !664, file: !2, baseType: !669, align: 8, offset: 64)
!669 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !670, identifier: "cf6e2c626678dda18c1332e204bb942")
!670 = !{!671}
!671 = !DITemplateTypeParameter(name: "T", type: !672)
!672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !673, file: !2, align: 8, elements: !674, templateParams: !21, identifier: "ee7e431157b6bbf05bee7997d1ce360f")
!673 = !DINamespace(name: "page", scope: !15)
!674 = !{!675}
!675 = !DICompositeType(tag: DW_TAG_variant_part, scope: !672, file: !2, align: 8, elements: !21, identifier: "3896a09c0bbd1372dd65552b1305002")
!676 = !{!677}
!677 = !DITemplateTypeParameter(name: "S", type: !672)
!678 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !658, file: !2, baseType: !679, size: 128, align: 64, extraData: i64 1)
!679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !656, file: !2, size: 128, align: 64, elements: !680, templateParams: !21, identifier: "2ba9037f2702aa048fe30ee2baf4ec6")
!680 = !{!681}
!681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !679, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !665, file: !2, size: 64, align: 64, elements: !683, templateParams: !692, identifier: "3a97475a183f738c4c430eeda02b2c5c")
!683 = !{!684, !685}
!684 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !682, file: !2, baseType: !355, size: 64, align: 64)
!685 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !682, file: !2, baseType: !686, align: 8, offset: 64)
!686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !687, identifier: "c5083dfa1747f4ad3d7dfcf3a034fdf7")
!687 = !{!688}
!688 = !DITemplateTypeParameter(name: "T", type: !689)
!689 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !673, file: !2, align: 8, elements: !690, templateParams: !21, identifier: "bb099bc46dacae377117604ca4f95c05")
!690 = !{!691}
!691 = !DICompositeType(tag: DW_TAG_variant_part, scope: !689, file: !2, align: 8, elements: !21, identifier: "b8aee0372d9c63752cd4380ff7344086")
!692 = !{!693}
!693 = !DITemplateTypeParameter(name: "S", type: !689)
!694 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !658, file: !2, baseType: !695, size: 128, align: 64, extraData: i64 2)
!695 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !656, file: !2, size: 128, align: 64, elements: !696, templateParams: !21, identifier: "72a445b283cf68fee0633ca6c373775")
!696 = !{!697}
!697 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !695, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !665, file: !2, size: 64, align: 64, elements: !699, templateParams: !708, identifier: "cf603781fb96067d7737e89ff53ffa14")
!699 = !{!700, !701}
!700 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !698, file: !2, baseType: !355, size: 64, align: 64)
!701 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !698, file: !2, baseType: !702, align: 8, offset: 64)
!702 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !703, identifier: "6f0724dfc3934a086a9067274fb911")
!703 = !{!704}
!704 = !DITemplateTypeParameter(name: "T", type: !705)
!705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !673, file: !2, align: 8, elements: !706, templateParams: !21, identifier: "1cfb9e0bacab163aa862cac9f0028f9b")
!706 = !{!707}
!707 = !DICompositeType(tag: DW_TAG_variant_part, scope: !705, file: !2, align: 8, elements: !21, identifier: "b80d5807e6c800c5b28f7a8387eae69a")
!708 = !{!709}
!709 = !DITemplateTypeParameter(name: "S", type: !705)
!710 = !DIDerivedType(tag: DW_TAG_member, scope: !656, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!711 = !DIGlobalVariableExpression(var: !712, expr: !DIExpression())
!712 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !713, isLocal: true, isDefinition: true)
!713 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !714, vtableHolder: !719, templateParams: !21, identifier: "5baf58ba3aa42f8b55d5c83a3f5f1fa8")
!714 = !{!715, !716, !717, !718}
!715 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !713, file: !2, baseType: !6, size: 64, align: 64)
!716 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!717 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!718 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !713, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!719 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!720 = !DIGlobalVariableExpression(var: !721, expr: !DIExpression())
!721 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !722, isLocal: true, isDefinition: true)
!722 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !723, vtableHolder: !728, templateParams: !21, identifier: "5a52dede33211df2132c21742bb33b27")
!723 = !{!724, !725, !726, !727}
!724 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !722, file: !2, baseType: !6, size: 64, align: 64)
!725 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!726 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!727 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !722, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!728 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !698, size: 64, align: 64, dwarfAddressSpace: 0)
!729 = !DIGlobalVariableExpression(var: !730, expr: !DIExpression())
!730 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !731, isLocal: true, isDefinition: true)
!731 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !732, vtableHolder: !737, templateParams: !21, identifier: "534f424cdfed66ef2f22808132f76528")
!732 = !{!733, !734, !735, !736}
!733 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !731, file: !2, baseType: !6, size: 64, align: 64)
!734 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!735 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!736 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !731, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !682, size: 64, align: 64, dwarfAddressSpace: 0)
!738 = !DIGlobalVariableExpression(var: !739, expr: !DIExpression())
!739 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !740, isLocal: true, isDefinition: true)
!740 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !741, vtableHolder: !746, templateParams: !21, identifier: "f60507dfc23a2a1423b6a3635f312fa")
!741 = !{!742, !743, !744, !745}
!742 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !740, file: !2, baseType: !6, size: 64, align: 64)
!743 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!744 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!745 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !740, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!746 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !664, size: 64, align: 64, dwarfAddressSpace: 0)
!747 = !DIGlobalVariableExpression(var: !748, expr: !DIExpression())
!748 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !749, isLocal: true, isDefinition: true)
!749 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !750, vtableHolder: !43, templateParams: !21, identifier: "9a50413855c1bf1dc3d017ea33a4cf53")
!750 = !{!751, !752, !753, !754}
!751 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !749, file: !2, baseType: !6, size: 64, align: 64)
!752 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!753 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!754 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !749, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!755 = !DIGlobalVariableExpression(var: !756, expr: !DIExpression())
!756 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !757, isLocal: true, isDefinition: true)
!757 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !758, vtableHolder: !763, templateParams: !21, identifier: "2936b91e088d2692daba1e878d8b4d85")
!758 = !{!759, !760, !761, !762}
!759 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !757, file: !2, baseType: !6, size: 64, align: 64)
!760 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!761 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!762 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !757, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!763 = !DICompositeType(tag: DW_TAG_array_type, baseType: !60, size: 192, align: 64, elements: !240)
!764 = !DIGlobalVariableExpression(var: !765, expr: !DIExpression())
!765 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !766, isLocal: true, isDefinition: true)
!766 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !767, vtableHolder: !772, templateParams: !21, identifier: "5d63bbdd353dd0626140f00d9d405296")
!767 = !{!768, !769, !770, !771}
!768 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !766, file: !2, baseType: !6, size: 64, align: 64)
!769 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!770 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!771 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !766, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!772 = !DICompositeType(tag: DW_TAG_array_type, baseType: !60, size: 448, align: 64, elements: !773)
!773 = !{!774}
!774 = !DISubrange(count: 7, lowerBound: 0)
!775 = !{i32 8, !"PIC Level", i32 2}
!776 = !{i32 2, !"Dwarf Version", i32 4}
!777 = !{i32 2, !"Debug Info Version", i32 3}
!778 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !779, producer: "clang LLVM (rustc version 1.71.0-nightly (d0f204e4d 2023-04-16))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !780, globals: !853, splitDebugInlining: false)
!779 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.90a7ece1-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!780 = !{!147, !259, !319, !781, !789, !795, !799, !805, !809, !814, !820, !845, !849}
!781 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !784)
!782 = !DINamespace(name: "debug", scope: !783)
!783 = !DINamespace(name: "registers", scope: !17)
!784 = !{!785, !786, !787, !788}
!785 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!786 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!787 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!788 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!789 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !790)
!790 = !{!791, !792, !793, !794}
!791 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!792 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!793 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!794 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798}
!797 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!799 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !800)
!800 = !{!801, !802, !803, !804}
!801 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!802 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!803 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!804 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !326, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !806)
!806 = !{!807, !808}
!807 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!808 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!809 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !810, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!810 = !DINamespace(name: "recursive_page_table", scope: !326)
!811 = !{!812, !813}
!812 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!813 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!814 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !815)
!815 = !{!816, !817, !818, !819}
!816 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!817 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!818 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!819 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!820 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !32, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !821)
!821 = !{!822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844}
!822 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!823 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!824 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!825 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!826 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!827 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!828 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!829 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!830 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!831 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!832 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!833 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!834 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!835 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!836 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!837 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!838 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!839 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!840 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!841 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!842 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!843 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!844 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!849 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !850)
!850 = !{!851, !852}
!851 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!852 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!853 = !{!0, !22, !70, !79, !88, !99, !243, !251, !265, !273, !281, !289, !302, !311, !324, !347, !358, !369, !378, !392, !401, !410, !421, !430, !438, !464, !489, !517, !542, !551, !563, !581, !597, !606, !619, !627, !639, !648, !711, !720, !729, !738, !747, !755, !764}
!854 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2669e933f5b63aaeE", scope: !856, file: !855, line: 2000, type: !857, scopeLine: 2000, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !929, retainedNodes: !925)
!855 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "412c1de3c960203252045b1306698fcf")
!856 = !DINamespace(name: "{impl#27}", scope: !193)
!857 = !DISubroutineType(types: !858)
!858 = !{!859, !899, !917}
!859 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !860, templateParams: !21, identifier: "d045e0360f2e15d712faaab76f8e3b52")
!860 = !{!861}
!861 = !DICompositeType(tag: DW_TAG_variant_part, scope: !859, file: !2, size: 192, align: 64, elements: !862, templateParams: !21, identifier: "2d793f13b874b9c679e208595e2f7c10", discriminator: !898)
!862 = !{!863, !894}
!863 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !861, file: !2, baseType: !864, size: 192, align: 64, extraData: i64 0)
!864 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !859, file: !2, size: 192, align: 64, elements: !865, templateParams: !878, identifier: "b72e82ab84b9bc0f978238584823f5e8")
!865 = !{!866}
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !864, file: !2, baseType: !867, size: 128, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !868, templateParams: !21, identifier: "87f1e861f4e3b06af870aa26ff107c6e")
!868 = !{!869, !870}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !682, size: 64, align: 64)
!870 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !867, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!871 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !326, file: !2, size: 64, align: 64, elements: !872, templateParams: !692, identifier: "ef3298ff88c31c1976c86257709c407")
!872 = !{!873}
!873 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !871, file: !2, baseType: !874, size: 64, align: 64)
!874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !673, file: !2, size: 64, align: 64, elements: !875, templateParams: !692, identifier: "717dd2a5096c229d7f4dd85c83f2528d")
!875 = !{!876, !877}
!876 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !874, file: !2, baseType: !60, size: 64, align: 64)
!877 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !874, file: !2, baseType: !686, align: 8, offset: 64)
!878 = !{!879, !880}
!879 = !DITemplateTypeParameter(name: "T", type: !867)
!880 = !DITemplateTypeParameter(name: "E", type: !881)
!881 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !326, file: !2, size: 128, align: 64, elements: !882, templateParams: !21, identifier: "701a0e33ff106ab2e79541f4a20d69aa")
!882 = !{!883}
!883 = !DICompositeType(tag: DW_TAG_variant_part, scope: !881, file: !2, size: 128, align: 64, elements: !884, templateParams: !21, identifier: "35e3652146427984cf60e5a04e0662ef", discriminator: !893)
!884 = !{!885, !887, !889}
!885 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !883, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 0)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !881, file: !2, size: 128, align: 64, elements: !21, identifier: "d1514c5c45a95b049bc37e8ba20ffc3b")
!887 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !883, file: !2, baseType: !888, size: 128, align: 64, extraData: i64 1)
!888 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !881, file: !2, size: 128, align: 64, elements: !21, identifier: "5bb9a30299611743a19ded9d9d693313")
!889 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !883, file: !2, baseType: !890, size: 128, align: 64, extraData: i64 2)
!890 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !881, file: !2, size: 128, align: 64, elements: !891, templateParams: !21, identifier: "2d4f9dc3c44329a0795cb127585a9010")
!891 = !{!892}
!892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !890, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!893 = !DIDerivedType(tag: DW_TAG_member, scope: !881, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!894 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !861, file: !2, baseType: !895, size: 192, align: 64, extraData: i64 1)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !859, file: !2, size: 192, align: 64, elements: !896, templateParams: !878, identifier: "1e37e150dc2eb802b38ef65c728ce3e2")
!896 = !{!897}
!897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !895, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!898 = !DIDerivedType(tag: DW_TAG_member, scope: !859, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !900, templateParams: !21, identifier: "398d2741606800525beaa423eaf0cd")
!900 = !{!901}
!901 = !DICompositeType(tag: DW_TAG_variant_part, scope: !899, file: !2, size: 128, align: 64, elements: !902, templateParams: !21, identifier: "844d2933bd9fbb0334d36181bf16cf28")
!902 = !{!903, !913}
!903 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !901, file: !2, baseType: !904, size: 128, align: 64)
!904 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !899, file: !2, size: 128, align: 64, elements: !905, templateParams: !911, identifier: "8728603b333d99291f3c6fabb56f781b")
!905 = !{!906}
!906 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !904, file: !2, baseType: !907, align: 8)
!907 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !908, file: !2, align: 8, elements: !909, templateParams: !21, identifier: "d87034d51ec5453e67c3a74d50dbe296")
!908 = !DINamespace(name: "convert", scope: !48)
!909 = !{!910}
!910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !907, file: !2, align: 8, elements: !21, identifier: "a097c07fc9688b7da75a6062690e52d5")
!911 = !{!912, !880}
!912 = !DITemplateTypeParameter(name: "T", type: !907)
!913 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !901, file: !2, baseType: !914, size: 128, align: 64)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !899, file: !2, size: 128, align: 64, elements: !915, templateParams: !911, identifier: "5029de722ce9f53559d020b6ff0ef525")
!915 = !{!916}
!916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !914, file: !2, baseType: !881, size: 128, align: 64)
!917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !918, size: 64, align: 64, dwarfAddressSpace: 0)
!918 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !919, file: !2, size: 192, align: 64, elements: !921, templateParams: !21, identifier: "24a132ec608676bf484e0b39817cad59")
!919 = !DINamespace(name: "location", scope: !920)
!920 = !DINamespace(name: "panic", scope: !48)
!921 = !{!922, !923, !924}
!922 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !918, file: !2, baseType: !115, size: 128, align: 64)
!923 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !918, file: !2, baseType: !43, size: 32, align: 32, offset: 128)
!924 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !918, file: !2, baseType: !43, size: 32, align: 32, offset: 160)
!925 = !{!926, !927}
!926 = !DILocalVariable(name: "residual", arg: 1, scope: !854, file: !855, line: 2000, type: !899)
!927 = !DILocalVariable(name: "e", scope: !928, file: !855, line: 2002, type: !881, align: 8)
!928 = distinct !DILexicalBlock(scope: !854, file: !855, line: 2002, column: 13)
!929 = !{!879, !880, !930}
!930 = !DITemplateTypeParameter(name: "F", type: !881)
!931 = !DILocation(line: 2000, column: 22, scope: !854)
!932 = !DILocation(line: 2002, column: 17, scope: !854)
!933 = !{i64 0, i64 3}
!934 = !DILocation(line: 2002, column: 17, scope: !928)
!935 = !DILocalVariable(name: "t", arg: 1, scope: !936, file: !937, line: 737, type: !881)
!936 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h0695a670f482d8e9E", scope: !938, file: !937, line: 737, type: !939, scopeLine: 737, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !942, retainedNodes: !941)
!937 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "6f9a2bb114e3c17a8c818ecd735f695f")
!938 = !DINamespace(name: "{impl#4}", scope: !908)
!939 = !DISubroutineType(types: !940)
!940 = !{!881, !881}
!941 = !{!935}
!942 = !{!943}
!943 = !DITemplateTypeParameter(name: "T", type: !881)
!944 = !DILocation(line: 737, column: 13, scope: !936, inlinedAt: !945)
!945 = distinct !DILocation(line: 2002, column: 27, scope: !928)
!946 = !DILocation(line: 739, column: 6, scope: !936, inlinedAt: !945)
!947 = !DILocation(line: 2002, column: 27, scope: !928)
!948 = !DILocation(line: 2002, column: 23, scope: !928)
!949 = !DILocation(line: 2004, column: 6, scope: !854)
!950 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h369027eede6e3eccE", scope: !856, file: !855, line: 2000, type: !951, scopeLine: 2000, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !983, retainedNodes: !979)
!951 = !DISubroutineType(types: !952)
!952 = !{!953, !899, !917}
!953 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !954, templateParams: !21, identifier: "26215632875dd80f49ff21b28ca2489c")
!954 = !{!955}
!955 = !DICompositeType(tag: DW_TAG_variant_part, scope: !953, file: !2, size: 192, align: 64, elements: !956, templateParams: !21, identifier: "3fa3de7d40eb98354c4ede6bd291567b", discriminator: !978)
!956 = !{!957, !974}
!957 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !955, file: !2, baseType: !958, size: 192, align: 64, extraData: i64 0)
!958 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !953, file: !2, size: 192, align: 64, elements: !959, templateParams: !972, identifier: "1d57aa0fb2628a92172442974686ad98")
!959 = !{!960}
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !958, file: !2, baseType: !961, size: 128, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !962, templateParams: !21, identifier: "57ce5280527530f7f078667fef14a66c")
!962 = !{!963, !964}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !664, size: 64, align: 64)
!964 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !961, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!965 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !326, file: !2, size: 64, align: 64, elements: !966, templateParams: !676, identifier: "7dca356f8b374dad1e3a67e9ea885994")
!966 = !{!967}
!967 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !965, file: !2, baseType: !968, size: 64, align: 64)
!968 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !673, file: !2, size: 64, align: 64, elements: !969, templateParams: !676, identifier: "76266a52d20ab289f425082e01cc3839")
!969 = !{!970, !971}
!970 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !968, file: !2, baseType: !60, size: 64, align: 64)
!971 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !968, file: !2, baseType: !669, align: 8, offset: 64)
!972 = !{!973, !880}
!973 = !DITemplateTypeParameter(name: "T", type: !961)
!974 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !955, file: !2, baseType: !975, size: 192, align: 64, extraData: i64 1)
!975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !953, file: !2, size: 192, align: 64, elements: !976, templateParams: !972, identifier: "b4eced97123b43b4eecc83cbaa83e4a8")
!976 = !{!977}
!977 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !975, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!978 = !DIDerivedType(tag: DW_TAG_member, scope: !953, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!979 = !{!980, !981}
!980 = !DILocalVariable(name: "residual", arg: 1, scope: !950, file: !855, line: 2000, type: !899)
!981 = !DILocalVariable(name: "e", scope: !982, file: !855, line: 2002, type: !881, align: 8)
!982 = distinct !DILexicalBlock(scope: !950, file: !855, line: 2002, column: 13)
!983 = !{!973, !880, !930}
!984 = !DILocation(line: 2000, column: 22, scope: !950)
!985 = !DILocation(line: 2002, column: 17, scope: !950)
!986 = !DILocation(line: 2002, column: 17, scope: !982)
!987 = !DILocation(line: 737, column: 13, scope: !936, inlinedAt: !988)
!988 = distinct !DILocation(line: 2002, column: 27, scope: !982)
!989 = !DILocation(line: 739, column: 6, scope: !936, inlinedAt: !988)
!990 = !DILocation(line: 2002, column: 27, scope: !982)
!991 = !DILocation(line: 2002, column: 23, scope: !982)
!992 = !DILocation(line: 2004, column: 6, scope: !950)
!993 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h65de41dadb43fca0E", scope: !856, file: !855, line: 2000, type: !994, scopeLine: 2000, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1026, retainedNodes: !1022)
!994 = !DISubroutineType(types: !995)
!995 = !{!996, !899, !917}
!996 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !997, templateParams: !21, identifier: "60e817d54cb510c13fd1da23668f0fd7")
!997 = !{!998}
!998 = !DICompositeType(tag: DW_TAG_variant_part, scope: !996, file: !2, size: 192, align: 64, elements: !999, templateParams: !21, identifier: "31a7cae9fb3452049e83489647abbeac", discriminator: !1021)
!999 = !{!1000, !1017}
!1000 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !998, file: !2, baseType: !1001, size: 192, align: 64, extraData: i64 0)
!1001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !996, file: !2, size: 192, align: 64, elements: !1002, templateParams: !1015, identifier: "6b9cf15fafed5e92d45f2eac9c560bb")
!1002 = !{!1003}
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1001, file: !2, baseType: !1004, size: 128, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !1005, templateParams: !21, identifier: "b3a620e36570b5d43aab76cf7800ffc0")
!1005 = !{!1006, !1007}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !698, size: 64, align: 64)
!1007 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1004, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!1008 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !326, file: !2, size: 64, align: 64, elements: !1009, templateParams: !708, identifier: "63715c5a7b329c0949a1b72daa060182")
!1009 = !{!1010}
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1008, file: !2, baseType: !1011, size: 64, align: 64)
!1011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !673, file: !2, size: 64, align: 64, elements: !1012, templateParams: !708, identifier: "de7bc17be7996a57b79bbdf7a311510e")
!1012 = !{!1013, !1014}
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1011, file: !2, baseType: !60, size: 64, align: 64)
!1014 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1011, file: !2, baseType: !702, align: 8, offset: 64)
!1015 = !{!1016, !880}
!1016 = !DITemplateTypeParameter(name: "T", type: !1004)
!1017 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !998, file: !2, baseType: !1018, size: 192, align: 64, extraData: i64 1)
!1018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !996, file: !2, size: 192, align: 64, elements: !1019, templateParams: !1015, identifier: "cba482f05fa34023a4d64ffb32932ec0")
!1019 = !{!1020}
!1020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1018, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!1021 = !DIDerivedType(tag: DW_TAG_member, scope: !996, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!1022 = !{!1023, !1024}
!1023 = !DILocalVariable(name: "residual", arg: 1, scope: !993, file: !855, line: 2000, type: !899)
!1024 = !DILocalVariable(name: "e", scope: !1025, file: !855, line: 2002, type: !881, align: 8)
!1025 = distinct !DILexicalBlock(scope: !993, file: !855, line: 2002, column: 13)
!1026 = !{!1016, !880, !930}
!1027 = !DILocation(line: 2000, column: 22, scope: !993)
!1028 = !DILocation(line: 2002, column: 17, scope: !993)
!1029 = !DILocation(line: 2002, column: 17, scope: !1025)
!1030 = !DILocation(line: 737, column: 13, scope: !936, inlinedAt: !1031)
!1031 = distinct !DILocation(line: 2002, column: 27, scope: !1025)
!1032 = !DILocation(line: 739, column: 6, scope: !936, inlinedAt: !1031)
!1033 = !DILocation(line: 2002, column: 27, scope: !1025)
!1034 = !DILocation(line: 2002, column: 23, scope: !1025)
!1035 = !DILocation(line: 2004, column: 6, scope: !993)
!1036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h185be07f0a2655d5E", scope: !1038, file: !1037, line: 2447, type: !1039, scopeLine: 2447, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1042)
!1037 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "182f86c33f08a6043ea29a144b857881")
!1038 = !DINamespace(name: "{impl#14}", scope: !108)
!1039 = !DISubroutineType(types: !1040)
!1040 = !{!192, !1041, !210}
!1041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!1042 = !{!1043, !1044}
!1043 = !DILocalVariable(name: "self", arg: 1, scope: !1036, file: !1037, line: 2447, type: !1041)
!1044 = !DILocalVariable(name: "f", arg: 2, scope: !1036, file: !1037, line: 2447, type: !210)
!1045 = !DILocation(line: 2447, column: 12, scope: !1036)
!1046 = !DILocation(line: 2447, column: 19, scope: !1036)
!1047 = !DILocation(line: 2448, column: 9, scope: !1036)
!1048 = !DILocation(line: 2449, column: 6, scope: !1036)
!1049 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0ff0097014a66214E", scope: !1050, file: !1037, line: 2418, type: !1051, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1054)
!1050 = !DINamespace(name: "{impl#59}", scope: !108)
!1051 = !DISubroutineType(types: !1052)
!1052 = !{!192, !1053, !210}
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !{!1055, !1056}
!1055 = !DILocalVariable(name: "self", arg: 1, scope: !1049, file: !1037, line: 2418, type: !1053)
!1056 = !DILocalVariable(name: "f", arg: 2, scope: !1049, file: !1037, line: 2418, type: !210)
!1057 = !{!1058}
!1058 = !DITemplateTypeParameter(name: "T", type: !13)
!1059 = !DILocation(line: 2418, column: 20, scope: !1049)
!1060 = !DILocation(line: 2418, column: 27, scope: !1049)
!1061 = !DILocation(line: 2418, column: 71, scope: !1049)
!1062 = !{i64 8}
!1063 = !DILocation(line: 2418, column: 62, scope: !1049)
!1064 = !DILocation(line: 2418, column: 84, scope: !1049)
!1065 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f9b0f3960b2ad93E", scope: !1050, file: !1037, line: 2418, type: !1066, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1069)
!1066 = !DISubroutineType(types: !1067)
!1067 = !{!192, !1068, !210}
!1068 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!1069 = !{!1070, !1071}
!1070 = !DILocalVariable(name: "self", arg: 1, scope: !1065, file: !1037, line: 2418, type: !1068)
!1071 = !DILocalVariable(name: "f", arg: 2, scope: !1065, file: !1037, line: 2418, type: !210)
!1072 = !{!1073}
!1073 = !DITemplateTypeParameter(name: "T", type: !636)
!1074 = !DILocation(line: 2418, column: 20, scope: !1065)
!1075 = !DILocation(line: 2418, column: 27, scope: !1065)
!1076 = !DILocation(line: 2418, column: 71, scope: !1065)
!1077 = !{i64 2}
!1078 = !DILocation(line: 2418, column: 62, scope: !1065)
!1079 = !DILocation(line: 2418, column: 84, scope: !1065)
!1080 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h25abb259db5cab74E", scope: !1050, file: !1037, line: 2418, type: !1081, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1087, retainedNodes: !1084)
!1081 = !DISubroutineType(types: !1082)
!1082 = !{!192, !1083, !210}
!1083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!1084 = !{!1085, !1086}
!1085 = !DILocalVariable(name: "self", arg: 1, scope: !1080, file: !1037, line: 2418, type: !1083)
!1086 = !DILocalVariable(name: "f", arg: 2, scope: !1080, file: !1037, line: 2418, type: !210)
!1087 = !{!1088}
!1088 = !DITemplateTypeParameter(name: "T", type: !355)
!1089 = !DILocation(line: 2418, column: 20, scope: !1080)
!1090 = !DILocation(line: 2418, column: 27, scope: !1080)
!1091 = !DILocation(line: 2418, column: 71, scope: !1080)
!1092 = !DILocation(line: 2418, column: 62, scope: !1080)
!1093 = !DILocation(line: 2418, column: 84, scope: !1080)
!1094 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2681ee49228f4472E", scope: !1050, file: !1037, line: 2418, type: !1095, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1101, retainedNodes: !1098)
!1095 = !DISubroutineType(types: !1096)
!1096 = !{!192, !1097, !210}
!1097 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!1098 = !{!1099, !1100}
!1099 = !DILocalVariable(name: "self", arg: 1, scope: !1094, file: !1037, line: 2418, type: !1097)
!1100 = !DILocalVariable(name: "f", arg: 2, scope: !1094, file: !1037, line: 2418, type: !210)
!1101 = !{!1102}
!1102 = !DITemplateTypeParameter(name: "T", type: !590)
!1103 = !DILocation(line: 2418, column: 20, scope: !1094)
!1104 = !DILocation(line: 2418, column: 27, scope: !1094)
!1105 = !DILocation(line: 2418, column: 71, scope: !1094)
!1106 = !DILocation(line: 2418, column: 62, scope: !1094)
!1107 = !DILocation(line: 2418, column: 84, scope: !1094)
!1108 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h487f558405152e88E", scope: !1050, file: !1037, line: 2418, type: !1109, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1115, retainedNodes: !1112)
!1109 = !DISubroutineType(types: !1110)
!1110 = !{!192, !1111, !210}
!1111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1112 = !{!1113, !1114}
!1113 = !DILocalVariable(name: "self", arg: 1, scope: !1108, file: !1037, line: 2418, type: !1111)
!1114 = !DILocalVariable(name: "f", arg: 2, scope: !1108, file: !1037, line: 2418, type: !210)
!1115 = !{!1116}
!1116 = !DITemplateTypeParameter(name: "T", type: !698)
!1117 = !DILocation(line: 2418, column: 20, scope: !1108)
!1118 = !DILocation(line: 2418, column: 27, scope: !1108)
!1119 = !DILocation(line: 2418, column: 71, scope: !1108)
!1120 = !DILocation(line: 2418, column: 62, scope: !1108)
!1121 = !DILocation(line: 2418, column: 84, scope: !1108)
!1122 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4af3464072c01961E", scope: !1050, file: !1037, line: 2418, type: !1123, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1129, retainedNodes: !1126)
!1123 = !DISubroutineType(types: !1124)
!1124 = !{!192, !1125, !210}
!1125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!1126 = !{!1127, !1128}
!1127 = !DILocalVariable(name: "self", arg: 1, scope: !1122, file: !1037, line: 2418, type: !1125)
!1128 = !DILocalVariable(name: "f", arg: 2, scope: !1122, file: !1037, line: 2418, type: !210)
!1129 = !{!1130}
!1130 = !DITemplateTypeParameter(name: "T", type: !366)
!1131 = !DILocation(line: 2418, column: 20, scope: !1122)
!1132 = !DILocation(line: 2418, column: 27, scope: !1122)
!1133 = !DILocation(line: 2418, column: 71, scope: !1122)
!1134 = !DILocation(line: 2418, column: 62, scope: !1122)
!1135 = !DILocation(line: 2418, column: 84, scope: !1122)
!1136 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d58026f5418e77eE", scope: !1050, file: !1037, line: 2418, type: !1137, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !1145)
!1137 = !DISubroutineType(types: !1138)
!1138 = !{!192, !1139, !210}
!1139 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1140, size: 64, align: 64, dwarfAddressSpace: 0)
!1140 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1141, templateParams: !21, identifier: "1096e5a370d6d787b72660134a43b360")
!1141 = !{!1142, !1144}
!1142 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1140, file: !2, baseType: !1143, size: 64, align: 64)
!1143 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!1144 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1140, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1145 = !{!1146, !1147}
!1146 = !DILocalVariable(name: "self", arg: 1, scope: !1136, file: !1037, line: 2418, type: !1139)
!1147 = !DILocalVariable(name: "f", arg: 2, scope: !1136, file: !1037, line: 2418, type: !210)
!1148 = !{!1149}
!1149 = !DITemplateTypeParameter(name: "T", type: !31)
!1150 = !DILocation(line: 2418, column: 20, scope: !1136)
!1151 = !DILocation(line: 2418, column: 27, scope: !1136)
!1152 = !DILocation(line: 2418, column: 71, scope: !1136)
!1153 = !{i64 4}
!1154 = !DILocation(line: 2418, column: 62, scope: !1136)
!1155 = !DILocation(line: 2418, column: 84, scope: !1136)
!1156 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ac42950dc4d04dE", scope: !1050, file: !1037, line: 2418, type: !1157, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1165)
!1157 = !DISubroutineType(types: !1158)
!1158 = !{!192, !1159, !210}
!1159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1160, size: 64, align: 64, dwarfAddressSpace: 0)
!1160 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1161, templateParams: !21, identifier: "c8f9caecf123d138c19f48176df43f47")
!1161 = !{!1162, !1164}
!1162 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1160, file: !2, baseType: !1163, size: 64, align: 64)
!1163 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!1164 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1165 = !{!1166, !1167}
!1166 = !DILocalVariable(name: "self", arg: 1, scope: !1156, file: !1037, line: 2418, type: !1159)
!1167 = !DILocalVariable(name: "f", arg: 2, scope: !1156, file: !1037, line: 2418, type: !210)
!1168 = !{!1169}
!1169 = !DITemplateTypeParameter(name: "T", type: !60)
!1170 = !DILocation(line: 2418, column: 20, scope: !1156)
!1171 = !DILocation(line: 2418, column: 27, scope: !1156)
!1172 = !DILocation(line: 2418, column: 71, scope: !1156)
!1173 = !DILocation(line: 2418, column: 62, scope: !1156)
!1174 = !DILocation(line: 2418, column: 84, scope: !1156)
!1175 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h907cbec64539b7b6E", scope: !1050, file: !1037, line: 2418, type: !1176, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1182, retainedNodes: !1179)
!1176 = !DISubroutineType(types: !1177)
!1177 = !{!192, !1178, !210}
!1178 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1179 = !{!1180, !1181}
!1180 = !DILocalVariable(name: "self", arg: 1, scope: !1175, file: !1037, line: 2418, type: !1178)
!1181 = !DILocalVariable(name: "f", arg: 2, scope: !1175, file: !1037, line: 2418, type: !210)
!1182 = !{!1183}
!1183 = !DITemplateTypeParameter(name: "T", type: !615)
!1184 = !DILocation(line: 2418, column: 20, scope: !1175)
!1185 = !DILocation(line: 2418, column: 27, scope: !1175)
!1186 = !DILocation(line: 2418, column: 71, scope: !1175)
!1187 = !DILocation(line: 2418, column: 62, scope: !1175)
!1188 = !DILocation(line: 2418, column: 84, scope: !1175)
!1189 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h96bd30ce290d3111E", scope: !1050, file: !1037, line: 2418, type: !1190, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1196, retainedNodes: !1193)
!1190 = !DISubroutineType(types: !1191)
!1191 = !{!192, !1192, !210}
!1192 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!1193 = !{!1194, !1195}
!1194 = !DILocalVariable(name: "self", arg: 1, scope: !1189, file: !1037, line: 2418, type: !1192)
!1195 = !DILocalVariable(name: "f", arg: 2, scope: !1189, file: !1037, line: 2418, type: !210)
!1196 = !{!1197}
!1197 = !DITemplateTypeParameter(name: "T", type: !664)
!1198 = !DILocation(line: 2418, column: 20, scope: !1189)
!1199 = !DILocation(line: 2418, column: 27, scope: !1189)
!1200 = !DILocation(line: 2418, column: 71, scope: !1189)
!1201 = !DILocation(line: 2418, column: 62, scope: !1189)
!1202 = !DILocation(line: 2418, column: 84, scope: !1189)
!1203 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha36c4e834b5f12ccE", scope: !1050, file: !1037, line: 2418, type: !1204, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1210, retainedNodes: !1207)
!1204 = !DISubroutineType(types: !1205)
!1205 = !{!192, !1206, !210}
!1206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!1207 = !{!1208, !1209}
!1208 = !DILocalVariable(name: "self", arg: 1, scope: !1203, file: !1037, line: 2418, type: !1206)
!1209 = !DILocalVariable(name: "f", arg: 2, scope: !1203, file: !1037, line: 2418, type: !210)
!1210 = !{!1211}
!1211 = !DITemplateTypeParameter(name: "T", type: !387)
!1212 = !DILocation(line: 2418, column: 20, scope: !1203)
!1213 = !DILocation(line: 2418, column: 27, scope: !1203)
!1214 = !DILocation(line: 2418, column: 71, scope: !1203)
!1215 = !DILocation(line: 2418, column: 62, scope: !1203)
!1216 = !DILocation(line: 2418, column: 84, scope: !1203)
!1217 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd4f221890bc3903E", scope: !1050, file: !1037, line: 2418, type: !1218, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !1226)
!1218 = !DISubroutineType(types: !1219)
!1219 = !{!192, !1220, !210}
!1220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1221, size: 64, align: 64, dwarfAddressSpace: 0)
!1221 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1222, templateParams: !21, identifier: "803397eb995586ff4ed3b1ff505b0687")
!1222 = !{!1223, !1225}
!1223 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1221, file: !2, baseType: !1224, size: 64, align: 64)
!1224 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1225 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1221, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1226 = !{!1227, !1228}
!1227 = !DILocalVariable(name: "self", arg: 1, scope: !1217, file: !1037, line: 2418, type: !1220)
!1228 = !DILocalVariable(name: "f", arg: 2, scope: !1217, file: !1037, line: 2418, type: !210)
!1229 = !{!1230}
!1230 = !DITemplateTypeParameter(name: "T", type: !20)
!1231 = !DILocation(line: 2418, column: 20, scope: !1217)
!1232 = !DILocation(line: 2418, column: 27, scope: !1217)
!1233 = !DILocation(line: 2418, column: 71, scope: !1217)
!1234 = !DILocation(line: 2418, column: 62, scope: !1217)
!1235 = !DILocation(line: 2418, column: 84, scope: !1217)
!1236 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc6beebd24b5c725bE", scope: !1050, file: !1037, line: 2418, type: !1237, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1243, retainedNodes: !1240)
!1237 = !DISubroutineType(types: !1238)
!1238 = !{!192, !1239, !210}
!1239 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!1240 = !{!1241, !1242}
!1241 = !DILocalVariable(name: "self", arg: 1, scope: !1236, file: !1037, line: 2418, type: !1239)
!1242 = !DILocalVariable(name: "f", arg: 2, scope: !1236, file: !1037, line: 2418, type: !210)
!1243 = !{!1244}
!1244 = !DITemplateTypeParameter(name: "T", type: !560)
!1245 = !DILocation(line: 2418, column: 20, scope: !1236)
!1246 = !DILocation(line: 2418, column: 27, scope: !1236)
!1247 = !DILocation(line: 2418, column: 71, scope: !1236)
!1248 = !DILocation(line: 2418, column: 62, scope: !1236)
!1249 = !DILocation(line: 2418, column: 84, scope: !1236)
!1250 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce7bb308fbee2797E", scope: !1050, file: !1037, line: 2418, type: !1251, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1257, retainedNodes: !1254)
!1251 = !DISubroutineType(types: !1252)
!1252 = !{!192, !1253, !210}
!1253 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1254 = !{!1255, !1256}
!1255 = !DILocalVariable(name: "self", arg: 1, scope: !1250, file: !1037, line: 2418, type: !1253)
!1256 = !DILocalVariable(name: "f", arg: 2, scope: !1250, file: !1037, line: 2418, type: !210)
!1257 = !{!1258}
!1258 = !DITemplateTypeParameter(name: "T", type: !682)
!1259 = !DILocation(line: 2418, column: 20, scope: !1250)
!1260 = !DILocation(line: 2418, column: 27, scope: !1250)
!1261 = !DILocation(line: 2418, column: 71, scope: !1250)
!1262 = !DILocation(line: 2418, column: 62, scope: !1250)
!1263 = !DILocation(line: 2418, column: 84, scope: !1250)
!1264 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfe653e325e0193fE", scope: !1050, file: !1037, line: 2418, type: !1265, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !1268)
!1265 = !DISubroutineType(types: !1266)
!1266 = !{!192, !1267, !210}
!1267 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !30, size: 64, align: 64, dwarfAddressSpace: 0)
!1268 = !{!1269, !1270}
!1269 = !DILocalVariable(name: "self", arg: 1, scope: !1264, file: !1037, line: 2418, type: !1267)
!1270 = !DILocalVariable(name: "f", arg: 2, scope: !1264, file: !1037, line: 2418, type: !210)
!1271 = !DILocation(line: 2418, column: 20, scope: !1264)
!1272 = !DILocation(line: 2418, column: 27, scope: !1264)
!1273 = !DILocation(line: 2418, column: 71, scope: !1264)
!1274 = !DILocation(line: 2418, column: 62, scope: !1264)
!1275 = !DILocation(line: 2418, column: 84, scope: !1264)
!1276 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hea1c0c275c36f190E", scope: !1050, file: !1037, line: 2418, type: !1277, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1280)
!1277 = !DISubroutineType(types: !1278)
!1278 = !{!192, !1279, !210}
!1279 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !87, size: 64, align: 64, dwarfAddressSpace: 0)
!1280 = !{!1281, !1282}
!1281 = !DILocalVariable(name: "self", arg: 1, scope: !1276, file: !1037, line: 2418, type: !1279)
!1282 = !DILocalVariable(name: "f", arg: 2, scope: !1276, file: !1037, line: 2418, type: !210)
!1283 = !DILocation(line: 2418, column: 20, scope: !1276)
!1284 = !DILocation(line: 2418, column: 27, scope: !1276)
!1285 = !DILocation(line: 2418, column: 71, scope: !1276)
!1286 = !DILocation(line: 2418, column: 62, scope: !1276)
!1287 = !DILocation(line: 2418, column: 84, scope: !1276)
!1288 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17heee0829c4b6edcd6E", scope: !1050, file: !1037, line: 2418, type: !1289, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1292)
!1289 = !DISubroutineType(types: !1290)
!1290 = !{!192, !1291, !210}
!1291 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!1292 = !{!1293, !1294}
!1293 = !DILocalVariable(name: "self", arg: 1, scope: !1288, file: !1037, line: 2418, type: !1291)
!1294 = !DILocalVariable(name: "f", arg: 2, scope: !1288, file: !1037, line: 2418, type: !210)
!1295 = !{!1296}
!1296 = !DITemplateTypeParameter(name: "T", type: !575)
!1297 = !DILocation(line: 2418, column: 20, scope: !1288)
!1298 = !DILocation(line: 2418, column: 27, scope: !1288)
!1299 = !DILocation(line: 2418, column: 71, scope: !1288)
!1300 = !DILocation(line: 2418, column: 62, scope: !1288)
!1301 = !DILocation(line: 2418, column: 84, scope: !1288)
!1302 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h50207a9c1d566fe5E", scope: !1304, file: !1303, line: 224, type: !1306, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1316)
!1303 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f61be3e42d6221d30b5488a425dbc01")
!1304 = !DINamespace(name: "{impl#2}", scope: !1305)
!1305 = !DINamespace(name: "bit_field", scope: null)
!1306 = !DISubroutineType(types: !1307)
!1307 = !{!35, !400, !1308, !917}
!1308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !1311, templateParams: !1314, identifier: "affb821d2ef067ad9b92b5e9467b6ff1")
!1309 = !DINamespace(name: "range", scope: !1310)
!1310 = !DINamespace(name: "ops", scope: !48)
!1311 = !{!1312, !1313}
!1312 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1308, file: !2, baseType: !9, size: 64, align: 64)
!1313 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1308, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1314 = !{!1315}
!1315 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1316 = !{!1317, !1318, !1319, !1321}
!1317 = !DILocalVariable(name: "self", arg: 1, scope: !1302, file: !1303, line: 224, type: !400)
!1318 = !DILocalVariable(name: "range", arg: 2, scope: !1302, file: !1303, line: 224, type: !1308)
!1319 = !DILocalVariable(name: "range", scope: !1320, file: !1303, line: 225, type: !1308, align: 8)
!1320 = distinct !DILexicalBlock(scope: !1302, file: !1303, line: 225, column: 17)
!1321 = !DILocalVariable(name: "bits", scope: !1322, file: !1303, line: 232, type: !35, align: 2)
!1322 = distinct !DILexicalBlock(scope: !1320, file: !1303, line: 232, column: 17)
!1323 = !{!1324}
!1324 = !DITemplateTypeParameter(name: "T", type: !1308)
!1325 = !DILocation(line: 224, column: 48, scope: !1302)
!1326 = !DILocation(line: 224, column: 55, scope: !1302)
!1327 = !DILocation(line: 225, column: 29, scope: !1302)
!1328 = !DILocation(line: 225, column: 21, scope: !1320)
!1329 = !DILocation(line: 227, column: 25, scope: !1320)
!1330 = !DILocation(line: 227, column: 17, scope: !1320)
!1331 = !DILocation(line: 228, column: 25, scope: !1320)
!1332 = !DILocation(line: 228, column: 17, scope: !1320)
!1333 = !DILocation(line: 229, column: 25, scope: !1320)
!1334 = !DILocation(line: 229, column: 17, scope: !1320)
!1335 = !DILocation(line: 232, column: 28, scope: !1320)
!1336 = !DILocation(line: 232, column: 37, scope: !1320)
!1337 = !DILocation(line: 232, column: 71, scope: !1320)
!1338 = !DILocation(line: 232, column: 21, scope: !1322)
!1339 = !DILocation(line: 235, column: 17, scope: !1322)
!1340 = !DILocation(line: 236, column: 14, scope: !1302)
!1341 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf2a3d30f10db61ccE", scope: !1342, file: !1303, line: 216, type: !1343, scopeLine: 216, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1345)
!1342 = !DINamespace(name: "{impl#4}", scope: !1305)
!1343 = !DISubroutineType(types: !1344)
!1344 = !{!310, !78, !9, !917}
!1345 = !{!1346, !1347}
!1346 = !DILocalVariable(name: "self", arg: 1, scope: !1341, file: !1303, line: 216, type: !78)
!1347 = !DILocalVariable(name: "bit", arg: 2, scope: !1341, file: !1303, line: 216, type: !9)
!1348 = !DILocation(line: 216, column: 24, scope: !1341)
!1349 = !DILocation(line: 216, column: 31, scope: !1341)
!1350 = !DILocation(line: 217, column: 25, scope: !1341)
!1351 = !DILocation(line: 217, column: 17, scope: !1341)
!1352 = !DILocation(line: 219, column: 18, scope: !1341)
!1353 = !DILocation(line: 219, column: 26, scope: !1341)
!1354 = !DILocation(line: 219, column: 17, scope: !1341)
!1355 = !DILocation(line: 220, column: 14, scope: !1341)
!1356 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h26cbd710fc59e51aE", scope: !1342, file: !1303, line: 224, type: !1357, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1359)
!1357 = !DISubroutineType(types: !1358)
!1358 = !{!20, !78, !1308, !917}
!1359 = !{!1360, !1361, !1362, !1364}
!1360 = !DILocalVariable(name: "self", arg: 1, scope: !1356, file: !1303, line: 224, type: !78)
!1361 = !DILocalVariable(name: "range", arg: 2, scope: !1356, file: !1303, line: 224, type: !1308)
!1362 = !DILocalVariable(name: "range", scope: !1363, file: !1303, line: 225, type: !1308, align: 8)
!1363 = distinct !DILexicalBlock(scope: !1356, file: !1303, line: 225, column: 17)
!1364 = !DILocalVariable(name: "bits", scope: !1365, file: !1303, line: 232, type: !20, align: 8)
!1365 = distinct !DILexicalBlock(scope: !1363, file: !1303, line: 232, column: 17)
!1366 = !DILocation(line: 224, column: 48, scope: !1356)
!1367 = !DILocation(line: 224, column: 55, scope: !1356)
!1368 = !DILocation(line: 225, column: 29, scope: !1356)
!1369 = !DILocation(line: 225, column: 21, scope: !1363)
!1370 = !DILocation(line: 227, column: 25, scope: !1363)
!1371 = !DILocation(line: 227, column: 17, scope: !1363)
!1372 = !DILocation(line: 228, column: 25, scope: !1363)
!1373 = !DILocation(line: 228, column: 17, scope: !1363)
!1374 = !DILocation(line: 229, column: 25, scope: !1363)
!1375 = !DILocation(line: 229, column: 17, scope: !1363)
!1376 = !DILocation(line: 232, column: 28, scope: !1363)
!1377 = !DILocation(line: 232, column: 37, scope: !1363)
!1378 = !DILocation(line: 232, column: 71, scope: !1363)
!1379 = !DILocation(line: 232, column: 21, scope: !1365)
!1380 = !DILocation(line: 235, column: 17, scope: !1365)
!1381 = !DILocation(line: 236, column: 14, scope: !1356)
!1382 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hf4ea856d0fb22479E", scope: !1342, file: !1303, line: 224, type: !1383, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1388)
!1383 = !DISubroutineType(types: !1384)
!1384 = !{!20, !78, !1385, !917}
!1385 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1309, file: !2, size: 64, align: 64, elements: !1386, templateParams: !1314, identifier: "f57de976b31ca4cfbd343fdb3a994ff4")
!1386 = !{!1387}
!1387 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1385, file: !2, baseType: !9, size: 64, align: 64)
!1388 = !{!1389, !1390, !1391, !1393}
!1389 = !DILocalVariable(name: "self", arg: 1, scope: !1382, file: !1303, line: 224, type: !78)
!1390 = !DILocalVariable(name: "range", arg: 2, scope: !1382, file: !1303, line: 224, type: !1385)
!1391 = !DILocalVariable(name: "range", scope: !1392, file: !1303, line: 225, type: !1308, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1382, file: !1303, line: 225, column: 17)
!1393 = !DILocalVariable(name: "bits", scope: !1394, file: !1303, line: 232, type: !20, align: 8)
!1394 = distinct !DILexicalBlock(scope: !1392, file: !1303, line: 232, column: 17)
!1395 = !{!1396}
!1396 = !DITemplateTypeParameter(name: "T", type: !1385)
!1397 = !DILocation(line: 224, column: 48, scope: !1382)
!1398 = !DILocation(line: 224, column: 55, scope: !1382)
!1399 = !DILocation(line: 225, column: 29, scope: !1382)
!1400 = !DILocation(line: 225, column: 21, scope: !1392)
!1401 = !DILocation(line: 227, column: 25, scope: !1392)
!1402 = !DILocation(line: 227, column: 17, scope: !1392)
!1403 = !DILocation(line: 228, column: 25, scope: !1392)
!1404 = !DILocation(line: 228, column: 17, scope: !1392)
!1405 = !DILocation(line: 229, column: 25, scope: !1392)
!1406 = !DILocation(line: 229, column: 17, scope: !1392)
!1407 = !DILocation(line: 232, column: 28, scope: !1392)
!1408 = !DILocation(line: 232, column: 37, scope: !1392)
!1409 = !DILocation(line: 232, column: 71, scope: !1392)
!1410 = !DILocation(line: 232, column: 21, scope: !1394)
!1411 = !DILocation(line: 235, column: 17, scope: !1394)
!1412 = !DILocation(line: 236, column: 14, scope: !1382)
!1413 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3283ce4707ab0e0E", scope: !1342, file: !1303, line: 254, type: !1414, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1417)
!1414 = !DISubroutineType(types: !1415)
!1415 = !{!1416, !1416, !1385, !20, !917}
!1416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1417 = !{!1418, !1419, !1420, !1421, !1423}
!1418 = !DILocalVariable(name: "self", arg: 1, scope: !1413, file: !1303, line: 254, type: !1416)
!1419 = !DILocalVariable(name: "range", arg: 2, scope: !1413, file: !1303, line: 254, type: !1385)
!1420 = !DILocalVariable(name: "value", arg: 3, scope: !1413, file: !1303, line: 254, type: !20)
!1421 = !DILocalVariable(name: "range", scope: !1422, file: !1303, line: 255, type: !1308, align: 8)
!1422 = distinct !DILexicalBlock(scope: !1413, file: !1303, line: 255, column: 17)
!1423 = !DILocalVariable(name: "bitmask", scope: !1424, file: !1303, line: 264, type: !20, align: 8)
!1424 = distinct !DILexicalBlock(scope: !1422, file: !1303, line: 264, column: 17)
!1425 = !DILocation(line: 254, column: 48, scope: !1413)
!1426 = !DILocation(line: 254, column: 59, scope: !1413)
!1427 = !DILocation(line: 254, column: 69, scope: !1413)
!1428 = !DILocation(line: 255, column: 29, scope: !1413)
!1429 = !DILocation(line: 255, column: 21, scope: !1422)
!1430 = !DILocation(line: 257, column: 25, scope: !1422)
!1431 = !DILocation(line: 257, column: 17, scope: !1422)
!1432 = !DILocation(line: 258, column: 25, scope: !1422)
!1433 = !DILocation(line: 258, column: 17, scope: !1422)
!1434 = !DILocation(line: 259, column: 25, scope: !1422)
!1435 = !DILocation(line: 259, column: 17, scope: !1422)
!1436 = !DILocation(line: 260, column: 54, scope: !1422)
!1437 = !DILocation(line: 260, column: 34, scope: !1422)
!1438 = !DILocation(line: 260, column: 25, scope: !1422)
!1439 = !DILocation(line: 261, column: 45, scope: !1422)
!1440 = !DILocation(line: 261, column: 25, scope: !1422)
!1441 = !DILocation(line: 260, column: 17, scope: !1422)
!1442 = !DILocation(line: 264, column: 45, scope: !1422)
!1443 = !DILocation(line: 264, column: 39, scope: !1422)
!1444 = !DILocation(line: 265, column: 37, scope: !1422)
!1445 = !DILocation(line: 264, column: 38, scope: !1422)
!1446 = !DILocation(line: 264, column: 37, scope: !1422)
!1447 = !DILocation(line: 264, column: 21, scope: !1424)
!1448 = !DILocation(line: 269, column: 26, scope: !1424)
!1449 = !DILocation(line: 269, column: 25, scope: !1424)
!1450 = !DILocation(line: 269, column: 45, scope: !1424)
!1451 = !DILocation(line: 269, column: 17, scope: !1424)
!1452 = !DILocation(line: 272, column: 14, scope: !1413)
!1453 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he44bad63c05664e5E", scope: !1342, file: !1303, line: 254, type: !1454, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1456)
!1454 = !DISubroutineType(types: !1455)
!1455 = !{!1416, !1416, !1308, !20, !917}
!1456 = !{!1457, !1458, !1459, !1460, !1462}
!1457 = !DILocalVariable(name: "self", arg: 1, scope: !1453, file: !1303, line: 254, type: !1416)
!1458 = !DILocalVariable(name: "range", arg: 2, scope: !1453, file: !1303, line: 254, type: !1308)
!1459 = !DILocalVariable(name: "value", arg: 3, scope: !1453, file: !1303, line: 254, type: !20)
!1460 = !DILocalVariable(name: "range", scope: !1461, file: !1303, line: 255, type: !1308, align: 8)
!1461 = distinct !DILexicalBlock(scope: !1453, file: !1303, line: 255, column: 17)
!1462 = !DILocalVariable(name: "bitmask", scope: !1463, file: !1303, line: 264, type: !20, align: 8)
!1463 = distinct !DILexicalBlock(scope: !1461, file: !1303, line: 264, column: 17)
!1464 = !DILocation(line: 254, column: 48, scope: !1453)
!1465 = !DILocation(line: 254, column: 59, scope: !1453)
!1466 = !DILocation(line: 254, column: 69, scope: !1453)
!1467 = !DILocation(line: 255, column: 29, scope: !1453)
!1468 = !DILocation(line: 255, column: 21, scope: !1461)
!1469 = !DILocation(line: 257, column: 25, scope: !1461)
!1470 = !DILocation(line: 257, column: 17, scope: !1461)
!1471 = !DILocation(line: 258, column: 25, scope: !1461)
!1472 = !DILocation(line: 258, column: 17, scope: !1461)
!1473 = !DILocation(line: 259, column: 25, scope: !1461)
!1474 = !DILocation(line: 259, column: 17, scope: !1461)
!1475 = !DILocation(line: 260, column: 54, scope: !1461)
!1476 = !DILocation(line: 260, column: 34, scope: !1461)
!1477 = !DILocation(line: 260, column: 25, scope: !1461)
!1478 = !DILocation(line: 261, column: 45, scope: !1461)
!1479 = !DILocation(line: 261, column: 25, scope: !1461)
!1480 = !DILocation(line: 260, column: 17, scope: !1461)
!1481 = !DILocation(line: 264, column: 45, scope: !1461)
!1482 = !DILocation(line: 264, column: 39, scope: !1461)
!1483 = !DILocation(line: 265, column: 37, scope: !1461)
!1484 = !DILocation(line: 264, column: 38, scope: !1461)
!1485 = !DILocation(line: 264, column: 37, scope: !1461)
!1486 = !DILocation(line: 264, column: 21, scope: !1463)
!1487 = !DILocation(line: 269, column: 26, scope: !1463)
!1488 = !DILocation(line: 269, column: 25, scope: !1463)
!1489 = !DILocation(line: 269, column: 45, scope: !1463)
!1490 = !DILocation(line: 269, column: 17, scope: !1463)
!1491 = !DILocation(line: 272, column: 14, scope: !1453)
!1492 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fa3b195d1a36bc8E", scope: !1493, file: !1037, line: 2643, type: !1494, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1501)
!1493 = !DINamespace(name: "{impl#26}", scope: !108)
!1494 = !DISubroutineType(types: !1495)
!1495 = !{!192, !1496, !210}
!1496 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1497, templateParams: !21, identifier: "baaccbcc163347b8307a1c9fec5be36c")
!1497 = !{!1498, !1500}
!1498 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1496, file: !2, baseType: !1499, size: 64, align: 64)
!1499 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1500 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1496, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1501 = !{!1502, !1503}
!1502 = !DILocalVariable(name: "self", arg: 1, scope: !1492, file: !1037, line: 2643, type: !1496)
!1503 = !DILocalVariable(name: "f", arg: 2, scope: !1492, file: !1037, line: 2643, type: !210)
!1504 = !DILocation(line: 2643, column: 12, scope: !1492)
!1505 = !DILocation(line: 2643, column: 19, scope: !1492)
!1506 = !DILocation(line: 2644, column: 9, scope: !1492)
!1507 = !DILocation(line: 2644, column: 32, scope: !1492)
!1508 = !DILocation(line: 2645, column: 6, scope: !1492)
!1509 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h18e85303ee4a7f9fE", scope: !1493, file: !1037, line: 2643, type: !1510, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !1512)
!1510 = !DISubroutineType(types: !1511)
!1511 = !{!192, !1140, !210}
!1512 = !{!1513, !1514}
!1513 = !DILocalVariable(name: "self", arg: 1, scope: !1509, file: !1037, line: 2643, type: !1140)
!1514 = !DILocalVariable(name: "f", arg: 2, scope: !1509, file: !1037, line: 2643, type: !210)
!1515 = !DILocation(line: 2643, column: 12, scope: !1509)
!1516 = !DILocation(line: 2643, column: 19, scope: !1509)
!1517 = !DILocation(line: 2644, column: 9, scope: !1509)
!1518 = !DILocation(line: 2644, column: 32, scope: !1509)
!1519 = !DILocation(line: 2645, column: 6, scope: !1509)
!1520 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h86464d7f5390a720E", scope: !1493, file: !1037, line: 2643, type: !1521, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !1523)
!1521 = !DISubroutineType(types: !1522)
!1522 = !{!192, !1221, !210}
!1523 = !{!1524, !1525}
!1524 = !DILocalVariable(name: "self", arg: 1, scope: !1520, file: !1037, line: 2643, type: !1221)
!1525 = !DILocalVariable(name: "f", arg: 2, scope: !1520, file: !1037, line: 2643, type: !210)
!1526 = !DILocation(line: 2643, column: 12, scope: !1520)
!1527 = !DILocation(line: 2643, column: 19, scope: !1520)
!1528 = !DILocation(line: 2644, column: 9, scope: !1520)
!1529 = !DILocation(line: 2644, column: 32, scope: !1520)
!1530 = !DILocation(line: 2645, column: 6, scope: !1520)
!1531 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17had6b7f414eb7c91aE", scope: !1493, file: !1037, line: 2643, type: !1532, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1534)
!1532 = !DISubroutineType(types: !1533)
!1533 = !{!192, !1160, !210}
!1534 = !{!1535, !1536}
!1535 = !DILocalVariable(name: "self", arg: 1, scope: !1531, file: !1037, line: 2643, type: !1160)
!1536 = !DILocalVariable(name: "f", arg: 2, scope: !1531, file: !1037, line: 2643, type: !210)
!1537 = !DILocation(line: 2643, column: 12, scope: !1531)
!1538 = !DILocation(line: 2643, column: 19, scope: !1531)
!1539 = !DILocation(line: 2644, column: 9, scope: !1531)
!1540 = !DILocation(line: 2644, column: 32, scope: !1531)
!1541 = !DILocation(line: 2645, column: 6, scope: !1531)
!1542 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h4abfb543e2fc5799E", scope: !182, file: !1037, line: 329, type: !1543, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !1545)
!1543 = !DISubroutineType(types: !1544)
!1544 = !{!182, !78}
!1545 = !{!1546}
!1546 = !DILocalVariable(name: "x", arg: 1, scope: !1542, file: !1037, line: 329, type: !78)
!1547 = !DILocation(line: 329, column: 30, scope: !1542)
!1548 = !DILocation(line: 330, column: 13, scope: !1542)
!1549 = !DILocation(line: 331, column: 10, scope: !1542)
!1550 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h5f4bb87b67bd5bf6E", scope: !182, file: !1037, line: 329, type: !1551, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1553)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!182, !87}
!1553 = !{!1554}
!1554 = !DILocalVariable(name: "x", arg: 1, scope: !1550, file: !1037, line: 329, type: !87)
!1555 = !DILocation(line: 329, column: 30, scope: !1550)
!1556 = !DILocation(line: 330, column: 13, scope: !1550)
!1557 = !DILocation(line: 331, column: 10, scope: !1550)
!1558 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV13new17h33a0aeb866708d4eE", scope: !182, file: !1037, line: 340, type: !1559, scopeLine: 340, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1564)
!1559 = !DISubroutineType(types: !1560)
!1560 = !{!182, !87, !1561}
!1561 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1562, size: 64, align: 64, dwarfAddressSpace: 0)
!1562 = !DISubroutineType(types: !1563)
!1563 = !{!192, !87, !210}
!1564 = !{!1565, !1566}
!1565 = !DILocalVariable(name: "x", arg: 1, scope: !1558, file: !1037, line: 340, type: !87)
!1566 = !DILocalVariable(name: "f", arg: 2, scope: !1558, file: !1037, line: 340, type: !1561)
!1567 = !DILocation(line: 340, column: 23, scope: !1558)
!1568 = !DILocation(line: 340, column: 33, scope: !1558)
!1569 = !DILocation(line: 349, column: 18, scope: !1558)
!1570 = !DILocation(line: 350, column: 6, scope: !1558)
!1571 = !{i64 1}
!1572 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt2v15Count2Is17ha89202fcf77a82beE", scope: !1574, file: !1573, line: 58, type: !1576, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1578)
!1573 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt/v1.rs", directory: "", checksumkind: CSK_MD5, checksum: "9501c7f9488d296f432c394ba18730ac")
!1574 = !DINamespace(name: "Is", scope: !1575)
!1575 = !DINamespace(name: "Count", scope: !137)
!1576 = !DISubroutineType(types: !1577)
!1577 = !{!155, !9}
!1578 = !{!1579}
!1579 = !DILocalVariable(arg: 1, scope: !1572, file: !1573, line: 58, type: !9)
!1580 = !DILocation(line: 58, column: 5, scope: !1572)
!1581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcdbb76ea91ab5d6aE", scope: !1583, file: !1582, line: 185, type: !1585, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1587)
!1582 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1583 = !DINamespace(name: "{impl#85}", scope: !1584)
!1584 = !DINamespace(name: "num", scope: !108)
!1585 = !DISubroutineType(types: !1586)
!1586 = !{!192, !400, !210}
!1587 = !{!1588, !1589}
!1588 = !DILocalVariable(name: "self", arg: 1, scope: !1581, file: !1582, line: 185, type: !400)
!1589 = !DILocalVariable(name: "f", arg: 2, scope: !1581, file: !1582, line: 185, type: !210)
!1590 = !DILocation(line: 185, column: 20, scope: !1581)
!1591 = !DILocation(line: 185, column: 27, scope: !1581)
!1592 = !DILocation(line: 186, column: 20, scope: !1581)
!1593 = !DILocation(line: 188, column: 27, scope: !1581)
!1594 = !DILocation(line: 187, column: 21, scope: !1581)
!1595 = !DILocation(line: 193, column: 14, scope: !1581)
!1596 = !{i8 0, i8 2}
!1597 = !DILocation(line: 191, column: 21, scope: !1581)
!1598 = !DILocation(line: 189, column: 21, scope: !1581)
!1599 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h70e5d6825443a26fE", scope: !1600, file: !1582, line: 185, type: !1601, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1603)
!1600 = !DINamespace(name: "{impl#86}", scope: !1584)
!1601 = !DISubroutineType(types: !1602)
!1602 = !{!192, !409, !210}
!1603 = !{!1604, !1605}
!1604 = !DILocalVariable(name: "self", arg: 1, scope: !1599, file: !1582, line: 185, type: !409)
!1605 = !DILocalVariable(name: "f", arg: 2, scope: !1599, file: !1582, line: 185, type: !210)
!1606 = !DILocation(line: 185, column: 20, scope: !1599)
!1607 = !DILocation(line: 185, column: 27, scope: !1599)
!1608 = !DILocation(line: 186, column: 20, scope: !1599)
!1609 = !DILocation(line: 188, column: 27, scope: !1599)
!1610 = !DILocation(line: 187, column: 21, scope: !1599)
!1611 = !DILocation(line: 193, column: 14, scope: !1599)
!1612 = !DILocation(line: 191, column: 21, scope: !1599)
!1613 = !DILocation(line: 189, column: 21, scope: !1599)
!1614 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd8b2db6af37cd6d5E", scope: !1615, file: !1582, line: 185, type: !1616, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1618)
!1615 = !DINamespace(name: "{impl#87}", scope: !1584)
!1616 = !DISubroutineType(types: !1617)
!1617 = !{!192, !78, !210}
!1618 = !{!1619, !1620}
!1619 = !DILocalVariable(name: "self", arg: 1, scope: !1614, file: !1582, line: 185, type: !78)
!1620 = !DILocalVariable(name: "f", arg: 2, scope: !1614, file: !1582, line: 185, type: !210)
!1621 = !DILocation(line: 185, column: 20, scope: !1614)
!1622 = !DILocation(line: 185, column: 27, scope: !1614)
!1623 = !DILocation(line: 186, column: 20, scope: !1614)
!1624 = !DILocation(line: 188, column: 27, scope: !1614)
!1625 = !DILocation(line: 187, column: 21, scope: !1614)
!1626 = !DILocation(line: 193, column: 14, scope: !1614)
!1627 = !DILocation(line: 191, column: 21, scope: !1614)
!1628 = !DILocation(line: 189, column: 21, scope: !1614)
!1629 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h6a639abb2356d64eE", scope: !1631, file: !1630, line: 627, type: !1640, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1666, retainedNodes: !1659)
!1630 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a909d1cde985fb0d953605fd1b0e0e2")
!1631 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1632, file: !2, size: 128, align: 64, elements: !1633, templateParams: !21, identifier: "9ea564596e2c9e1b661a8626c1eb3eed")
!1632 = !DINamespace(name: "builders", scope: !108)
!1633 = !{!1634}
!1634 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1631, file: !2, baseType: !1635, size: 128, align: 64)
!1635 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1632, file: !2, size: 128, align: 64, elements: !1636, templateParams: !21, identifier: "834020fb28782bbe6224c9026860e130")
!1636 = !{!1637, !1638, !1639}
!1637 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1635, file: !2, baseType: !210, size: 64, align: 64)
!1638 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1635, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!1639 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1635, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!1640 = !DISubroutineType(types: !1641)
!1641 = !{!1642, !1642, !1643}
!1642 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1631, size: 64, align: 64, dwarfAddressSpace: 0)
!1643 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1644, file: !2, size: 128, align: 64, elements: !1646, templateParams: !1057, identifier: "c6911b6bc466b87546cd501fc8b85971")
!1644 = !DINamespace(name: "iter", scope: !1645)
!1645 = !DINamespace(name: "slice", scope: !48)
!1646 = !{!1647, !1654, !1655}
!1647 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1643, file: !2, baseType: !1648, size: 64, align: 64, offset: 64)
!1648 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1649, file: !2, size: 64, align: 64, elements: !1651, templateParams: !1057, identifier: "3fa38d246df6385f41dd97104fdfa4dd")
!1649 = !DINamespace(name: "non_null", scope: !1650)
!1650 = !DINamespace(name: "ptr", scope: !48)
!1651 = !{!1652}
!1652 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1648, file: !2, baseType: !1653, size: 64, align: 64)
!1653 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1654 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1643, file: !2, baseType: !1653, size: 64, align: 64)
!1655 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1643, file: !2, baseType: !1656, align: 8)
!1656 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !1657, identifier: "f7bdb9346c87773d1d28bb65ec8cbdac")
!1657 = !{!1658}
!1658 = !DITemplateTypeParameter(name: "T", type: !12)
!1659 = !{!1660, !1661, !1662, !1664}
!1660 = !DILocalVariable(name: "self", arg: 1, scope: !1629, file: !1630, line: 627, type: !1642)
!1661 = !DILocalVariable(name: "entries", arg: 2, scope: !1629, file: !1630, line: 627, type: !1643)
!1662 = !DILocalVariable(name: "iter", scope: !1663, file: !1630, line: 632, type: !1643, align: 8)
!1663 = distinct !DILexicalBlock(scope: !1629, file: !1630, line: 632, column: 9)
!1664 = !DILocalVariable(name: "entry", scope: !1665, file: !1630, line: 632, type: !12, align: 8)
!1665 = distinct !DILexicalBlock(scope: !1663, file: !1630, line: 632, column: 30)
!1666 = !{!1667, !1668}
!1667 = !DITemplateTypeParameter(name: "D", type: !12)
!1668 = !DITemplateTypeParameter(name: "I", type: !1643)
!1669 = !DILocation(line: 627, column: 26, scope: !1629)
!1670 = !DILocation(line: 627, column: 37, scope: !1629)
!1671 = !DILocation(line: 632, column: 22, scope: !1663)
!1672 = !DILocation(line: 632, column: 13, scope: !1665)
!1673 = !DILocation(line: 632, column: 22, scope: !1629)
!1674 = !DILocation(line: 632, column: 9, scope: !1663)
!1675 = !DILocation(line: 636, column: 6, scope: !1629)
!1676 = !DILocation(line: 632, column: 13, scope: !1663)
!1677 = !DILocation(line: 633, column: 13, scope: !1665)
!1678 = !DILocation(line: 634, column: 9, scope: !1663)
!1679 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hb149e1cceddd106cE", scope: !1631, file: !1630, line: 627, type: !1680, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1701, retainedNodes: !1694)
!1680 = !DISubroutineType(types: !1681)
!1681 = !{!1642, !1642, !1682}
!1682 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1644, file: !2, size: 128, align: 64, elements: !1683, templateParams: !1148, identifier: "3e44b85d3cf9b24f3d75556af1ddf159")
!1683 = !{!1684, !1689, !1690}
!1684 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1682, file: !2, baseType: !1685, size: 64, align: 64, offset: 64)
!1685 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1649, file: !2, size: 64, align: 64, elements: !1686, templateParams: !1148, identifier: "430dbadea94963cb1a3834f4bf6f086a")
!1686 = !{!1687}
!1687 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1685, file: !2, baseType: !1688, size: 64, align: 64)
!1688 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!1689 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1682, file: !2, baseType: !1688, size: 64, align: 64)
!1690 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1682, file: !2, baseType: !1691, align: 8)
!1691 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !1692, identifier: "4a455daa479706ecbcd75bb87f6e0e22")
!1692 = !{!1693}
!1693 = !DITemplateTypeParameter(name: "T", type: !30)
!1694 = !{!1695, !1696, !1697, !1699}
!1695 = !DILocalVariable(name: "self", arg: 1, scope: !1679, file: !1630, line: 627, type: !1642)
!1696 = !DILocalVariable(name: "entries", arg: 2, scope: !1679, file: !1630, line: 627, type: !1682)
!1697 = !DILocalVariable(name: "iter", scope: !1698, file: !1630, line: 632, type: !1682, align: 8)
!1698 = distinct !DILexicalBlock(scope: !1679, file: !1630, line: 632, column: 9)
!1699 = !DILocalVariable(name: "entry", scope: !1700, file: !1630, line: 632, type: !30, align: 8)
!1700 = distinct !DILexicalBlock(scope: !1698, file: !1630, line: 632, column: 30)
!1701 = !{!1702, !1703}
!1702 = !DITemplateTypeParameter(name: "D", type: !30)
!1703 = !DITemplateTypeParameter(name: "I", type: !1682)
!1704 = !DILocation(line: 627, column: 26, scope: !1679)
!1705 = !DILocation(line: 627, column: 37, scope: !1679)
!1706 = !DILocation(line: 632, column: 22, scope: !1698)
!1707 = !DILocation(line: 632, column: 13, scope: !1700)
!1708 = !DILocation(line: 632, column: 22, scope: !1679)
!1709 = !DILocation(line: 632, column: 9, scope: !1698)
!1710 = !DILocation(line: 636, column: 6, scope: !1679)
!1711 = !DILocation(line: 632, column: 13, scope: !1698)
!1712 = !DILocation(line: 633, column: 13, scope: !1700)
!1713 = !DILocation(line: 634, column: 9, scope: !1698)
!1714 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hda4ecd74b28cf691E", scope: !1631, file: !1630, line: 627, type: !1715, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1736, retainedNodes: !1729)
!1715 = !DISubroutineType(types: !1716)
!1716 = !{!1642, !1642, !1717}
!1717 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1644, file: !2, size: 128, align: 64, elements: !1718, templateParams: !1229, identifier: "78c24d8ea65fc5e1ab802568ef0c762a")
!1718 = !{!1719, !1724, !1725}
!1719 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1717, file: !2, baseType: !1720, size: 64, align: 64, offset: 64)
!1720 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1649, file: !2, size: 64, align: 64, elements: !1721, templateParams: !1229, identifier: "13235cafcf1847bf4a12f41464e16330")
!1721 = !{!1722}
!1722 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1720, file: !2, baseType: !1723, size: 64, align: 64)
!1723 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1724 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1717, file: !2, baseType: !1723, size: 64, align: 64)
!1725 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1717, file: !2, baseType: !1726, align: 8)
!1726 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !1727, identifier: "201702377942bc41918f521858fed134")
!1727 = !{!1728}
!1728 = !DITemplateTypeParameter(name: "T", type: !78)
!1729 = !{!1730, !1731, !1732, !1734}
!1730 = !DILocalVariable(name: "self", arg: 1, scope: !1714, file: !1630, line: 627, type: !1642)
!1731 = !DILocalVariable(name: "entries", arg: 2, scope: !1714, file: !1630, line: 627, type: !1717)
!1732 = !DILocalVariable(name: "iter", scope: !1733, file: !1630, line: 632, type: !1717, align: 8)
!1733 = distinct !DILexicalBlock(scope: !1714, file: !1630, line: 632, column: 9)
!1734 = !DILocalVariable(name: "entry", scope: !1735, file: !1630, line: 632, type: !78, align: 8)
!1735 = distinct !DILexicalBlock(scope: !1733, file: !1630, line: 632, column: 30)
!1736 = !{!1737, !1738}
!1737 = !DITemplateTypeParameter(name: "D", type: !78)
!1738 = !DITemplateTypeParameter(name: "I", type: !1717)
!1739 = !DILocation(line: 627, column: 26, scope: !1714)
!1740 = !DILocation(line: 627, column: 37, scope: !1714)
!1741 = !DILocation(line: 632, column: 22, scope: !1733)
!1742 = !DILocation(line: 632, column: 13, scope: !1735)
!1743 = !DILocation(line: 632, column: 22, scope: !1714)
!1744 = !DILocation(line: 632, column: 9, scope: !1733)
!1745 = !DILocation(line: 636, column: 6, scope: !1714)
!1746 = !DILocation(line: 632, column: 13, scope: !1733)
!1747 = !DILocation(line: 633, column: 13, scope: !1735)
!1748 = !DILocation(line: 634, column: 9, scope: !1733)
!1749 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17he8102a5f41d8ae62E", scope: !1631, file: !1630, line: 627, type: !1750, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1771, retainedNodes: !1764)
!1750 = !DISubroutineType(types: !1751)
!1751 = !{!1642, !1642, !1752}
!1752 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1644, file: !2, size: 128, align: 64, elements: !1753, templateParams: !1168, identifier: "e2ffa6d2d9456942f42cd7818494e54b")
!1753 = !{!1754, !1759, !1760}
!1754 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1752, file: !2, baseType: !1755, size: 64, align: 64, offset: 64)
!1755 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1649, file: !2, size: 64, align: 64, elements: !1756, templateParams: !1168, identifier: "76e5661a09f82fee7b02d0e0f18ceb86")
!1756 = !{!1757}
!1757 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1755, file: !2, baseType: !1758, size: 64, align: 64)
!1758 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!1759 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1752, file: !2, baseType: !1758, size: 64, align: 64)
!1760 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1752, file: !2, baseType: !1761, align: 8)
!1761 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !47, file: !2, align: 8, elements: !21, templateParams: !1762, identifier: "a0b1043acff76b151a9de0cb4bb0716f")
!1762 = !{!1763}
!1763 = !DITemplateTypeParameter(name: "T", type: !87)
!1764 = !{!1765, !1766, !1767, !1769}
!1765 = !DILocalVariable(name: "self", arg: 1, scope: !1749, file: !1630, line: 627, type: !1642)
!1766 = !DILocalVariable(name: "entries", arg: 2, scope: !1749, file: !1630, line: 627, type: !1752)
!1767 = !DILocalVariable(name: "iter", scope: !1768, file: !1630, line: 632, type: !1752, align: 8)
!1768 = distinct !DILexicalBlock(scope: !1749, file: !1630, line: 632, column: 9)
!1769 = !DILocalVariable(name: "entry", scope: !1770, file: !1630, line: 632, type: !87, align: 8)
!1770 = distinct !DILexicalBlock(scope: !1768, file: !1630, line: 632, column: 30)
!1771 = !{!1772, !1773}
!1772 = !DITemplateTypeParameter(name: "D", type: !87)
!1773 = !DITemplateTypeParameter(name: "I", type: !1752)
!1774 = !DILocation(line: 627, column: 26, scope: !1749)
!1775 = !DILocation(line: 627, column: 37, scope: !1749)
!1776 = !DILocation(line: 632, column: 22, scope: !1768)
!1777 = !DILocation(line: 632, column: 13, scope: !1770)
!1778 = !DILocation(line: 632, column: 22, scope: !1749)
!1779 = !DILocation(line: 632, column: 9, scope: !1768)
!1780 = !DILocation(line: 636, column: 6, scope: !1749)
!1781 = !DILocation(line: 632, column: 13, scope: !1768)
!1782 = !DILocation(line: 633, column: 13, scope: !1770)
!1783 = !DILocation(line: 634, column: 9, scope: !1768)
!1784 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17ha97d80bb5f666711E", scope: !107, file: !1037, line: 443, type: !1785, scopeLine: 443, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1790)
!1785 = !DISubroutineType(types: !1786)
!1786 = !{!107, !111, !178, !132, !1787}
!1787 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !108, file: !2, align: 8, elements: !1788, templateParams: !21, identifier: "4faa2d0373bebf10eea7ffc10aef50")
!1788 = !{!1789}
!1789 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1787, file: !2, baseType: !7, align: 8)
!1790 = !{!1791, !1792, !1793, !1794, !1795}
!1791 = !DILocalVariable(name: "pieces", arg: 1, scope: !1784, file: !1037, line: 444, type: !111)
!1792 = !DILocalVariable(name: "args", arg: 2, scope: !1784, file: !1037, line: 445, type: !178)
!1793 = !DILocalVariable(name: "fmt", arg: 3, scope: !1784, file: !1037, line: 446, type: !132)
!1794 = !DILocalVariable(name: "_unsafe_arg", scope: !1784, file: !1037, line: 447, type: !1787, align: 1)
!1795 = !DILocalVariable(arg: 4, scope: !1784, file: !1037, line: 447, type: !1787)
!1796 = !DILocation(line: 447, column: 9, scope: !1784)
!1797 = !DILocation(line: 444, column: 9, scope: !1784)
!1798 = !DILocation(line: 445, column: 9, scope: !1784)
!1799 = !DILocation(line: 446, column: 9, scope: !1784)
!1800 = !DILocation(line: 449, column: 34, scope: !1784)
!1801 = !DILocation(line: 449, column: 9, scope: !1784)
!1802 = !DILocation(line: 450, column: 6, scope: !1784)
!1803 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h0580c8b9fa0fbe76E", scope: !107, file: !1037, line: 412, type: !1804, scopeLine: 412, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1806)
!1804 = !DISubroutineType(types: !1805)
!1805 = !{!107, !111, !178}
!1806 = !{!1807, !1808}
!1807 = !DILocalVariable(name: "pieces", arg: 1, scope: !1803, file: !1037, line: 412, type: !111)
!1808 = !DILocalVariable(name: "args", arg: 2, scope: !1803, file: !1037, line: 412, type: !178)
!1809 = !DILocation(line: 412, column: 19, scope: !1803)
!1810 = !DILocation(line: 412, column: 47, scope: !1803)
!1811 = !DILocation(line: 413, column: 12, scope: !1803)
!1812 = !DILocation(line: 413, column: 56, scope: !1803)
!1813 = !DILocation(line: 413, column: 41, scope: !1803)
!1814 = !DILocation(line: 416, column: 34, scope: !1803)
!1815 = !DILocation(line: 416, column: 9, scope: !1803)
!1816 = !DILocation(line: 417, column: 6, scope: !1803)
!1817 = !DILocation(line: 414, column: 13, scope: !1803)
!1818 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17habcae44fe359049aE", scope: !107, file: !1037, line: 399, type: !1819, scopeLine: 399, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1821)
!1819 = !DISubroutineType(types: !1820)
!1820 = !{!107, !111}
!1821 = !{!1822}
!1822 = !DILocalVariable(name: "pieces", arg: 1, scope: !1818, file: !1037, line: 399, type: !111)
!1823 = !DILocation(line: 399, column: 28, scope: !1818)
!1824 = !DILocation(line: 400, column: 12, scope: !1818)
!1825 = !DILocation(line: 403, column: 34, scope: !1818)
!1826 = !DILocation(line: 403, column: 9, scope: !1818)
!1827 = !DILocation(line: 404, column: 6, scope: !1818)
!1828 = !DILocation(line: 401, column: 13, scope: !1818)
!1829 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hd79415b55f86530fE", scope: !1831, file: !1830, line: 460, type: !1833, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1846)
!1830 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "b2a733f80e3cd43066f918bdafc87bd0")
!1831 = !DINamespace(name: "{impl#9}", scope: !1832)
!1832 = !DINamespace(name: "num", scope: !48)
!1833 = !DISubroutineType(types: !1834)
!1834 = !{!1835, !20, !20}
!1835 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1836, templateParams: !21, identifier: "6bf522be2dd33b68458bb0dd6b2ecda")
!1836 = !{!1837}
!1837 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1835, file: !2, size: 128, align: 64, elements: !1838, templateParams: !21, identifier: "d4a21e3c10700e4ab671420af47b50a7", discriminator: !1845)
!1838 = !{!1839, !1841}
!1839 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1837, file: !2, baseType: !1840, size: 128, align: 64, extraData: i64 0)
!1840 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1835, file: !2, size: 128, align: 64, elements: !21, templateParams: !1229, identifier: "8884d967255194a1c23334e88ba2c0f4")
!1841 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1837, file: !2, baseType: !1842, size: 128, align: 64, extraData: i64 1)
!1842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1835, file: !2, size: 128, align: 64, elements: !1843, templateParams: !1229, identifier: "7b3e28dce7dcc513b6f6898ad1fa8954")
!1843 = !{!1844}
!1844 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1842, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!1845 = !DIDerivedType(tag: DW_TAG_member, scope: !1835, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!1846 = !{!1847, !1848, !1849, !1851}
!1847 = !DILocalVariable(name: "self", arg: 1, scope: !1829, file: !1830, line: 460, type: !20)
!1848 = !DILocalVariable(name: "rhs", arg: 2, scope: !1829, file: !1830, line: 460, type: !20)
!1849 = !DILocalVariable(name: "a", scope: !1850, file: !1830, line: 461, type: !20, align: 8)
!1850 = distinct !DILexicalBlock(scope: !1829, file: !1830, line: 461, column: 13)
!1851 = !DILocalVariable(name: "b", scope: !1850, file: !1830, line: 461, type: !310, align: 1)
!1852 = !DILocation(line: 460, column: 34, scope: !1829)
!1853 = !DILocation(line: 460, column: 40, scope: !1829)
!1854 = !DILocalVariable(name: "self", arg: 1, scope: !1855, file: !1830, line: 1504, type: !20)
!1855 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17hc2e786f932f764b2E", scope: !1831, file: !1830, line: 1504, type: !1856, scopeLine: 1504, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1862)
!1856 = !DISubroutineType(types: !1857)
!1857 = !{!1858, !20, !20}
!1858 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1859, templateParams: !21, identifier: "b667db5d4bbbc6234f6c0852846e1065")
!1859 = !{!1860, !1861}
!1860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1858, file: !2, baseType: !20, size: 64, align: 64)
!1861 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1858, file: !2, baseType: !310, size: 8, align: 8, offset: 64)
!1862 = !{!1854, !1863, !1864, !1866}
!1863 = !DILocalVariable(name: "rhs", arg: 2, scope: !1855, file: !1830, line: 1504, type: !20)
!1864 = !DILocalVariable(name: "a", scope: !1865, file: !1830, line: 1505, type: !20, align: 8)
!1865 = distinct !DILexicalBlock(scope: !1855, file: !1830, line: 1505, column: 13)
!1866 = !DILocalVariable(name: "b", scope: !1865, file: !1830, line: 1505, type: !310, align: 1)
!1867 = !DILocation(line: 1504, column: 38, scope: !1855, inlinedAt: !1868)
!1868 = distinct !DILocation(line: 461, column: 26, scope: !1829)
!1869 = !DILocation(line: 1504, column: 44, scope: !1855, inlinedAt: !1868)
!1870 = !DILocation(line: 1505, column: 26, scope: !1855, inlinedAt: !1868)
!1871 = !DILocation(line: 1505, column: 18, scope: !1855, inlinedAt: !1868)
!1872 = !DILocation(line: 1505, column: 18, scope: !1865, inlinedAt: !1868)
!1873 = !DILocation(line: 1505, column: 21, scope: !1855, inlinedAt: !1868)
!1874 = !DILocation(line: 1505, column: 21, scope: !1865, inlinedAt: !1868)
!1875 = !DILocation(line: 1506, column: 13, scope: !1865, inlinedAt: !1868)
!1876 = !DILocation(line: 1507, column: 10, scope: !1855, inlinedAt: !1868)
!1877 = !DILocation(line: 461, column: 26, scope: !1829)
!1878 = !DILocation(line: 461, column: 18, scope: !1829)
!1879 = !DILocation(line: 461, column: 18, scope: !1850)
!1880 = !DILocation(line: 461, column: 21, scope: !1829)
!1881 = !DILocation(line: 461, column: 21, scope: !1850)
!1882 = !DILocation(line: 462, column: 16, scope: !1850)
!1883 = !DILocation(line: 462, column: 42, scope: !1850)
!1884 = !DILocation(line: 462, column: 13, scope: !1850)
!1885 = !DILocation(line: 462, column: 30, scope: !1850)
!1886 = !DILocation(line: 463, column: 10, scope: !1829)
!1887 = !{i64 0, i64 2}
!1888 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h6b42864de7a4b9c2E", scope: !1831, file: !1830, line: 529, type: !1833, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1889)
!1889 = !{!1890, !1891, !1892, !1894}
!1890 = !DILocalVariable(name: "self", arg: 1, scope: !1888, file: !1830, line: 529, type: !20)
!1891 = !DILocalVariable(name: "rhs", arg: 2, scope: !1888, file: !1830, line: 529, type: !20)
!1892 = !DILocalVariable(name: "a", scope: !1893, file: !1830, line: 530, type: !20, align: 8)
!1893 = distinct !DILexicalBlock(scope: !1888, file: !1830, line: 530, column: 13)
!1894 = !DILocalVariable(name: "b", scope: !1893, file: !1830, line: 530, type: !310, align: 1)
!1895 = !DILocation(line: 529, column: 34, scope: !1888)
!1896 = !DILocation(line: 529, column: 40, scope: !1888)
!1897 = !DILocalVariable(name: "self", arg: 1, scope: !1898, file: !1830, line: 1603, type: !20)
!1898 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17h56ac7641d99cf0f7E", scope: !1831, file: !1830, line: 1603, type: !1856, scopeLine: 1603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1899)
!1899 = !{!1897, !1900, !1901, !1903}
!1900 = !DILocalVariable(name: "rhs", arg: 2, scope: !1898, file: !1830, line: 1603, type: !20)
!1901 = !DILocalVariable(name: "a", scope: !1902, file: !1830, line: 1604, type: !20, align: 8)
!1902 = distinct !DILexicalBlock(scope: !1898, file: !1830, line: 1604, column: 13)
!1903 = !DILocalVariable(name: "b", scope: !1902, file: !1830, line: 1604, type: !310, align: 1)
!1904 = !DILocation(line: 1603, column: 38, scope: !1898, inlinedAt: !1905)
!1905 = distinct !DILocation(line: 530, column: 26, scope: !1888)
!1906 = !DILocation(line: 1603, column: 44, scope: !1898, inlinedAt: !1905)
!1907 = !DILocation(line: 1604, column: 26, scope: !1898, inlinedAt: !1905)
!1908 = !DILocation(line: 1604, column: 18, scope: !1898, inlinedAt: !1905)
!1909 = !DILocation(line: 1604, column: 18, scope: !1902, inlinedAt: !1905)
!1910 = !DILocation(line: 1604, column: 21, scope: !1898, inlinedAt: !1905)
!1911 = !DILocation(line: 1604, column: 21, scope: !1902, inlinedAt: !1905)
!1912 = !DILocation(line: 1605, column: 13, scope: !1902, inlinedAt: !1905)
!1913 = !DILocation(line: 1606, column: 10, scope: !1898, inlinedAt: !1905)
!1914 = !DILocation(line: 530, column: 26, scope: !1888)
!1915 = !DILocation(line: 530, column: 18, scope: !1888)
!1916 = !DILocation(line: 530, column: 18, scope: !1893)
!1917 = !DILocation(line: 530, column: 21, scope: !1888)
!1918 = !DILocation(line: 530, column: 21, scope: !1893)
!1919 = !DILocation(line: 531, column: 16, scope: !1893)
!1920 = !DILocation(line: 531, column: 42, scope: !1893)
!1921 = !DILocation(line: 531, column: 13, scope: !1893)
!1922 = !DILocation(line: 531, column: 30, scope: !1893)
!1923 = !DILocation(line: 532, column: 10, scope: !1888)
!1924 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h0c0270e5b531538fE", scope: !1650, file: !1925, line: 490, type: !1926, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1931, retainedNodes: !1929)
!1925 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "4b0ac29df94a7dc1bf2bc7efca5e253a")
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1924, file: !1925, line: 490, type: !1928)
!1931 = !{!1932}
!1932 = !DITemplateTypeParameter(name: "T", type: !297)
!1933 = !DILocation(line: 490, column: 1, scope: !1924)
!1934 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0deb06d3f405a915E", scope: !1650, file: !1925, line: 490, type: !1935, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1940, retainedNodes: !1938)
!1935 = !DISubroutineType(types: !1936)
!1936 = !{null, !1937}
!1937 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1938 = !{!1939}
!1939 = !DILocalVariable(arg: 1, scope: !1934, file: !1925, line: 490, type: !1937)
!1940 = !{!1941}
!1941 = !DITemplateTypeParameter(name: "T", type: !728)
!1942 = !DILocation(line: 490, column: 1, scope: !1934)
!1943 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h83af451471452e3fE", scope: !1650, file: !1925, line: 490, type: !1944, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1949, retainedNodes: !1947)
!1944 = !DISubroutineType(types: !1945)
!1945 = !{null, !1946}
!1946 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1947 = !{!1948}
!1948 = !DILocalVariable(arg: 1, scope: !1943, file: !1925, line: 490, type: !1946)
!1949 = !{!1950}
!1950 = !DITemplateTypeParameter(name: "T", type: !737)
!1951 = !DILocation(line: 490, column: 1, scope: !1943)
!1952 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hfaf3708374d64c13E", scope: !1650, file: !1925, line: 490, type: !1953, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !1956)
!1953 = !DISubroutineType(types: !1954)
!1954 = !{null, !1955}
!1955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!1956 = !{!1957}
!1957 = !DILocalVariable(arg: 1, scope: !1952, file: !1925, line: 490, type: !1955)
!1958 = !DILocation(line: 490, column: 1, scope: !1952)
!1959 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h06ccbf0544161f52E", scope: !1650, file: !1925, line: 490, type: !1960, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1692, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !30, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1925, line: 490, type: !1962)
!1965 = !DILocation(line: 490, column: 1, scope: !1959)
!1966 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h61b3277ce812d891E", scope: !1650, file: !1925, line: 490, type: !1967, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1972, retainedNodes: !1970)
!1967 = !DISubroutineType(types: !1968)
!1968 = !{null, !1969}
!1969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!1970 = !{!1971}
!1971 = !DILocalVariable(arg: 1, scope: !1966, file: !1925, line: 490, type: !1969)
!1972 = !{!1973}
!1973 = !DITemplateTypeParameter(name: "T", type: !472)
!1974 = !DILocation(line: 490, column: 1, scope: !1966)
!1975 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h9f94ee73accfc7a6E", scope: !1650, file: !1925, line: 490, type: !1976, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1981, retainedNodes: !1979)
!1976 = !DISubroutineType(types: !1977)
!1977 = !{null, !1978}
!1978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!1979 = !{!1980}
!1980 = !DILocalVariable(arg: 1, scope: !1975, file: !1925, line: 490, type: !1978)
!1981 = !{!1982}
!1982 = !DITemplateTypeParameter(name: "T", type: !571)
!1983 = !DILocation(line: 490, column: 1, scope: !1975)
!1984 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hf838d4b77d431b6bE", scope: !1650, file: !1925, line: 490, type: !1985, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1990, retainedNodes: !1988)
!1985 = !DISubroutineType(types: !1986)
!1986 = !{null, !1987}
!1987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1988 = !{!1989}
!1989 = !DILocalVariable(arg: 1, scope: !1984, file: !1925, line: 490, type: !1987)
!1990 = !{!1991}
!1991 = !DITemplateTypeParameter(name: "T", type: !614)
!1992 = !DILocation(line: 490, column: 1, scope: !1984)
!1993 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4bc3453e06bc6883E", scope: !1650, file: !1925, line: 490, type: !1994, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1999, retainedNodes: !1997)
!1994 = !DISubroutineType(types: !1995)
!1995 = !{null, !1996}
!1996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!1997 = !{!1998}
!1998 = !DILocalVariable(arg: 1, scope: !1993, file: !1925, line: 490, type: !1996)
!1999 = !{!2000}
!2000 = !DITemplateTypeParameter(name: "T", type: !525)
!2001 = !DILocation(line: 490, column: 1, scope: !1993)
!2002 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h6339153b1546aceeE", scope: !1650, file: !1925, line: 490, type: !2003, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2008, retainedNodes: !2006)
!2003 = !DISubroutineType(types: !2004)
!2004 = !{null, !2005}
!2005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2006 = !{!2007}
!2007 = !DILocalVariable(arg: 1, scope: !2002, file: !1925, line: 490, type: !2005)
!2008 = !{!2009}
!2009 = !DITemplateTypeParameter(name: "T", type: !550)
!2010 = !DILocation(line: 490, column: 1, scope: !2002)
!2011 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7a61e53dbd0ad079E", scope: !1650, file: !1925, line: 490, type: !2012, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2017, retainedNodes: !2015)
!2012 = !DISubroutineType(types: !2013)
!2013 = !{null, !2014}
!2014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!2015 = !{!2016}
!2016 = !DILocalVariable(arg: 1, scope: !2011, file: !1925, line: 490, type: !2014)
!2017 = !{!2018}
!2018 = !DITemplateTypeParameter(name: "T", type: !446)
!2019 = !DILocation(line: 490, column: 1, scope: !2011)
!2020 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17hb5cef79bb23b609cE", scope: !1650, file: !1925, line: 490, type: !2021, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2026, retainedNodes: !2024)
!2021 = !DISubroutineType(types: !2022)
!2022 = !{null, !2023}
!2023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!2024 = !{!2025}
!2025 = !DILocalVariable(arg: 1, scope: !2020, file: !1925, line: 490, type: !2023)
!2026 = !{!2027}
!2027 = !DITemplateTypeParameter(name: "T", type: !559)
!2028 = !DILocation(line: 490, column: 1, scope: !2020)
!2029 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h30434166528b8aa7E", scope: !1650, file: !1925, line: 490, type: !2030, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1925, line: 490, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !497)
!2037 = !DILocation(line: 490, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h290b58f591f1f169E", scope: !1650, file: !1925, line: 490, type: !2039, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2044, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !35, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1925, line: 490, type: !2041)
!2044 = !{!2045}
!2045 = !DITemplateTypeParameter(name: "T", type: !35)
!2046 = !DILocation(line: 490, column: 1, scope: !2038)
!2047 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6cf0d96d5da5a037E", scope: !1650, file: !1925, line: 490, type: !2048, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2053, retainedNodes: !2051)
!2048 = !DISubroutineType(types: !2049)
!2049 = !{null, !2050}
!2050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!2051 = !{!2052}
!2052 = !DILocalVariable(arg: 1, scope: !2047, file: !1925, line: 490, type: !2050)
!2053 = !{!2054}
!2054 = !DITemplateTypeParameter(name: "T", type: !43)
!2055 = !DILocation(line: 490, column: 1, scope: !2047)
!2056 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h931b29a5b9d9bee0E", scope: !1650, file: !1925, line: 490, type: !2057, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2060)
!2057 = !DISubroutineType(types: !2058)
!2058 = !{null, !2059}
!2059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!2060 = !{!2061}
!2061 = !DILocalVariable(arg: 1, scope: !2056, file: !1925, line: 490, type: !2059)
!2062 = !DILocation(line: 490, column: 1, scope: !2056)
!2063 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h902121a7a67007f4E", scope: !1650, file: !1925, line: 490, type: !2064, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2069, retainedNodes: !2067)
!2064 = !DISubroutineType(types: !2065)
!2065 = !{null, !2066}
!2066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!2067 = !{!2068}
!2068 = !DILocalVariable(arg: 1, scope: !2063, file: !1925, line: 490, type: !2066)
!2069 = !{!2070}
!2070 = !DITemplateTypeParameter(name: "T", type: !310)
!2071 = !DILocation(line: 490, column: 1, scope: !2063)
!2072 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8800fa50a98ef1d3E", scope: !1650, file: !1925, line: 490, type: !2073, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2078, retainedNodes: !2076)
!2073 = !DISubroutineType(types: !2074)
!2074 = !{null, !2075}
!2075 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !400, size: 64, align: 64, dwarfAddressSpace: 0)
!2076 = !{!2077}
!2077 = !DILocalVariable(arg: 1, scope: !2072, file: !1925, line: 490, type: !2075)
!2078 = !{!2079}
!2079 = !DITemplateTypeParameter(name: "T", type: !400)
!2080 = !DILocation(line: 490, column: 1, scope: !2072)
!2081 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h447ce769c4a4dff5E", scope: !1650, file: !1925, line: 490, type: !2082, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2087, retainedNodes: !2085)
!2082 = !DISubroutineType(types: !2083)
!2083 = !{null, !2084}
!2084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !409, size: 64, align: 64, dwarfAddressSpace: 0)
!2085 = !{!2086}
!2086 = !DILocalVariable(arg: 1, scope: !2081, file: !1925, line: 490, type: !2084)
!2087 = !{!2088}
!2088 = !DITemplateTypeParameter(name: "T", type: !409)
!2089 = !DILocation(line: 490, column: 1, scope: !2081)
!2090 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h537a474b941fd92dE", scope: !1650, file: !1925, line: 490, type: !2091, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1727, retainedNodes: !2094)
!2091 = !DISubroutineType(types: !2092)
!2092 = !{null, !2093}
!2093 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !78, size: 64, align: 64, dwarfAddressSpace: 0)
!2094 = !{!2095}
!2095 = !DILocalVariable(arg: 1, scope: !2090, file: !1925, line: 490, type: !2093)
!2096 = !DILocation(line: 490, column: 1, scope: !2090)
!2097 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1efb1a0f0dbfd000E", scope: !1650, file: !1925, line: 490, type: !2098, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2103, retainedNodes: !2101)
!2098 = !DISubroutineType(types: !2099)
!2099 = !{null, !2100}
!2100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !429, size: 64, align: 64, dwarfAddressSpace: 0)
!2101 = !{!2102}
!2102 = !DILocalVariable(arg: 1, scope: !2097, file: !1925, line: 490, type: !2100)
!2103 = !{!2104}
!2104 = !DITemplateTypeParameter(name: "T", type: !429)
!2105 = !DILocation(line: 490, column: 1, scope: !2097)
!2106 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h8251a55a441c074cE", scope: !1650, file: !1925, line: 490, type: !2107, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2112, retainedNodes: !2110)
!2107 = !DISubroutineType(types: !2108)
!2108 = !{null, !2109}
!2109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !377, size: 64, align: 64, dwarfAddressSpace: 0)
!2110 = !{!2111}
!2111 = !DILocalVariable(arg: 1, scope: !2106, file: !1925, line: 490, type: !2109)
!2112 = !{!2113}
!2113 = !DITemplateTypeParameter(name: "T", type: !377)
!2114 = !DILocation(line: 490, column: 1, scope: !2106)
!2115 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h20cf449c63b54803E", scope: !1650, file: !1925, line: 490, type: !2116, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2121, retainedNodes: !2119)
!2116 = !DISubroutineType(types: !2117)
!2117 = !{null, !2118}
!2118 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2119 = !{!2120}
!2120 = !DILocalVariable(arg: 1, scope: !2115, file: !1925, line: 490, type: !2118)
!2121 = !{!2122}
!2122 = !DITemplateTypeParameter(name: "T", type: !107)
!2123 = !DILocation(line: 490, column: 1, scope: !2115)
!2124 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc7dbaf187f86c51fE", scope: !1650, file: !1925, line: 490, type: !2125, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2130, retainedNodes: !2128)
!2125 = !DISubroutineType(types: !2126)
!2126 = !{null, !2127}
!2127 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!2128 = !{!2129}
!2129 = !DILocalVariable(arg: 1, scope: !2124, file: !1925, line: 490, type: !2127)
!2130 = !{!2131}
!2131 = !DITemplateTypeParameter(name: "T", type: !259)
!2132 = !DILocation(line: 490, column: 1, scope: !2124)
!2133 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17heb3c5254be357060E", scope: !1650, file: !1925, line: 490, type: !2134, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1087, retainedNodes: !2137)
!2134 = !DISubroutineType(types: !2135)
!2135 = !{null, !2136}
!2136 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!2137 = !{!2138}
!2138 = !DILocalVariable(arg: 1, scope: !2133, file: !1925, line: 490, type: !2136)
!2139 = !DILocation(line: 490, column: 1, scope: !2133)
!2140 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h324b8ae550c3f2a9E", scope: !1650, file: !1925, line: 490, type: !2141, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2144)
!2141 = !DISubroutineType(types: !2142)
!2142 = !{null, !2143}
!2143 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!2144 = !{!2145}
!2145 = !DILocalVariable(arg: 1, scope: !2140, file: !1925, line: 490, type: !2143)
!2146 = !DILocation(line: 490, column: 1, scope: !2140)
!2147 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h5f5e27f405ffa089E", scope: !1650, file: !1925, line: 490, type: !2148, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2153, retainedNodes: !2151)
!2148 = !DISubroutineType(types: !2149)
!2149 = !{null, !2150}
!2150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2151 = !{!2152}
!2152 = !DILocalVariable(arg: 1, scope: !2147, file: !1925, line: 490, type: !2150)
!2153 = !{!2154}
!2154 = !DITemplateTypeParameter(name: "T", type: !418)
!2155 = !DILocation(line: 490, column: 1, scope: !2147)
!2156 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h283c42136e656e22E", scope: !1650, file: !1925, line: 490, type: !2157, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2162, retainedNodes: !2160)
!2157 = !DISubroutineType(types: !2158)
!2158 = !{null, !2159}
!2159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!2160 = !{!2161}
!2161 = !DILocalVariable(arg: 1, scope: !2156, file: !1925, line: 490, type: !2159)
!2162 = !{!2163}
!2163 = !DITemplateTypeParameter(name: "T", type: !647)
!2164 = !DILocation(line: 490, column: 1, scope: !2156)
!2165 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h8373c29a9b494984E", scope: !1650, file: !1925, line: 490, type: !2166, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1762, retainedNodes: !2169)
!2166 = !DISubroutineType(types: !2167)
!2167 = !{null, !2168}
!2168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !87, size: 64, align: 64, dwarfAddressSpace: 0)
!2169 = !{!2170}
!2170 = !DILocalVariable(arg: 1, scope: !2165, file: !1925, line: 490, type: !2168)
!2171 = !DILocation(line: 490, column: 1, scope: !2165)
!2172 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he40507a60fef9a32E", scope: !1650, file: !1925, line: 490, type: !2173, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2178, retainedNodes: !2176)
!2173 = !DISubroutineType(types: !2174)
!2174 = !{null, !2175}
!2175 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2176 = !{!2177}
!2177 = !DILocalVariable(arg: 1, scope: !2172, file: !1925, line: 490, type: !2175)
!2178 = !{!2179}
!2179 = !DITemplateTypeParameter(name: "T", type: !96)
!2180 = !DILocation(line: 490, column: 1, scope: !2172)
!2181 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h43e91b6111d11b81E", scope: !1650, file: !1925, line: 490, type: !2182, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2187, retainedNodes: !2185)
!2182 = !DISubroutineType(types: !2183)
!2183 = !{null, !2184}
!2184 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!2185 = !{!2186}
!2186 = !DILocalVariable(arg: 1, scope: !2181, file: !1925, line: 490, type: !2184)
!2187 = !{!2188}
!2188 = !DITemplateTypeParameter(name: "T", type: !386)
!2189 = !DILocation(line: 490, column: 1, scope: !2181)
!2190 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h5c1bb78c64dc0504E", scope: !1650, file: !1925, line: 490, type: !2191, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2196, retainedNodes: !2194)
!2191 = !DISubroutineType(types: !2192)
!2192 = !{null, !2193}
!2193 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!2194 = !{!2195}
!2195 = !DILocalVariable(arg: 1, scope: !2190, file: !1925, line: 490, type: !2193)
!2196 = !{!2197}
!2197 = !DITemplateTypeParameter(name: "T", type: !38)
!2198 = !DILocation(line: 490, column: 1, scope: !2190)
!2199 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h5dd68e1feb8b6648E", scope: !1650, file: !1925, line: 490, type: !2200, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2205, retainedNodes: !2203)
!2200 = !DISubroutineType(types: !2201)
!2201 = !{null, !2202}
!2202 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!2203 = !{!2204}
!2204 = !DILocalVariable(arg: 1, scope: !2199, file: !1925, line: 490, type: !2202)
!2205 = !{!2206}
!2206 = !DITemplateTypeParameter(name: "T", type: !319)
!2207 = !DILocation(line: 490, column: 1, scope: !2199)
!2208 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17he5031589a183a3baE", scope: !1650, file: !1925, line: 490, type: !2209, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2214, retainedNodes: !2212)
!2209 = !DISubroutineType(types: !2210)
!2210 = !{null, !2211}
!2211 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2212 = !{!2213}
!2213 = !DILocalVariable(arg: 1, scope: !2208, file: !1925, line: 490, type: !2211)
!2214 = !{!2215}
!2215 = !DITemplateTypeParameter(name: "T", type: !763)
!2216 = !DILocation(line: 490, column: 1, scope: !2208)
!2217 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2839054aeac4d0e5E", scope: !1650, file: !1925, line: 490, type: !2218, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2223, retainedNodes: !2221)
!2218 = !DISubroutineType(types: !2219)
!2219 = !{null, !2220}
!2220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2221 = !{!2222}
!2222 = !DILocalVariable(arg: 1, scope: !2217, file: !1925, line: 490, type: !2220)
!2223 = !{!2224}
!2224 = !DITemplateTypeParameter(name: "T", type: !772)
!2225 = !DILocation(line: 490, column: 1, scope: !2217)
!2226 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3c144070a2d4b116E", scope: !1650, file: !1925, line: 490, type: !2227, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2232, retainedNodes: !2230)
!2227 = !DISubroutineType(types: !2228)
!2228 = !{null, !2229}
!2229 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!2230 = !{!2231}
!2231 = !DILocalVariable(arg: 1, scope: !2226, file: !1925, line: 490, type: !2229)
!2232 = !{!2233}
!2233 = !DITemplateTypeParameter(name: "T", type: !656)
!2234 = !DILocation(line: 490, column: 1, scope: !2226)
!2235 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h0dd3f76376b28e0cE", scope: !1650, file: !1925, line: 490, type: !2236, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2241, retainedNodes: !2239)
!2236 = !DISubroutineType(types: !2237)
!2237 = !{null, !2238}
!2238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!2239 = !{!2240}
!2240 = !DILocalVariable(arg: 1, scope: !2235, file: !1925, line: 490, type: !2238)
!2241 = !{!2242}
!2242 = !DITemplateTypeParameter(name: "T", type: !746)
!2243 = !DILocation(line: 490, column: 1, scope: !2235)
!2244 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h6938fa1a702a4400E", scope: !1650, file: !1925, line: 490, type: !2245, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1129, retainedNodes: !2248)
!2245 = !DISubroutineType(types: !2246)
!2246 = !{null, !2247}
!2247 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!2248 = !{!2249}
!2249 = !DILocalVariable(arg: 1, scope: !2244, file: !1925, line: 490, type: !2247)
!2250 = !DILocation(line: 490, column: 1, scope: !2244)
!2251 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h814e315e72e7075dE", scope: !1650, file: !1925, line: 490, type: !2252, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1657, retainedNodes: !2255)
!2252 = !DISubroutineType(types: !2253)
!2253 = !{null, !2254}
!2254 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2255 = !{!2256}
!2256 = !DILocalVariable(arg: 1, scope: !2251, file: !1925, line: 490, type: !2254)
!2257 = !DILocation(line: 490, column: 1, scope: !2251)
!2258 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5bc8b91ede65243fE", scope: !1650, file: !1925, line: 490, type: !2259, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2264, retainedNodes: !2262)
!2259 = !DISubroutineType(types: !2260)
!2260 = !{null, !2261}
!2261 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!2262 = !{!2263}
!2263 = !DILocalVariable(arg: 1, scope: !2258, file: !1925, line: 490, type: !2261)
!2264 = !{!2265}
!2265 = !DITemplateTypeParameter(name: "T", type: !719)
!2266 = !DILocation(line: 490, column: 1, scope: !2258)
!2267 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17ha518745c299554d4E", scope: !1650, file: !1925, line: 490, type: !2268, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2273, retainedNodes: !2271)
!2268 = !DISubroutineType(types: !2269)
!2269 = !{null, !2270}
!2270 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!2271 = !{!2272}
!2272 = !DILocalVariable(arg: 1, scope: !2267, file: !1925, line: 490, type: !2270)
!2273 = !{!2274}
!2274 = !DITemplateTypeParameter(name: "T", type: !635)
!2275 = !DILocation(line: 490, column: 1, scope: !2267)
!2276 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h56ecbaf9eb075c48E", scope: !2278, file: !2277, line: 35, type: !2281, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !2284)
!2277 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "11087a90ad8f3b9862444e143466697a")
!2278 = !DINamespace(name: "is_null", scope: !2279)
!2279 = !DINamespace(name: "{impl#0}", scope: !2280)
!2280 = !DINamespace(name: "mut_ptr", scope: !1650)
!2281 = !DISubroutineType(types: !2282)
!2282 = !{!310, !2283}
!2283 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2284 = !{!2285}
!2285 = !DILocalVariable(name: "ptr", arg: 1, scope: !2276, file: !2277, line: 35, type: !2283)
!2286 = !DILocation(line: 35, column: 25, scope: !2276)
!2287 = !DILocalVariable(name: "self", arg: 1, scope: !2288, file: !2277, line: 209, type: !2283)
!2288 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h8c7ffb4f238685a6E", scope: !2279, file: !2277, line: 209, type: !2289, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2291)
!2289 = !DISubroutineType(types: !2290)
!2290 = !{!9, !2283}
!2291 = !{!2287}
!2292 = !{!2293}
!2293 = !DITemplateTypeParameter(name: "T", type: !119)
!2294 = !DILocation(line: 209, column: 17, scope: !2288, inlinedAt: !2295)
!2295 = distinct !DILocation(line: 36, column: 13, scope: !2276)
!2296 = !DILocalVariable(name: "self", arg: 1, scope: !2297, file: !2277, line: 57, type: !2283)
!2297 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h94a614a94dd40f3fE", scope: !2279, file: !2277, line: 57, type: !2298, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2302, retainedNodes: !2301)
!2298 = !DISubroutineType(types: !2299)
!2299 = !{!2300, !2283}
!2300 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2301 = !{!2296}
!2302 = !{!2293, !2303}
!2303 = !DITemplateTypeParameter(name: "U", type: !7)
!2304 = !DILocation(line: 57, column: 26, scope: !2297, inlinedAt: !2305)
!2305 = distinct !DILocation(line: 213, column: 33, scope: !2288, inlinedAt: !2295)
!2306 = !DILocation(line: 213, column: 18, scope: !2288, inlinedAt: !2295)
!2307 = !DILocation(line: 36, column: 13, scope: !2276)
!2308 = !DILocation(line: 37, column: 10, scope: !2276)
!2309 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5b75c5d474c75626E", scope: !2279, file: !2277, line: 33, type: !2310, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2312)
!2310 = !DISubroutineType(types: !2311)
!2311 = !{!310, !2143}
!2312 = !{!2313}
!2313 = !DILocalVariable(name: "self", arg: 1, scope: !2309, file: !2277, line: 33, type: !2143)
!2314 = !DILocation(line: 33, column: 26, scope: !2309)
!2315 = !DILocation(line: 50, column: 36, scope: !2309)
!2316 = !DILocation(line: 50, column: 18, scope: !2309)
!2317 = !DILocation(line: 51, column: 6, scope: !2309)
!2318 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cade8872bc45760E", scope: !2279, file: !2277, line: 33, type: !2319, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2322)
!2319 = !DISubroutineType(types: !2320)
!2320 = !{!310, !2321}
!2321 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!2322 = !{!2323}
!2323 = !DILocalVariable(name: "self", arg: 1, scope: !2318, file: !2277, line: 33, type: !2321)
!2324 = !DILocation(line: 33, column: 26, scope: !2318)
!2325 = !DILocation(line: 50, column: 36, scope: !2318)
!2326 = !DILocation(line: 50, column: 18, scope: !2318)
!2327 = !DILocation(line: 51, column: 6, scope: !2318)
!2328 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb85803a2365238b6E", scope: !2279, file: !2277, line: 33, type: !2329, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2331)
!2329 = !DISubroutineType(types: !2330)
!2330 = !{!310, !2059}
!2331 = !{!2332}
!2332 = !DILocalVariable(name: "self", arg: 1, scope: !2328, file: !2277, line: 33, type: !2059)
!2333 = !DILocation(line: 33, column: 26, scope: !2328)
!2334 = !DILocation(line: 50, column: 36, scope: !2328)
!2335 = !DILocation(line: 50, column: 18, scope: !2328)
!2336 = !DILocation(line: 51, column: 6, scope: !2328)
!2337 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hee285a15dbe961b7E", scope: !2279, file: !2277, line: 33, type: !2338, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2340)
!2338 = !DISubroutineType(types: !2339)
!2339 = !{!310, !1955}
!2340 = !{!2341}
!2341 = !DILocalVariable(name: "self", arg: 1, scope: !2337, file: !2277, line: 33, type: !1955)
!2342 = !DILocation(line: 33, column: 26, scope: !2337)
!2343 = !DILocation(line: 50, column: 36, scope: !2337)
!2344 = !DILocation(line: 50, column: 18, scope: !2337)
!2345 = !DILocation(line: 51, column: 6, scope: !2337)
!2346 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hc5cc1e2da30e7042E", scope: !1650, file: !1925, line: 490, type: !2347, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1101, retainedNodes: !2350)
!2347 = !DISubroutineType(types: !2348)
!2348 = !{null, !2349}
!2349 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2350 = !{!2351}
!2351 = !DILocalVariable(arg: 1, scope: !2346, file: !1925, line: 490, type: !2349)
!2352 = !DILocation(line: 490, column: 1, scope: !2346)
!2353 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h84a6ce27c0afbb4aE", scope: !1650, file: !1925, line: 490, type: !2354, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2359, retainedNodes: !2357)
!2354 = !DISubroutineType(types: !2355)
!2355 = !{null, !2356}
!2356 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!2357 = !{!2358}
!2358 = !DILocalVariable(arg: 1, scope: !2353, file: !1925, line: 490, type: !2356)
!2359 = !{!2360}
!2360 = !DITemplateTypeParameter(name: "T", type: !589)
!2361 = !DILocation(line: 490, column: 1, scope: !2353)
!2362 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h0bad417b176f710cE", scope: !2364, file: !2363, line: 111, type: !2365, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2367)
!2363 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2364 = !DINamespace(name: "metadata", scope: !1650)
!2365 = !DISubroutineType(types: !2366)
!2366 = !{!1758, !6, !7}
!2367 = !{!2368, !2369}
!2368 = !DILocalVariable(name: "data_address", arg: 1, scope: !2362, file: !2363, line: 112, type: !6)
!2369 = !DILocalVariable(name: "metadata", arg: 2, scope: !2362, file: !2363, line: 113, type: !7)
!2370 = !DILocation(line: 112, column: 5, scope: !2362)
!2371 = !DILocation(line: 113, column: 5, scope: !2362)
!2372 = !DILocation(line: 118, column: 36, scope: !2362)
!2373 = !DILocation(line: 118, column: 14, scope: !2362)
!2374 = !DILocation(line: 119, column: 2, scope: !2362)
!2375 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hc761ff3c24b320a5E", scope: !2364, file: !2363, line: 111, type: !2376, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2378)
!2376 = !DISubroutineType(types: !2377)
!2377 = !{!1688, !6, !7}
!2378 = !{!2379, !2380}
!2379 = !DILocalVariable(name: "data_address", arg: 1, scope: !2375, file: !2363, line: 112, type: !6)
!2380 = !DILocalVariable(name: "metadata", arg: 2, scope: !2375, file: !2363, line: 113, type: !7)
!2381 = !DILocation(line: 112, column: 5, scope: !2375)
!2382 = !DILocation(line: 113, column: 5, scope: !2375)
!2383 = !DILocation(line: 118, column: 36, scope: !2375)
!2384 = !DILocation(line: 118, column: 14, scope: !2375)
!2385 = !DILocation(line: 119, column: 2, scope: !2375)
!2386 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17he7e2815523f50746E", scope: !2364, file: !2363, line: 111, type: !2387, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2389)
!2387 = !DISubroutineType(types: !2388)
!2388 = !{!1653, !6, !7}
!2389 = !{!2390, !2391}
!2390 = !DILocalVariable(name: "data_address", arg: 1, scope: !2386, file: !2363, line: 112, type: !6)
!2391 = !DILocalVariable(name: "metadata", arg: 2, scope: !2386, file: !2363, line: 113, type: !7)
!2392 = !DILocation(line: 112, column: 5, scope: !2386)
!2393 = !DILocation(line: 113, column: 5, scope: !2386)
!2394 = !DILocation(line: 118, column: 36, scope: !2386)
!2395 = !DILocation(line: 118, column: 14, scope: !2386)
!2396 = !DILocation(line: 119, column: 2, scope: !2386)
!2397 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17he9c851442e520717E", scope: !2364, file: !2363, line: 111, type: !2398, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2400)
!2398 = !DISubroutineType(types: !2399)
!2399 = !{!1723, !6, !7}
!2400 = !{!2401, !2402}
!2401 = !DILocalVariable(name: "data_address", arg: 1, scope: !2397, file: !2363, line: 112, type: !6)
!2402 = !DILocalVariable(name: "metadata", arg: 2, scope: !2397, file: !2363, line: 113, type: !7)
!2403 = !DILocation(line: 112, column: 5, scope: !2397)
!2404 = !DILocation(line: 113, column: 5, scope: !2397)
!2405 = !DILocation(line: 118, column: 36, scope: !2397)
!2406 = !DILocation(line: 118, column: 14, scope: !2397)
!2407 = !DILocation(line: 119, column: 2, scope: !2397)
!2408 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h12ad7fe2d71a25d8E", scope: !2364, file: !2363, line: 94, type: !2409, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2411)
!2409 = !DISubroutineType(types: !2410)
!2410 = !{null, !1758}
!2411 = !{!2412}
!2412 = !DILocalVariable(name: "ptr", arg: 1, scope: !2408, file: !2363, line: 94, type: !1758)
!2413 = !DILocation(line: 94, column: 34, scope: !2408)
!2414 = !DILocation(line: 98, column: 14, scope: !2408)
!2415 = !DILocation(line: 99, column: 2, scope: !2408)
!2416 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17hc49a6be97029e943E", scope: !2364, file: !2363, line: 94, type: !2417, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2419)
!2417 = !DISubroutineType(types: !2418)
!2418 = !{null, !1653}
!2419 = !{!2420}
!2420 = !DILocalVariable(name: "ptr", arg: 1, scope: !2416, file: !2363, line: 94, type: !1653)
!2421 = !DILocation(line: 94, column: 34, scope: !2416)
!2422 = !DILocation(line: 98, column: 14, scope: !2416)
!2423 = !DILocation(line: 99, column: 2, scope: !2416)
!2424 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17hc9380656c286240fE", scope: !2364, file: !2363, line: 94, type: !2425, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2427)
!2425 = !DISubroutineType(types: !2426)
!2426 = !{null, !1688}
!2427 = !{!2428}
!2428 = !DILocalVariable(name: "ptr", arg: 1, scope: !2424, file: !2363, line: 94, type: !1688)
!2429 = !DILocation(line: 94, column: 34, scope: !2424)
!2430 = !DILocation(line: 98, column: 14, scope: !2424)
!2431 = !DILocation(line: 99, column: 2, scope: !2424)
!2432 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17hec6536c90c172c93E", scope: !2364, file: !2363, line: 94, type: !2433, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2435)
!2433 = !DISubroutineType(types: !2434)
!2434 = !{null, !1723}
!2435 = !{!2436}
!2436 = !DILocalVariable(name: "ptr", arg: 1, scope: !2432, file: !2363, line: 94, type: !1723)
!2437 = !DILocation(line: 94, column: 34, scope: !2432)
!2438 = !DILocation(line: 98, column: 14, scope: !2432)
!2439 = !DILocation(line: 99, column: 2, scope: !2432)
!2440 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h101aa9397ab23ffaE", scope: !1648, file: !2441, line: 197, type: !2442, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2444)
!2441 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "e2305a7f679119ef3d1d85e2bcd47c5d")
!2442 = !DISubroutineType(types: !2443)
!2443 = !{!1648, !2321}
!2444 = !{!2445}
!2445 = !DILocalVariable(name: "ptr", arg: 1, scope: !2440, file: !2441, line: 197, type: !2321)
!2446 = !DILocation(line: 197, column: 39, scope: !2440)
!2447 = !DILocation(line: 200, column: 13, scope: !2440)
!2448 = !DILocation(line: 201, column: 13, scope: !2440)
!2449 = !DILocation(line: 203, column: 6, scope: !2440)
!2450 = !DILocalVariable(name: "ptr", arg: 1, scope: !2451, file: !2452, line: 2484, type: !2321)
!2451 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h34922916f7de97bbE", scope: !2453, file: !2452, line: 2484, type: !2455, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2457)
!2452 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a443bdaf0a09f89f5b2fb75aa981800")
!2453 = !DINamespace(name: "new_unchecked", scope: !2454)
!2454 = !DINamespace(name: "{impl#3}", scope: !1649)
!2455 = !DISubroutineType(types: !2456)
!2456 = !{null, !2321}
!2457 = !{!2450}
!2458 = !DILocation(line: 2484, column: 39, scope: !2451, inlinedAt: !2459)
!2459 = distinct !DILocation(line: 200, column: 13, scope: !2440)
!2460 = !DILocation(line: 200, column: 134, scope: !2461, inlinedAt: !2459)
!2461 = !DILexicalBlockFile(scope: !2451, file: !2441, discriminator: 0)
!2462 = !DILocation(line: 200, column: 133, scope: !2461, inlinedAt: !2459)
!2463 = !DILocation(line: 2485, column: 20, scope: !2451, inlinedAt: !2459)
!2464 = !DILocation(line: 2487, column: 21, scope: !2451, inlinedAt: !2459)
!2465 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1468c9b0bb033562E", scope: !1755, file: !2441, line: 197, type: !2466, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2468)
!2466 = !DISubroutineType(types: !2467)
!2467 = !{!1755, !2143}
!2468 = !{!2469}
!2469 = !DILocalVariable(name: "ptr", arg: 1, scope: !2465, file: !2441, line: 197, type: !2143)
!2470 = !DILocation(line: 197, column: 39, scope: !2465)
!2471 = !DILocation(line: 200, column: 13, scope: !2465)
!2472 = !DILocation(line: 201, column: 13, scope: !2465)
!2473 = !DILocation(line: 203, column: 6, scope: !2465)
!2474 = !DILocalVariable(name: "ptr", arg: 1, scope: !2475, file: !2452, line: 2484, type: !2143)
!2475 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha7b0f3f04f8eee9aE", scope: !2453, file: !2452, line: 2484, type: !2141, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2476)
!2476 = !{!2474}
!2477 = !DILocation(line: 2484, column: 39, scope: !2475, inlinedAt: !2478)
!2478 = distinct !DILocation(line: 200, column: 13, scope: !2465)
!2479 = !DILocation(line: 200, column: 134, scope: !2480, inlinedAt: !2478)
!2480 = !DILexicalBlockFile(scope: !2475, file: !2441, discriminator: 0)
!2481 = !DILocation(line: 200, column: 133, scope: !2480, inlinedAt: !2478)
!2482 = !DILocation(line: 2485, column: 20, scope: !2475, inlinedAt: !2478)
!2483 = !DILocation(line: 2487, column: 21, scope: !2475, inlinedAt: !2478)
!2484 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha6a635d9370e98b4E", scope: !1720, file: !2441, line: 197, type: !2485, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2487)
!2485 = !DISubroutineType(types: !2486)
!2486 = !{!1720, !2059}
!2487 = !{!2488}
!2488 = !DILocalVariable(name: "ptr", arg: 1, scope: !2484, file: !2441, line: 197, type: !2059)
!2489 = !DILocation(line: 197, column: 39, scope: !2484)
!2490 = !DILocation(line: 200, column: 13, scope: !2484)
!2491 = !DILocation(line: 201, column: 13, scope: !2484)
!2492 = !DILocation(line: 203, column: 6, scope: !2484)
!2493 = !DILocalVariable(name: "ptr", arg: 1, scope: !2494, file: !2452, line: 2484, type: !2059)
!2494 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h01da4f7096d6fd72E", scope: !2453, file: !2452, line: 2484, type: !2057, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2495)
!2495 = !{!2493}
!2496 = !DILocation(line: 2484, column: 39, scope: !2494, inlinedAt: !2497)
!2497 = distinct !DILocation(line: 200, column: 13, scope: !2484)
!2498 = !DILocation(line: 200, column: 134, scope: !2499, inlinedAt: !2497)
!2499 = !DILexicalBlockFile(scope: !2494, file: !2441, discriminator: 0)
!2500 = !DILocation(line: 200, column: 133, scope: !2499, inlinedAt: !2497)
!2501 = !DILocation(line: 2485, column: 20, scope: !2494, inlinedAt: !2497)
!2502 = !DILocation(line: 2487, column: 21, scope: !2494, inlinedAt: !2497)
!2503 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd5b5d3b8d79bc3faE", scope: !1685, file: !2441, line: 197, type: !2504, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2506)
!2504 = !DISubroutineType(types: !2505)
!2505 = !{!1685, !1955}
!2506 = !{!2507}
!2507 = !DILocalVariable(name: "ptr", arg: 1, scope: !2503, file: !2441, line: 197, type: !1955)
!2508 = !DILocation(line: 197, column: 39, scope: !2503)
!2509 = !DILocation(line: 200, column: 13, scope: !2503)
!2510 = !DILocation(line: 201, column: 13, scope: !2503)
!2511 = !DILocation(line: 203, column: 6, scope: !2503)
!2512 = !DILocalVariable(name: "ptr", arg: 1, scope: !2513, file: !2452, line: 2484, type: !1955)
!2513 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6b02552055afe2f6E", scope: !2453, file: !2452, line: 2484, type: !1953, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2514)
!2514 = !{!2512}
!2515 = !DILocation(line: 2484, column: 39, scope: !2513, inlinedAt: !2516)
!2516 = distinct !DILocation(line: 200, column: 13, scope: !2503)
!2517 = !DILocation(line: 200, column: 134, scope: !2518, inlinedAt: !2516)
!2518 = !DILexicalBlockFile(scope: !2513, file: !2441, discriminator: 0)
!2519 = !DILocation(line: 200, column: 133, scope: !2518, inlinedAt: !2516)
!2520 = !DILocation(line: 2485, column: 20, scope: !2513, inlinedAt: !2516)
!2521 = !DILocation(line: 2487, column: 21, scope: !2513, inlinedAt: !2516)
!2522 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h790cdc837b55a2fdE", scope: !1650, file: !1925, line: 490, type: !2523, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2528, retainedNodes: !2526)
!2523 = !DISubroutineType(types: !2524)
!2524 = !{null, !2525}
!2525 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!2526 = !{!2527}
!2527 = !DILocalVariable(arg: 1, scope: !2522, file: !1925, line: 490, type: !2525)
!2528 = !{!2529}
!2529 = !DITemplateTypeParameter(name: "T", type: !605)
!2530 = !DILocation(line: 490, column: 1, scope: !2522)
!2531 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h09066b4e06b0dcfaE", scope: !2533, file: !2532, line: 94, type: !2535, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2541, retainedNodes: !2538)
!2532 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "2a21946c6980740609ff35bdd2bfdb1c")
!2533 = !DINamespace(name: "{impl#0}", scope: !2534)
!2534 = !DINamespace(name: "const_ptr", scope: !1650)
!2535 = !DISubroutineType(types: !2536)
!2536 = !{!1688, !2537, !1688}
!2537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2538 = !{!2539, !2540}
!2539 = !DILocalVariable(name: "self", arg: 1, scope: !2531, file: !2532, line: 94, type: !2537)
!2540 = !DILocalVariable(name: "meta", arg: 2, scope: !2531, file: !2532, line: 94, type: !1688)
!2541 = !{!2293, !2542}
!2542 = !DITemplateTypeParameter(name: "U", type: !31)
!2543 = !DILocation(line: 94, column: 38, scope: !2531)
!2544 = !DILocation(line: 94, column: 44, scope: !2531)
!2545 = !DILocation(line: 98, column: 48, scope: !2531)
!2546 = !DILocation(line: 98, column: 9, scope: !2531)
!2547 = !DILocation(line: 99, column: 6, scope: !2531)
!2548 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0c4419e7600dfa9eE", scope: !2533, file: !2532, line: 94, type: !2549, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2554, retainedNodes: !2551)
!2549 = !DISubroutineType(types: !2550)
!2550 = !{!1653, !2537, !1653}
!2551 = !{!2552, !2553}
!2552 = !DILocalVariable(name: "self", arg: 1, scope: !2548, file: !2532, line: 94, type: !2537)
!2553 = !DILocalVariable(name: "meta", arg: 2, scope: !2548, file: !2532, line: 94, type: !1653)
!2554 = !{!2293, !2555}
!2555 = !DITemplateTypeParameter(name: "U", type: !13)
!2556 = !DILocation(line: 94, column: 38, scope: !2548)
!2557 = !DILocation(line: 94, column: 44, scope: !2548)
!2558 = !DILocation(line: 98, column: 48, scope: !2548)
!2559 = !DILocation(line: 98, column: 9, scope: !2548)
!2560 = !DILocation(line: 99, column: 6, scope: !2548)
!2561 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6e3b57a99a619c33E", scope: !2533, file: !2532, line: 94, type: !2562, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2567, retainedNodes: !2564)
!2562 = !DISubroutineType(types: !2563)
!2563 = !{!1723, !2537, !1723}
!2564 = !{!2565, !2566}
!2565 = !DILocalVariable(name: "self", arg: 1, scope: !2561, file: !2532, line: 94, type: !2537)
!2566 = !DILocalVariable(name: "meta", arg: 2, scope: !2561, file: !2532, line: 94, type: !1723)
!2567 = !{!2293, !2568}
!2568 = !DITemplateTypeParameter(name: "U", type: !20)
!2569 = !DILocation(line: 94, column: 38, scope: !2561)
!2570 = !DILocation(line: 94, column: 44, scope: !2561)
!2571 = !DILocation(line: 98, column: 48, scope: !2561)
!2572 = !DILocation(line: 98, column: 9, scope: !2561)
!2573 = !DILocation(line: 99, column: 6, scope: !2561)
!2574 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7fd81e3ebae8be5cE", scope: !2533, file: !2532, line: 94, type: !2575, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2580, retainedNodes: !2577)
!2575 = !DISubroutineType(types: !2576)
!2576 = !{!1758, !2537, !1758}
!2577 = !{!2578, !2579}
!2578 = !DILocalVariable(name: "self", arg: 1, scope: !2574, file: !2532, line: 94, type: !2537)
!2579 = !DILocalVariable(name: "meta", arg: 2, scope: !2574, file: !2532, line: 94, type: !1758)
!2580 = !{!2293, !2581}
!2581 = !DITemplateTypeParameter(name: "U", type: !60)
!2582 = !DILocation(line: 94, column: 38, scope: !2574)
!2583 = !DILocation(line: 94, column: 44, scope: !2574)
!2584 = !DILocation(line: 98, column: 48, scope: !2574)
!2585 = !DILocation(line: 98, column: 9, scope: !2574)
!2586 = !DILocation(line: 99, column: 6, scope: !2574)
!2587 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h8aaa10593cc4e727E", scope: !2588, file: !2532, line: 36, type: !2589, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !2591)
!2588 = !DINamespace(name: "is_null", scope: !2533)
!2589 = !DISubroutineType(types: !2590)
!2590 = !{!310, !2537}
!2591 = !{!2592}
!2592 = !DILocalVariable(name: "ptr", arg: 1, scope: !2587, file: !2532, line: 36, type: !2537)
!2593 = !DILocation(line: 36, column: 25, scope: !2587)
!2594 = !DILocalVariable(name: "self", arg: 1, scope: !2595, file: !2532, line: 203, type: !2537)
!2595 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17h21bfd0b7b6a9de57E", scope: !2533, file: !2532, line: 203, type: !2596, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2598)
!2596 = !DISubroutineType(types: !2597)
!2597 = !{!9, !2537}
!2598 = !{!2594}
!2599 = !DILocation(line: 203, column: 17, scope: !2595, inlinedAt: !2600)
!2600 = distinct !DILocation(line: 37, column: 13, scope: !2587)
!2601 = !DILocalVariable(name: "self", arg: 1, scope: !2602, file: !2532, line: 58, type: !2537)
!2602 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h76ed85af54a12aadE", scope: !2533, file: !2532, line: 58, type: !2603, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2302, retainedNodes: !2605)
!2603 = !DISubroutineType(types: !2604)
!2604 = !{!6, !2537}
!2605 = !{!2601}
!2606 = !DILocation(line: 58, column: 26, scope: !2602, inlinedAt: !2607)
!2607 = distinct !DILocation(line: 207, column: 33, scope: !2595, inlinedAt: !2600)
!2608 = !DILocation(line: 207, column: 18, scope: !2595, inlinedAt: !2600)
!2609 = !DILocation(line: 37, column: 13, scope: !2587)
!2610 = !DILocation(line: 38, column: 10, scope: !2587)
!2611 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0cef2c53d5d62d7aE", scope: !2533, file: !2532, line: 34, type: !2612, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2614)
!2612 = !DISubroutineType(types: !2613)
!2613 = !{!310, !1723}
!2614 = !{!2615}
!2615 = !DILocalVariable(name: "self", arg: 1, scope: !2611, file: !2532, line: 34, type: !1723)
!2616 = !DILocation(line: 34, column: 26, scope: !2611)
!2617 = !DILocation(line: 51, column: 36, scope: !2611)
!2618 = !DILocation(line: 51, column: 18, scope: !2611)
!2619 = !DILocation(line: 52, column: 6, scope: !2611)
!2620 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h1de99fc2e2d78722E", scope: !2533, file: !2532, line: 34, type: !2621, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2623)
!2621 = !DISubroutineType(types: !2622)
!2622 = !{!310, !1653}
!2623 = !{!2624}
!2624 = !DILocalVariable(name: "self", arg: 1, scope: !2620, file: !2532, line: 34, type: !1653)
!2625 = !DILocation(line: 34, column: 26, scope: !2620)
!2626 = !DILocation(line: 51, column: 36, scope: !2620)
!2627 = !DILocation(line: 51, column: 18, scope: !2620)
!2628 = !DILocation(line: 52, column: 6, scope: !2620)
!2629 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4c792ab9bda9a672E", scope: !2533, file: !2532, line: 34, type: !2630, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2632)
!2630 = !DISubroutineType(types: !2631)
!2631 = !{!310, !1758}
!2632 = !{!2633}
!2633 = !DILocalVariable(name: "self", arg: 1, scope: !2629, file: !2532, line: 34, type: !1758)
!2634 = !DILocation(line: 34, column: 26, scope: !2629)
!2635 = !DILocation(line: 51, column: 36, scope: !2629)
!2636 = !DILocation(line: 51, column: 18, scope: !2629)
!2637 = !DILocation(line: 52, column: 6, scope: !2629)
!2638 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdf84218ea60ce1c3E", scope: !2533, file: !2532, line: 34, type: !2639, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2641)
!2639 = !DISubroutineType(types: !2640)
!2640 = !{!310, !1688}
!2641 = !{!2642}
!2642 = !DILocalVariable(name: "self", arg: 1, scope: !2638, file: !2532, line: 34, type: !1688)
!2643 = !DILocation(line: 34, column: 26, scope: !2638)
!2644 = !DILocation(line: 51, column: 36, scope: !2638)
!2645 = !DILocation(line: 51, column: 18, scope: !2638)
!2646 = !DILocation(line: 52, column: 6, scope: !2638)
!2647 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5d8324cb0e2d7afcE", scope: !2649, file: !2648, line: 313, type: !2651, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2654)
!2648 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "a3c36e35ceb67ad777a82e040f0657ec")
!2649 = !DINamespace(name: "{impl#12}", scope: !2650)
!2650 = !DINamespace(name: "array", scope: !48)
!2651 = !DISubroutineType(types: !2652)
!2652 = !{!192, !2653, !210}
!2653 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2654 = !{!2655, !2656}
!2655 = !DILocalVariable(name: "self", arg: 1, scope: !2647, file: !2648, line: 313, type: !2653)
!2656 = !DILocalVariable(name: "f", arg: 2, scope: !2647, file: !2648, line: 313, type: !210)
!2657 = !DILocation(line: 313, column: 12, scope: !2647)
!2658 = !DILocation(line: 313, column: 19, scope: !2647)
!2659 = !DILocation(line: 314, column: 27, scope: !2647)
!2660 = !DILocation(line: 314, column: 26, scope: !2647)
!2661 = !DILocation(line: 314, column: 9, scope: !2647)
!2662 = !DILocation(line: 315, column: 6, scope: !2647)
!2663 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h90f6c89f40d6b5baE", scope: !2649, file: !2648, line: 313, type: !2664, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2667)
!2664 = !DISubroutineType(types: !2665)
!2665 = !{!192, !2666, !210}
!2666 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2667 = !{!2668, !2669}
!2668 = !DILocalVariable(name: "self", arg: 1, scope: !2663, file: !2648, line: 313, type: !2666)
!2669 = !DILocalVariable(name: "f", arg: 2, scope: !2663, file: !2648, line: 313, type: !210)
!2670 = !DILocation(line: 313, column: 12, scope: !2663)
!2671 = !DILocation(line: 313, column: 19, scope: !2663)
!2672 = !DILocation(line: 314, column: 27, scope: !2663)
!2673 = !DILocation(line: 314, column: 26, scope: !2663)
!2674 = !DILocation(line: 314, column: 9, scope: !2663)
!2675 = !DILocation(line: 315, column: 6, scope: !2663)
!2676 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he4edf544b9a8d7b5E", scope: !2649, file: !2648, line: 313, type: !2677, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2679)
!2677 = !DISubroutineType(types: !2678)
!2678 = !{!192, !559, !210}
!2679 = !{!2680, !2681}
!2680 = !DILocalVariable(name: "self", arg: 1, scope: !2676, file: !2648, line: 313, type: !559)
!2681 = !DILocalVariable(name: "f", arg: 2, scope: !2676, file: !2648, line: 313, type: !210)
!2682 = !DILocation(line: 313, column: 12, scope: !2676)
!2683 = !DILocation(line: 313, column: 19, scope: !2676)
!2684 = !DILocation(line: 314, column: 27, scope: !2676)
!2685 = !DILocation(line: 314, column: 26, scope: !2676)
!2686 = !DILocation(line: 314, column: 9, scope: !2676)
!2687 = !DILocation(line: 315, column: 6, scope: !2676)
!2688 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he820ad50be5e6091E", scope: !2649, file: !2648, line: 313, type: !2689, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2692)
!2689 = !DISubroutineType(types: !2690)
!2690 = !{!192, !2691, !210}
!2691 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2692 = !{!2693, !2694}
!2693 = !DILocalVariable(name: "self", arg: 1, scope: !2688, file: !2648, line: 313, type: !2691)
!2694 = !DILocalVariable(name: "f", arg: 2, scope: !2688, file: !2648, line: 313, type: !210)
!2695 = !DILocation(line: 313, column: 12, scope: !2688)
!2696 = !DILocation(line: 313, column: 19, scope: !2688)
!2697 = !DILocation(line: 314, column: 27, scope: !2688)
!2698 = !DILocation(line: 314, column: 26, scope: !2688)
!2699 = !DILocation(line: 314, column: 9, scope: !2688)
!2700 = !DILocation(line: 315, column: 6, scope: !2688)
!2701 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heabdff05faca4c55E", scope: !2649, file: !2648, line: 313, type: !2702, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2705)
!2702 = !DISubroutineType(types: !2703)
!2703 = !{!192, !2704, !210}
!2704 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2705 = !{!2706, !2707}
!2706 = !DILocalVariable(name: "self", arg: 1, scope: !2701, file: !2648, line: 313, type: !2704)
!2707 = !DILocalVariable(name: "f", arg: 2, scope: !2701, file: !2648, line: 313, type: !210)
!2708 = !DILocation(line: 313, column: 12, scope: !2701)
!2709 = !DILocation(line: 313, column: 19, scope: !2701)
!2710 = !DILocation(line: 314, column: 27, scope: !2701)
!2711 = !DILocation(line: 314, column: 26, scope: !2701)
!2712 = !DILocation(line: 314, column: 9, scope: !2701)
!2713 = !DILocation(line: 315, column: 6, scope: !2701)
!2714 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h84337364f78411b1E", scope: !2715, file: !2648, line: 347, type: !2716, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2722, retainedNodes: !2719)
!2715 = !DINamespace(name: "{impl#15}", scope: !2650)
!2716 = !DISubroutineType(types: !2717)
!2717 = !{!1160, !2666, !2718, !917}
!2718 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1309, file: !2, align: 8, elements: !21, identifier: "98354f4666592799690865bab9a2b13b")
!2719 = !{!2720, !2721}
!2720 = !DILocalVariable(name: "self", arg: 1, scope: !2714, file: !2648, line: 347, type: !2666)
!2721 = !DILocalVariable(name: "index", arg: 2, scope: !2714, file: !2648, line: 347, type: !2718)
!2722 = !{!1169, !2723}
!2723 = !DITemplateTypeParameter(name: "I", type: !2718)
!2724 = !DILocation(line: 347, column: 14, scope: !2714)
!2725 = !DILocation(line: 347, column: 21, scope: !2714)
!2726 = !DILocation(line: 348, column: 9, scope: !2714)
!2727 = !DILocation(line: 349, column: 6, scope: !2714)
!2728 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9bc26a2a81d4c828E", scope: !2715, file: !2648, line: 347, type: !2729, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !2731)
!2729 = !DISubroutineType(types: !2730)
!2730 = !{!1140, !559, !2718, !917}
!2731 = !{!2732, !2733}
!2732 = !DILocalVariable(name: "self", arg: 1, scope: !2728, file: !2648, line: 347, type: !559)
!2733 = !DILocalVariable(name: "index", arg: 2, scope: !2728, file: !2648, line: 347, type: !2718)
!2734 = !{!1149, !2723}
!2735 = !DILocation(line: 347, column: 14, scope: !2728)
!2736 = !DILocation(line: 347, column: 21, scope: !2728)
!2737 = !DILocation(line: 348, column: 9, scope: !2728)
!2738 = !DILocation(line: 349, column: 6, scope: !2728)
!2739 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdefa72d5daacd8e5E", scope: !2715, file: !2648, line: 347, type: !2740, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !2742)
!2740 = !DISubroutineType(types: !2741)
!2741 = !{!1140, !2704, !2718, !917}
!2742 = !{!2743, !2744}
!2743 = !DILocalVariable(name: "self", arg: 1, scope: !2739, file: !2648, line: 347, type: !2704)
!2744 = !DILocalVariable(name: "index", arg: 2, scope: !2739, file: !2648, line: 347, type: !2718)
!2745 = !DILocation(line: 347, column: 14, scope: !2739)
!2746 = !DILocation(line: 347, column: 21, scope: !2739)
!2747 = !DILocation(line: 348, column: 9, scope: !2739)
!2748 = !DILocation(line: 349, column: 6, scope: !2739)
!2749 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he0c5758d577d6d61E", scope: !2715, file: !2648, line: 347, type: !2750, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !2752)
!2750 = !DISubroutineType(types: !2751)
!2751 = !{!1221, !2653, !2718, !917}
!2752 = !{!2753, !2754}
!2753 = !DILocalVariable(name: "self", arg: 1, scope: !2749, file: !2648, line: 347, type: !2653)
!2754 = !DILocalVariable(name: "index", arg: 2, scope: !2749, file: !2648, line: 347, type: !2718)
!2755 = !{!1230, !2723}
!2756 = !DILocation(line: 347, column: 14, scope: !2749)
!2757 = !DILocation(line: 347, column: 21, scope: !2749)
!2758 = !DILocation(line: 348, column: 9, scope: !2749)
!2759 = !DILocation(line: 349, column: 6, scope: !2749)
!2760 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17he4bf4da8999df314E", scope: !2715, file: !2648, line: 347, type: !2761, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2722, retainedNodes: !2763)
!2761 = !DISubroutineType(types: !2762)
!2762 = !{!1160, !2691, !2718, !917}
!2763 = !{!2764, !2765}
!2764 = !DILocalVariable(name: "self", arg: 1, scope: !2760, file: !2648, line: 347, type: !2691)
!2765 = !DILocalVariable(name: "index", arg: 2, scope: !2760, file: !2648, line: 347, type: !2718)
!2766 = !DILocation(line: 347, column: 14, scope: !2760)
!2767 = !DILocation(line: 347, column: 21, scope: !2760)
!2768 = !DILocation(line: 348, column: 9, scope: !2760)
!2769 = !DILocation(line: 349, column: 6, scope: !2760)
!2770 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf61c45aaca035dadE", scope: !2715, file: !2648, line: 347, type: !2771, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2777, retainedNodes: !2774)
!2771 = !DISubroutineType(types: !2772)
!2772 = !{!1496, !2773, !2718, !917}
!2773 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !594, size: 64, align: 64, dwarfAddressSpace: 0)
!2774 = !{!2775, !2776}
!2775 = !DILocalVariable(name: "self", arg: 1, scope: !2770, file: !2648, line: 347, type: !2773)
!2776 = !DILocalVariable(name: "index", arg: 2, scope: !2770, file: !2648, line: 347, type: !2718)
!2777 = !{!1058, !2723}
!2778 = !DILocation(line: 347, column: 14, scope: !2770)
!2779 = !DILocation(line: 347, column: 21, scope: !2770)
!2780 = !DILocation(line: 348, column: 9, scope: !2770)
!2781 = !DILocation(line: 349, column: 6, scope: !2770)
!2782 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h1f8ca0e054abe07bE", scope: !2784, file: !2783, line: 741, type: !2785, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2787)
!2783 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "0b3adda84e3d0ea3eafbebcfb4ca210d")
!2784 = !DINamespace(name: "{impl#0}", scope: !1645)
!2785 = !DISubroutineType(types: !2786)
!2786 = !{!1717, !1221}
!2787 = !{!2788}
!2788 = !DILocalVariable(name: "self", arg: 1, scope: !2782, file: !2783, line: 741, type: !1221)
!2789 = !DILocation(line: 741, column: 17, scope: !2782)
!2790 = !DILocation(line: 742, column: 9, scope: !2782)
!2791 = !DILocation(line: 743, column: 6, scope: !2782)
!2792 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17ha609dba13226567fE", scope: !2784, file: !2783, line: 741, type: !2793, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2795)
!2793 = !DISubroutineType(types: !2794)
!2794 = !{!1682, !1140}
!2795 = !{!2796}
!2796 = !DILocalVariable(name: "self", arg: 1, scope: !2792, file: !2783, line: 741, type: !1140)
!2797 = !DILocation(line: 741, column: 17, scope: !2792)
!2798 = !DILocation(line: 742, column: 9, scope: !2792)
!2799 = !DILocation(line: 743, column: 6, scope: !2792)
!2800 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hb1cc451aad73ca8eE", scope: !2784, file: !2783, line: 741, type: !2801, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2803)
!2801 = !DISubroutineType(types: !2802)
!2802 = !{!1643, !1496}
!2803 = !{!2804}
!2804 = !DILocalVariable(name: "self", arg: 1, scope: !2800, file: !2783, line: 741, type: !1496)
!2805 = !DILocation(line: 741, column: 17, scope: !2800)
!2806 = !DILocation(line: 742, column: 9, scope: !2800)
!2807 = !DILocation(line: 743, column: 6, scope: !2800)
!2808 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc0a8453441a5e184E", scope: !2784, file: !2783, line: 741, type: !2809, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2811)
!2809 = !DISubroutineType(types: !2810)
!2810 = !{!1752, !1160}
!2811 = !{!2812}
!2812 = !DILocalVariable(name: "self", arg: 1, scope: !2808, file: !2783, line: 741, type: !1160)
!2813 = !DILocation(line: 741, column: 17, scope: !2808)
!2814 = !DILocation(line: 742, column: 9, scope: !2808)
!2815 = !DILocation(line: 743, column: 6, scope: !2808)
!2816 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1312eea76c369c2cE", scope: !1752, file: !2817, line: 84, type: !2809, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2818)
!2817 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "e411b17255ad853c98fae9ed49b09aee")
!2818 = !{!2819, !2820, !2822}
!2819 = !DILocalVariable(name: "slice", arg: 1, scope: !2816, file: !2817, line: 84, type: !1160)
!2820 = !DILocalVariable(name: "ptr", scope: !2821, file: !2817, line: 85, type: !1758, align: 8)
!2821 = distinct !DILexicalBlock(scope: !2816, file: !2817, line: 85, column: 9)
!2822 = !DILocalVariable(name: "end", scope: !2823, file: !2817, line: 90, type: !1758, align: 8)
!2823 = distinct !DILexicalBlock(scope: !2821, file: !2817, line: 90, column: 13)
!2824 = !DILocation(line: 84, column: 23, scope: !2816)
!2825 = !DILocation(line: 90, column: 17, scope: !2823)
!2826 = !DILocalVariable(name: "self", arg: 1, scope: !2827, file: !2783, line: 476, type: !1160)
!2827 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17he2bb3444fefc6633E", scope: !2784, file: !2783, line: 476, type: !2828, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2830)
!2828 = !DISubroutineType(types: !2829)
!2829 = !{!1758, !1160}
!2830 = !{!2826}
!2831 = !DILocation(line: 476, column: 25, scope: !2827, inlinedAt: !2832)
!2832 = distinct !DILocation(line: 85, column: 19, scope: !2816)
!2833 = !DILocation(line: 85, column: 19, scope: !2816)
!2834 = !DILocation(line: 85, column: 13, scope: !2821)
!2835 = !DILocation(line: 88, column: 21, scope: !2821)
!2836 = !DILocation(line: 88, column: 20, scope: !2821)
!2837 = !DILocation(line: 88, column: 13, scope: !2821)
!2838 = !DILocation(line: 91, column: 20, scope: !2821)
!2839 = !DILocalVariable(name: "self", arg: 1, scope: !2840, file: !2532, line: 915, type: !1758)
!2840 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h9ec9e1384d5b9d07E", scope: !2533, file: !2532, line: 915, type: !2841, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2843)
!2841 = !DISubroutineType(types: !2842)
!2842 = !{!1758, !1758, !9}
!2843 = !{!2839, !2844}
!2844 = !DILocalVariable(name: "count", arg: 2, scope: !2840, file: !2532, line: 915, type: !9)
!2845 = !DILocation(line: 915, column: 29, scope: !2840, inlinedAt: !2846)
!2846 = distinct !DILocation(line: 91, column: 76, scope: !2821)
!2847 = !DILocation(line: 915, column: 35, scope: !2840, inlinedAt: !2846)
!2848 = !DILocalVariable(name: "self", arg: 1, scope: !2849, file: !2532, line: 460, type: !1758)
!2849 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hd4b346e4ae5bb734E", scope: !2533, file: !2532, line: 460, type: !2850, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2853)
!2850 = !DISubroutineType(types: !2851)
!2851 = !{!1758, !1758, !2852}
!2852 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2853 = !{!2848, !2854}
!2854 = !DILocalVariable(name: "count", arg: 2, scope: !2849, file: !2532, line: 460, type: !2852)
!2855 = !DILocation(line: 460, column: 32, scope: !2849, inlinedAt: !2856)
!2856 = distinct !DILocation(line: 920, column: 18, scope: !2840, inlinedAt: !2846)
!2857 = !DILocation(line: 460, column: 38, scope: !2849, inlinedAt: !2856)
!2858 = !DILocation(line: 465, column: 18, scope: !2849, inlinedAt: !2856)
!2859 = !DILocation(line: 91, column: 76, scope: !2821)
!2860 = !DILocalVariable(name: "self", arg: 1, scope: !2861, file: !2532, line: 1101, type: !1758)
!2861 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h7b509351231ddae1E", scope: !2533, file: !2532, line: 1101, type: !2841, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !2862)
!2862 = !{!2860, !2863}
!2863 = !DILocalVariable(name: "count", arg: 2, scope: !2861, file: !2532, line: 1101, type: !9)
!2864 = !DILocation(line: 1101, column: 36, scope: !2861, inlinedAt: !2865)
!2865 = distinct !DILocation(line: 91, column: 32, scope: !2821)
!2866 = !DILocation(line: 1101, column: 42, scope: !2861, inlinedAt: !2865)
!2867 = !DILocalVariable(name: "self", arg: 1, scope: !2868, file: !2532, line: 58, type: !1758)
!2868 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h0f529dddaffe2467E", scope: !2533, file: !2532, line: 58, type: !2869, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2872, retainedNodes: !2871)
!2869 = !DISubroutineType(types: !2870)
!2870 = !{!2537, !1758}
!2871 = !{!2867}
!2872 = !{!1169, !2873}
!2873 = !DITemplateTypeParameter(name: "U", type: !119)
!2874 = !DILocation(line: 58, column: 26, scope: !2868, inlinedAt: !2875)
!2875 = distinct !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2876 = !DILocalVariable(name: "self", arg: 1, scope: !2877, file: !2532, line: 1080, type: !2537)
!2877 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h7c8546579e049e0eE", scope: !2533, file: !2532, line: 1080, type: !2878, scopeLine: 1080, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2880)
!2878 = !DISubroutineType(types: !2879)
!2879 = !{!2537, !2537, !9}
!2880 = !{!2876, !2881}
!2881 = !DILocalVariable(name: "count", arg: 2, scope: !2877, file: !2532, line: 1080, type: !9)
!2882 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !2883)
!2883 = distinct !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2884 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !2883)
!2885 = !DILocalVariable(name: "self", arg: 1, scope: !2886, file: !2532, line: 540, type: !2537)
!2886 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h6e692309e038432dE", scope: !2533, file: !2532, line: 540, type: !2887, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2889)
!2887 = !DISubroutineType(types: !2888)
!2888 = !{!2537, !2537, !2852}
!2889 = !{!2885, !2890}
!2890 = !DILocalVariable(name: "count", arg: 2, scope: !2886, file: !2532, line: 540, type: !2852)
!2891 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !2892)
!2892 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !2883)
!2893 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !2892)
!2894 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !2892)
!2895 = !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2896 = !DILocation(line: 91, column: 32, scope: !2821)
!2897 = !DILocation(line: 93, column: 25, scope: !2823)
!2898 = !DILocation(line: 93, column: 64, scope: !2823)
!2899 = !DILocation(line: 93, column: 13, scope: !2823)
!2900 = !DILocation(line: 95, column: 6, scope: !2816)
!2901 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h198b5c9e9d35f549E", scope: !1717, file: !2817, line: 84, type: !2785, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2902)
!2902 = !{!2903, !2904, !2906}
!2903 = !DILocalVariable(name: "slice", arg: 1, scope: !2901, file: !2817, line: 84, type: !1221)
!2904 = !DILocalVariable(name: "ptr", scope: !2905, file: !2817, line: 85, type: !1723, align: 8)
!2905 = distinct !DILexicalBlock(scope: !2901, file: !2817, line: 85, column: 9)
!2906 = !DILocalVariable(name: "end", scope: !2907, file: !2817, line: 90, type: !1723, align: 8)
!2907 = distinct !DILexicalBlock(scope: !2905, file: !2817, line: 90, column: 13)
!2908 = !DILocation(line: 84, column: 23, scope: !2901)
!2909 = !DILocation(line: 90, column: 17, scope: !2907)
!2910 = !DILocalVariable(name: "self", arg: 1, scope: !2911, file: !2783, line: 476, type: !1221)
!2911 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h4412647181e5450cE", scope: !2784, file: !2783, line: 476, type: !2912, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2914)
!2912 = !DISubroutineType(types: !2913)
!2913 = !{!1723, !1221}
!2914 = !{!2910}
!2915 = !DILocation(line: 476, column: 25, scope: !2911, inlinedAt: !2916)
!2916 = distinct !DILocation(line: 85, column: 19, scope: !2901)
!2917 = !DILocation(line: 85, column: 19, scope: !2901)
!2918 = !DILocation(line: 85, column: 13, scope: !2905)
!2919 = !DILocation(line: 88, column: 21, scope: !2905)
!2920 = !DILocation(line: 88, column: 20, scope: !2905)
!2921 = !DILocation(line: 88, column: 13, scope: !2905)
!2922 = !DILocation(line: 91, column: 20, scope: !2905)
!2923 = !DILocalVariable(name: "self", arg: 1, scope: !2924, file: !2532, line: 915, type: !1723)
!2924 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h64f6ad32fb07607aE", scope: !2533, file: !2532, line: 915, type: !2925, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2927)
!2925 = !DISubroutineType(types: !2926)
!2926 = !{!1723, !1723, !9}
!2927 = !{!2923, !2928}
!2928 = !DILocalVariable(name: "count", arg: 2, scope: !2924, file: !2532, line: 915, type: !9)
!2929 = !DILocation(line: 915, column: 29, scope: !2924, inlinedAt: !2930)
!2930 = distinct !DILocation(line: 91, column: 76, scope: !2905)
!2931 = !DILocation(line: 915, column: 35, scope: !2924, inlinedAt: !2930)
!2932 = !DILocalVariable(name: "self", arg: 1, scope: !2933, file: !2532, line: 460, type: !1723)
!2933 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h38d8aa9a0bd1fc41E", scope: !2533, file: !2532, line: 460, type: !2934, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2936)
!2934 = !DISubroutineType(types: !2935)
!2935 = !{!1723, !1723, !2852}
!2936 = !{!2932, !2937}
!2937 = !DILocalVariable(name: "count", arg: 2, scope: !2933, file: !2532, line: 460, type: !2852)
!2938 = !DILocation(line: 460, column: 32, scope: !2933, inlinedAt: !2939)
!2939 = distinct !DILocation(line: 920, column: 18, scope: !2924, inlinedAt: !2930)
!2940 = !DILocation(line: 460, column: 38, scope: !2933, inlinedAt: !2939)
!2941 = !DILocation(line: 465, column: 18, scope: !2933, inlinedAt: !2939)
!2942 = !DILocation(line: 91, column: 76, scope: !2905)
!2943 = !DILocalVariable(name: "self", arg: 1, scope: !2944, file: !2532, line: 1101, type: !1723)
!2944 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hf525299f5b8b64beE", scope: !2533, file: !2532, line: 1101, type: !2925, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !2945)
!2945 = !{!2943, !2946}
!2946 = !DILocalVariable(name: "count", arg: 2, scope: !2944, file: !2532, line: 1101, type: !9)
!2947 = !DILocation(line: 1101, column: 36, scope: !2944, inlinedAt: !2948)
!2948 = distinct !DILocation(line: 91, column: 32, scope: !2905)
!2949 = !DILocation(line: 1101, column: 42, scope: !2944, inlinedAt: !2948)
!2950 = !DILocalVariable(name: "self", arg: 1, scope: !2951, file: !2532, line: 58, type: !1723)
!2951 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h0f1d50aaee0c47c3E", scope: !2533, file: !2532, line: 58, type: !2952, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2955, retainedNodes: !2954)
!2952 = !DISubroutineType(types: !2953)
!2953 = !{!2537, !1723}
!2954 = !{!2950}
!2955 = !{!1230, !2873}
!2956 = !DILocation(line: 58, column: 26, scope: !2951, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2958 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !2959)
!2959 = distinct !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2960 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !2959)
!2961 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !2962)
!2962 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !2959)
!2963 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !2962)
!2964 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !2962)
!2965 = !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2966 = !DILocation(line: 91, column: 32, scope: !2905)
!2967 = !DILocation(line: 93, column: 25, scope: !2907)
!2968 = !DILocation(line: 93, column: 64, scope: !2907)
!2969 = !DILocation(line: 93, column: 13, scope: !2907)
!2970 = !DILocation(line: 95, column: 6, scope: !2901)
!2971 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h24d048a45687c24aE", scope: !1682, file: !2817, line: 84, type: !2793, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2972)
!2972 = !{!2973, !2974, !2976}
!2973 = !DILocalVariable(name: "slice", arg: 1, scope: !2971, file: !2817, line: 84, type: !1140)
!2974 = !DILocalVariable(name: "ptr", scope: !2975, file: !2817, line: 85, type: !1688, align: 8)
!2975 = distinct !DILexicalBlock(scope: !2971, file: !2817, line: 85, column: 9)
!2976 = !DILocalVariable(name: "end", scope: !2977, file: !2817, line: 90, type: !1688, align: 8)
!2977 = distinct !DILexicalBlock(scope: !2975, file: !2817, line: 90, column: 13)
!2978 = !DILocation(line: 84, column: 23, scope: !2971)
!2979 = !DILocation(line: 90, column: 17, scope: !2977)
!2980 = !DILocalVariable(name: "self", arg: 1, scope: !2981, file: !2783, line: 476, type: !1140)
!2981 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hfbb11e462807ddd7E", scope: !2784, file: !2783, line: 476, type: !2982, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2984)
!2982 = !DISubroutineType(types: !2983)
!2983 = !{!1688, !1140}
!2984 = !{!2980}
!2985 = !DILocation(line: 476, column: 25, scope: !2981, inlinedAt: !2986)
!2986 = distinct !DILocation(line: 85, column: 19, scope: !2971)
!2987 = !DILocation(line: 85, column: 19, scope: !2971)
!2988 = !DILocation(line: 85, column: 13, scope: !2975)
!2989 = !DILocation(line: 88, column: 21, scope: !2975)
!2990 = !DILocation(line: 88, column: 20, scope: !2975)
!2991 = !DILocation(line: 88, column: 13, scope: !2975)
!2992 = !DILocation(line: 91, column: 20, scope: !2975)
!2993 = !DILocalVariable(name: "self", arg: 1, scope: !2994, file: !2532, line: 915, type: !1688)
!2994 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h89dc1fa23c2e4e32E", scope: !2533, file: !2532, line: 915, type: !2995, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !2997)
!2995 = !DISubroutineType(types: !2996)
!2996 = !{!1688, !1688, !9}
!2997 = !{!2993, !2998}
!2998 = !DILocalVariable(name: "count", arg: 2, scope: !2994, file: !2532, line: 915, type: !9)
!2999 = !DILocation(line: 915, column: 29, scope: !2994, inlinedAt: !3000)
!3000 = distinct !DILocation(line: 91, column: 76, scope: !2975)
!3001 = !DILocation(line: 915, column: 35, scope: !2994, inlinedAt: !3000)
!3002 = !DILocalVariable(name: "self", arg: 1, scope: !3003, file: !2532, line: 460, type: !1688)
!3003 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hf9ee2c25252eb0f6E", scope: !2533, file: !2532, line: 460, type: !3004, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !3006)
!3004 = !DISubroutineType(types: !3005)
!3005 = !{!1688, !1688, !2852}
!3006 = !{!3002, !3007}
!3007 = !DILocalVariable(name: "count", arg: 2, scope: !3003, file: !2532, line: 460, type: !2852)
!3008 = !DILocation(line: 460, column: 32, scope: !3003, inlinedAt: !3009)
!3009 = distinct !DILocation(line: 920, column: 18, scope: !2994, inlinedAt: !3000)
!3010 = !DILocation(line: 460, column: 38, scope: !3003, inlinedAt: !3009)
!3011 = !DILocation(line: 465, column: 18, scope: !3003, inlinedAt: !3009)
!3012 = !DILocation(line: 91, column: 76, scope: !2975)
!3013 = !DILocalVariable(name: "self", arg: 1, scope: !3014, file: !2532, line: 1101, type: !1688)
!3014 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h559b14aa79032523E", scope: !2533, file: !2532, line: 1101, type: !2995, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !3015)
!3015 = !{!3013, !3016}
!3016 = !DILocalVariable(name: "count", arg: 2, scope: !3014, file: !2532, line: 1101, type: !9)
!3017 = !DILocation(line: 1101, column: 36, scope: !3014, inlinedAt: !3018)
!3018 = distinct !DILocation(line: 91, column: 32, scope: !2975)
!3019 = !DILocation(line: 1101, column: 42, scope: !3014, inlinedAt: !3018)
!3020 = !DILocalVariable(name: "self", arg: 1, scope: !3021, file: !2532, line: 58, type: !1688)
!3021 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h9249987c39864331E", scope: !2533, file: !2532, line: 58, type: !3022, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3025, retainedNodes: !3024)
!3022 = !DISubroutineType(types: !3023)
!3023 = !{!2537, !1688}
!3024 = !{!3020}
!3025 = !{!1149, !2873}
!3026 = !DILocation(line: 58, column: 26, scope: !3021, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3028 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !3029)
!3029 = distinct !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3030 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !3029)
!3031 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !3032)
!3032 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !3029)
!3033 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !3032)
!3034 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !3032)
!3035 = !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3036 = !DILocation(line: 91, column: 32, scope: !2975)
!3037 = !DILocation(line: 93, column: 25, scope: !2977)
!3038 = !DILocation(line: 93, column: 64, scope: !2977)
!3039 = !DILocation(line: 93, column: 13, scope: !2977)
!3040 = !DILocation(line: 95, column: 6, scope: !2971)
!3041 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hc9eaaf0313a9ee96E", scope: !1643, file: !2817, line: 84, type: !2801, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !3042)
!3042 = !{!3043, !3044, !3046}
!3043 = !DILocalVariable(name: "slice", arg: 1, scope: !3041, file: !2817, line: 84, type: !1496)
!3044 = !DILocalVariable(name: "ptr", scope: !3045, file: !2817, line: 85, type: !1653, align: 8)
!3045 = distinct !DILexicalBlock(scope: !3041, file: !2817, line: 85, column: 9)
!3046 = !DILocalVariable(name: "end", scope: !3047, file: !2817, line: 90, type: !1653, align: 8)
!3047 = distinct !DILexicalBlock(scope: !3045, file: !2817, line: 90, column: 13)
!3048 = !DILocation(line: 84, column: 23, scope: !3041)
!3049 = !DILocation(line: 90, column: 17, scope: !3047)
!3050 = !DILocalVariable(name: "self", arg: 1, scope: !3051, file: !2783, line: 476, type: !1496)
!3051 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbcebee5b833cb458E", scope: !2784, file: !2783, line: 476, type: !3052, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !3054)
!3052 = !DISubroutineType(types: !3053)
!3053 = !{!1653, !1496}
!3054 = !{!3050}
!3055 = !DILocation(line: 476, column: 25, scope: !3051, inlinedAt: !3056)
!3056 = distinct !DILocation(line: 85, column: 19, scope: !3041)
!3057 = !DILocation(line: 85, column: 19, scope: !3041)
!3058 = !DILocation(line: 85, column: 13, scope: !3045)
!3059 = !DILocation(line: 88, column: 21, scope: !3045)
!3060 = !DILocation(line: 88, column: 20, scope: !3045)
!3061 = !DILocation(line: 88, column: 13, scope: !3045)
!3062 = !DILocation(line: 91, column: 20, scope: !3045)
!3063 = !DILocalVariable(name: "self", arg: 1, scope: !3064, file: !2532, line: 915, type: !1653)
!3064 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h230f9c9b603d06c1E", scope: !2533, file: !2532, line: 915, type: !3065, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !3067)
!3065 = !DISubroutineType(types: !3066)
!3066 = !{!1653, !1653, !9}
!3067 = !{!3063, !3068}
!3068 = !DILocalVariable(name: "count", arg: 2, scope: !3064, file: !2532, line: 915, type: !9)
!3069 = !DILocation(line: 915, column: 29, scope: !3064, inlinedAt: !3070)
!3070 = distinct !DILocation(line: 91, column: 76, scope: !3045)
!3071 = !DILocation(line: 915, column: 35, scope: !3064, inlinedAt: !3070)
!3072 = !DILocalVariable(name: "self", arg: 1, scope: !3073, file: !2532, line: 460, type: !1653)
!3073 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1da9107e6c71eb86E", scope: !2533, file: !2532, line: 460, type: !3074, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !3076)
!3074 = !DISubroutineType(types: !3075)
!3075 = !{!1653, !1653, !2852}
!3076 = !{!3072, !3077}
!3077 = !DILocalVariable(name: "count", arg: 2, scope: !3073, file: !2532, line: 460, type: !2852)
!3078 = !DILocation(line: 460, column: 32, scope: !3073, inlinedAt: !3079)
!3079 = distinct !DILocation(line: 920, column: 18, scope: !3064, inlinedAt: !3070)
!3080 = !DILocation(line: 460, column: 38, scope: !3073, inlinedAt: !3079)
!3081 = !DILocation(line: 465, column: 18, scope: !3073, inlinedAt: !3079)
!3082 = !DILocation(line: 91, column: 76, scope: !3045)
!3083 = !DILocalVariable(name: "self", arg: 1, scope: !3084, file: !2532, line: 1101, type: !1653)
!3084 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h3b5b9df9840beab8E", scope: !2533, file: !2532, line: 1101, type: !3065, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !3085)
!3085 = !{!3083, !3086}
!3086 = !DILocalVariable(name: "count", arg: 2, scope: !3084, file: !2532, line: 1101, type: !9)
!3087 = !DILocation(line: 1101, column: 36, scope: !3084, inlinedAt: !3088)
!3088 = distinct !DILocation(line: 91, column: 32, scope: !3045)
!3089 = !DILocation(line: 1101, column: 42, scope: !3084, inlinedAt: !3088)
!3090 = !DILocalVariable(name: "self", arg: 1, scope: !3091, file: !2532, line: 58, type: !1653)
!3091 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17he4018293dc767108E", scope: !2533, file: !2532, line: 58, type: !3092, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3095, retainedNodes: !3094)
!3092 = !DISubroutineType(types: !3093)
!3093 = !{!2537, !1653}
!3094 = !{!3090}
!3095 = !{!1058, !2873}
!3096 = !DILocation(line: 58, column: 26, scope: !3091, inlinedAt: !3097)
!3097 = distinct !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3098 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !3099)
!3099 = distinct !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3100 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !3099)
!3101 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !3102)
!3102 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !3099)
!3103 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !3102)
!3104 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !3102)
!3105 = !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3106 = !DILocation(line: 91, column: 32, scope: !3045)
!3107 = !DILocation(line: 93, column: 25, scope: !3047)
!3108 = !DILocation(line: 93, column: 64, scope: !3047)
!3109 = !DILocation(line: 93, column: 13, scope: !3047)
!3110 = !DILocation(line: 95, column: 6, scope: !3041)
!3111 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h595c0d112810bb70E", scope: !3113, file: !3112, line: 18, type: !3115, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2777, retainedNodes: !3117)
!3112 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "1350c165f4aa6e79d8fe4fa0de29c328")
!3113 = !DINamespace(name: "{impl#0}", scope: !3114)
!3114 = !DINamespace(name: "index", scope: !1645)
!3115 = !DISubroutineType(types: !3116)
!3116 = !{!1496, !1496, !2718, !917}
!3117 = !{!3118, !3119}
!3118 = !DILocalVariable(name: "self", arg: 1, scope: !3111, file: !3112, line: 18, type: !1496)
!3119 = !DILocalVariable(name: "index", arg: 2, scope: !3111, file: !3112, line: 18, type: !2718)
!3120 = !DILocation(line: 18, column: 14, scope: !3111)
!3121 = !DILocation(line: 18, column: 21, scope: !3111)
!3122 = !DILocation(line: 19, column: 9, scope: !3111)
!3123 = !DILocation(line: 20, column: 6, scope: !3111)
!3124 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h71c2e75ed744bc5dE", scope: !3113, file: !3112, line: 18, type: !3125, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2722, retainedNodes: !3127)
!3125 = !DISubroutineType(types: !3126)
!3126 = !{!1160, !1160, !2718, !917}
!3127 = !{!3128, !3129}
!3128 = !DILocalVariable(name: "self", arg: 1, scope: !3124, file: !3112, line: 18, type: !1160)
!3129 = !DILocalVariable(name: "index", arg: 2, scope: !3124, file: !3112, line: 18, type: !2718)
!3130 = !DILocation(line: 18, column: 14, scope: !3124)
!3131 = !DILocation(line: 18, column: 21, scope: !3124)
!3132 = !DILocation(line: 19, column: 9, scope: !3124)
!3133 = !DILocation(line: 20, column: 6, scope: !3124)
!3134 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9a6198bdfd7bd86bE", scope: !3113, file: !3112, line: 18, type: !3135, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !3137)
!3135 = !DISubroutineType(types: !3136)
!3136 = !{!1221, !1221, !2718, !917}
!3137 = !{!3138, !3139}
!3138 = !DILocalVariable(name: "self", arg: 1, scope: !3134, file: !3112, line: 18, type: !1221)
!3139 = !DILocalVariable(name: "index", arg: 2, scope: !3134, file: !3112, line: 18, type: !2718)
!3140 = !DILocation(line: 18, column: 14, scope: !3134)
!3141 = !DILocation(line: 18, column: 21, scope: !3134)
!3142 = !DILocation(line: 19, column: 9, scope: !3134)
!3143 = !DILocation(line: 20, column: 6, scope: !3134)
!3144 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha841d9f55faa67c1E", scope: !3113, file: !3112, line: 18, type: !3145, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !3147)
!3145 = !DISubroutineType(types: !3146)
!3146 = !{!1140, !1140, !2718, !917}
!3147 = !{!3148, !3149}
!3148 = !DILocalVariable(name: "self", arg: 1, scope: !3144, file: !3112, line: 18, type: !1140)
!3149 = !DILocalVariable(name: "index", arg: 2, scope: !3144, file: !3112, line: 18, type: !2718)
!3150 = !DILocation(line: 18, column: 14, scope: !3144)
!3151 = !DILocation(line: 18, column: 21, scope: !3144)
!3152 = !DILocation(line: 19, column: 9, scope: !3144)
!3153 = !DILocation(line: 20, column: 6, scope: !3144)
!3154 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h019fbe6a1ac36469E", scope: !3156, file: !3155, line: 910, type: !3169, scopeLine: 910, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3162, retainedNodes: !3171)
!3155 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "57ab105cef20f1dc79a065da4ca5bc2f")
!3156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3157, templateParams: !21, identifier: "2ecfeab9d05eeef92674828ed821f6c4")
!3157 = !{!3158}
!3158 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3156, file: !2, size: 8, align: 8, elements: !3159, templateParams: !21, identifier: "3b1156d27e75cb53f12846d858bc7fa3", discriminator: !3168)
!3159 = !{!3160, !3164}
!3160 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3158, file: !2, baseType: !3161, size: 8, align: 8, extraData: i64 4)
!3161 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3156, file: !2, size: 8, align: 8, elements: !21, templateParams: !3162, identifier: "3cd726adba0c753e4839e8083ed8ecf6")
!3162 = !{!3163}
!3163 = !DITemplateTypeParameter(name: "T", type: !781)
!3164 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3158, file: !2, baseType: !3165, size: 8, align: 8)
!3165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3156, file: !2, size: 8, align: 8, elements: !3166, templateParams: !3162, identifier: "2d80a8521e5bd841442e8bfd1f736a46")
!3166 = !{!3167}
!3167 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3165, file: !2, baseType: !781, size: 8, align: 8)
!3168 = !DIDerivedType(tag: DW_TAG_member, scope: !3156, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3169 = !DISubroutineType(types: !3170)
!3170 = !{!781, !3156, !115, !917}
!3171 = !{!3172, !3173, !3174}
!3172 = !DILocalVariable(name: "self", arg: 1, scope: !3154, file: !3155, line: 910, type: !3156)
!3173 = !DILocalVariable(name: "msg", arg: 2, scope: !3154, file: !3155, line: 910, type: !115)
!3174 = !DILocalVariable(name: "val", scope: !3175, file: !3155, line: 912, type: !781, align: 1)
!3175 = distinct !DILexicalBlock(scope: !3154, file: !3155, line: 912, column: 13)
!3176 = !DILocation(line: 910, column: 25, scope: !3154)
!3177 = !DILocation(line: 910, column: 31, scope: !3154)
!3178 = !DILocation(line: 911, column: 15, scope: !3154)
!3179 = !{i8 0, i8 5}
!3180 = !DILocation(line: 911, column: 9, scope: !3154)
!3181 = !DILocation(line: 913, column: 21, scope: !3154)
!3182 = !DILocation(line: 912, column: 18, scope: !3154)
!3183 = !{i8 0, i8 4}
!3184 = !DILocation(line: 912, column: 18, scope: !3175)
!3185 = !DILocation(line: 915, column: 6, scope: !3154)
!3186 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h2dbdb8a6c2c28bcdE", scope: !3187, file: !3155, line: 910, type: !3200, scopeLine: 910, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3193, retainedNodes: !3202)
!3187 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3188, templateParams: !21, identifier: "eba87da8d1e0aede79702b4cecabe7b1")
!3188 = !{!3189}
!3189 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3187, file: !2, size: 8, align: 8, elements: !3190, templateParams: !21, identifier: "f6fee3826d88c19247101817ccd908bd", discriminator: !3199)
!3190 = !{!3191, !3195}
!3191 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3189, file: !2, baseType: !3192, size: 8, align: 8, extraData: i64 4)
!3192 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3187, file: !2, size: 8, align: 8, elements: !21, templateParams: !3193, identifier: "36e2bd54cd817d3571422a2748d2142e")
!3193 = !{!3194}
!3194 = !DITemplateTypeParameter(name: "T", type: !789)
!3195 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3189, file: !2, baseType: !3196, size: 8, align: 8)
!3196 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3187, file: !2, size: 8, align: 8, elements: !3197, templateParams: !3193, identifier: "d1ebbe202011e4b6b1397c06bd3f6f01")
!3197 = !{!3198}
!3198 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3196, file: !2, baseType: !789, size: 8, align: 8)
!3199 = !DIDerivedType(tag: DW_TAG_member, scope: !3187, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3200 = !DISubroutineType(types: !3201)
!3201 = !{!789, !3187, !115, !917}
!3202 = !{!3203, !3204, !3205}
!3203 = !DILocalVariable(name: "self", arg: 1, scope: !3186, file: !3155, line: 910, type: !3187)
!3204 = !DILocalVariable(name: "msg", arg: 2, scope: !3186, file: !3155, line: 910, type: !115)
!3205 = !DILocalVariable(name: "val", scope: !3206, file: !3155, line: 912, type: !789, align: 1)
!3206 = distinct !DILexicalBlock(scope: !3186, file: !3155, line: 912, column: 13)
!3207 = !DILocation(line: 910, column: 25, scope: !3186)
!3208 = !DILocation(line: 910, column: 31, scope: !3186)
!3209 = !DILocation(line: 911, column: 15, scope: !3186)
!3210 = !DILocation(line: 911, column: 9, scope: !3186)
!3211 = !DILocation(line: 913, column: 21, scope: !3186)
!3212 = !DILocation(line: 912, column: 18, scope: !3186)
!3213 = !DILocation(line: 912, column: 18, scope: !3206)
!3214 = !DILocation(line: 915, column: 6, scope: !3186)
!3215 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17hdef1a0f5fcfc7fd6E", scope: !1835, file: !3155, line: 947, type: !3216, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !3218)
!3216 = !DISubroutineType(types: !3217)
!3217 = !{!20, !1835, !917}
!3218 = !{!3219, !3220}
!3219 = !DILocalVariable(name: "self", arg: 1, scope: !3215, file: !3155, line: 947, type: !1835)
!3220 = !DILocalVariable(name: "val", scope: !3221, file: !3155, line: 949, type: !20, align: 8)
!3221 = distinct !DILexicalBlock(scope: !3215, file: !3155, line: 949, column: 13)
!3222 = !DILocation(line: 947, column: 25, scope: !3215)
!3223 = !DILocation(line: 948, column: 15, scope: !3215)
!3224 = !DILocation(line: 948, column: 9, scope: !3215)
!3225 = !DILocation(line: 950, column: 21, scope: !3215)
!3226 = !DILocation(line: 949, column: 18, scope: !3215)
!3227 = !DILocation(line: 949, column: 18, scope: !3221)
!3228 = !DILocation(line: 952, column: 6, scope: !3215)
!3229 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17h050c2ee94f522e93E", scope: !3230, file: !855, line: 633, type: !3249, scopeLine: 633, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3238, retainedNodes: !3251)
!3230 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3231, templateParams: !21, identifier: "1040cb694257afcccc0d171740e78bb0")
!3231 = !{!3232}
!3232 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3230, file: !2, size: 128, align: 64, elements: !3233, templateParams: !21, identifier: "595dc6c3be89afb03f5bd96957829df3", discriminator: !3248)
!3233 = !{!3234, !3244}
!3234 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3232, file: !2, baseType: !3235, size: 128, align: 64, extraData: i64 0)
!3235 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3230, file: !2, size: 128, align: 64, elements: !3236, templateParams: !3238, identifier: "44a758ed555732b41c10ed6661a96c92")
!3236 = !{!3237}
!3237 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3235, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!3238 = !{!1230, !3239}
!3239 = !DITemplateTypeParameter(name: "E", type: !3240)
!3240 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3241, file: !2, align: 8, elements: !3242, templateParams: !21, identifier: "a2e4da45f9916489806472ae58c9d2ab")
!3241 = !DINamespace(name: "error", scope: !1832)
!3242 = !{!3243}
!3243 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3240, file: !2, baseType: !7, align: 8)
!3244 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3232, file: !2, baseType: !3245, size: 128, align: 64, extraData: i64 1)
!3245 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3230, file: !2, size: 128, align: 64, elements: !3246, templateParams: !3238, identifier: "4ff622d50a6d52c8b3a9c71076ece385")
!3246 = !{!3247}
!3247 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3245, file: !2, baseType: !3240, align: 8, offset: 64)
!3248 = !DIDerivedType(tag: DW_TAG_member, scope: !3230, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3249 = !DISubroutineType(types: !3250)
!3250 = !{!1835, !3230}
!3251 = !{!3252, !3253, !3255}
!3252 = !DILocalVariable(name: "self", arg: 1, scope: !3229, file: !855, line: 633, type: !3230)
!3253 = !DILocalVariable(name: "x", scope: !3254, file: !855, line: 638, type: !20, align: 8)
!3254 = distinct !DILexicalBlock(scope: !3229, file: !855, line: 638, column: 13)
!3255 = !DILocalVariable(name: "x", scope: !3256, file: !855, line: 641, type: !3240, align: 1)
!3256 = distinct !DILexicalBlock(scope: !3229, file: !855, line: 641, column: 13)
!3257 = !DILocation(line: 633, column: 21, scope: !3229)
!3258 = !DILocation(line: 641, column: 17, scope: !3256)
!3259 = !DILocation(line: 637, column: 15, scope: !3229)
!3260 = !DILocation(line: 637, column: 9, scope: !3229)
!3261 = !DILocation(line: 638, column: 16, scope: !3229)
!3262 = !DILocation(line: 638, column: 16, scope: !3254)
!3263 = !DILocation(line: 638, column: 22, scope: !3254)
!3264 = !DILocation(line: 638, column: 28, scope: !3229)
!3265 = !DILocation(line: 641, column: 23, scope: !3256)
!3266 = !DILocation(line: 641, column: 26, scope: !3229)
!3267 = !DILocation(line: 643, column: 6, scope: !3229)
!3268 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17ha361f0f21fa23e64E", scope: !3269, file: !855, line: 1040, type: !3284, scopeLine: 1040, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3277, retainedNodes: !3286)
!3269 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !3270, templateParams: !21, identifier: "9b21cea1f02fad809bfc6f00cf77a5ac")
!3270 = !{!3271}
!3271 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3269, file: !2, size: 128, align: 64, elements: !3272, templateParams: !21, identifier: "b90340c6d9a845ac1657975e1aa685b8", discriminator: !3283)
!3272 = !{!3273, !3279}
!3273 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3271, file: !2, baseType: !3274, size: 128, align: 64, extraData: i64 0)
!3274 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3269, file: !2, size: 128, align: 64, elements: !3275, templateParams: !3277, identifier: "df2f52627acfaf44f933f8f168b05031")
!3275 = !{!3276}
!3276 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3274, file: !2, baseType: !60, size: 64, align: 64, offset: 64)
!3277 = !{!1169, !3278}
!3278 = !DITemplateTypeParameter(name: "E", type: !96)
!3279 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3271, file: !2, baseType: !3280, size: 128, align: 64, extraData: i64 1)
!3280 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3269, file: !2, size: 128, align: 64, elements: !3281, templateParams: !3277, identifier: "810c9773c4a7dbbf3469f66275e0d24a")
!3281 = !{!3282}
!3282 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3280, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3283 = !DIDerivedType(tag: DW_TAG_member, scope: !3269, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3284 = !DISubroutineType(types: !3285)
!3285 = !{!60, !3269, !115, !917}
!3286 = !{!3287, !3288, !3289, !3291}
!3287 = !DILocalVariable(name: "self", arg: 1, scope: !3268, file: !855, line: 1040, type: !3269)
!3288 = !DILocalVariable(name: "msg", arg: 2, scope: !3268, file: !855, line: 1040, type: !115)
!3289 = !DILocalVariable(name: "t", scope: !3290, file: !855, line: 1045, type: !60, align: 8)
!3290 = distinct !DILexicalBlock(scope: !3268, file: !855, line: 1045, column: 13)
!3291 = !DILocalVariable(name: "e", scope: !3292, file: !855, line: 1046, type: !96, align: 8)
!3292 = distinct !DILexicalBlock(scope: !3268, file: !855, line: 1046, column: 13)
!3293 = !DILocation(line: 1040, column: 19, scope: !3268)
!3294 = !DILocation(line: 1040, column: 25, scope: !3268)
!3295 = !DILocation(line: 1046, column: 17, scope: !3292)
!3296 = !DILocation(line: 1044, column: 15, scope: !3268)
!3297 = !DILocation(line: 1044, column: 9, scope: !3268)
!3298 = !DILocation(line: 1045, column: 16, scope: !3268)
!3299 = !DILocation(line: 1045, column: 16, scope: !3290)
!3300 = !DILocation(line: 1048, column: 6, scope: !3268)
!3301 = !DILocation(line: 1046, column: 17, scope: !3268)
!3302 = !DILocation(line: 1046, column: 23, scope: !3292)
!3303 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h087393c8d914bab4E", scope: !3304, file: !855, line: 838, type: !3319, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3345, retainedNodes: !3338)
!3304 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !193, file: !2, size: 128, align: 64, elements: !3305, templateParams: !21, identifier: "42ad771cb5a89278f58d614cd36c3466")
!3305 = !{!3306}
!3306 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3304, file: !2, size: 128, align: 64, elements: !3307, templateParams: !21, identifier: "e49d647f4ff4b8af6d1b6405dd7f7a4c", discriminator: !3318)
!3307 = !{!3308, !3314}
!3308 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3306, file: !2, baseType: !3309, size: 128, align: 64, extraData: i64 0)
!3309 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3304, file: !2, size: 128, align: 64, elements: !3310, templateParams: !3312, identifier: "a6788ad5e6bd3a192d08112817195aaa")
!3310 = !{!3311}
!3311 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3309, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3312 = !{!1197, !3313}
!3313 = !DITemplateTypeParameter(name: "E", type: !795)
!3314 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3306, file: !2, baseType: !3315, size: 128, align: 64, extraData: i64 1)
!3315 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3304, file: !2, size: 128, align: 64, elements: !3316, templateParams: !3312, identifier: "705883c6224966589004112d63becd61")
!3316 = !{!3317}
!3317 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3315, file: !2, baseType: !795, size: 8, align: 8, offset: 8)
!3318 = !DIDerivedType(tag: DW_TAG_member, scope: !3304, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3319 = !DISubroutineType(types: !3320)
!3320 = !{!3321, !3304, !3335}
!3321 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3322, templateParams: !21, identifier: "2ca44b52455ca843e6eb34155795de47")
!3322 = !{!3323}
!3323 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3321, file: !2, size: 128, align: 64, elements: !3324, templateParams: !21, identifier: "1d60cc97c588ea51c54a0b0363e3b27", discriminator: !3334)
!3324 = !{!3325, !3330}
!3325 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3323, file: !2, baseType: !3326, size: 128, align: 64, extraData: i64 3)
!3326 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3321, file: !2, size: 128, align: 64, elements: !3327, templateParams: !3329, identifier: "34b523836efcf3a4e1864cda1b33cc03")
!3327 = !{!3328}
!3328 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3326, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3329 = !{!1197, !880}
!3330 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3323, file: !2, baseType: !3331, size: 128, align: 64)
!3331 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3321, file: !2, size: 128, align: 64, elements: !3332, templateParams: !3329, identifier: "e7f351c8040883277c67b92e987c405f")
!3332 = !{!3333}
!3333 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3331, file: !2, baseType: !881, size: 128, align: 64)
!3334 = !DIDerivedType(tag: DW_TAG_member, scope: !3321, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3335 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3336, file: !2, align: 8, elements: !21, identifier: "24569d6c3282553715ea2c999fd3f4da")
!3336 = !DINamespace(name: "unmap", scope: !3337)
!3337 = !DINamespace(name: "{impl#3}", scope: !810)
!3338 = !{!3339, !3340, !3341, !3343}
!3339 = !DILocalVariable(name: "self", arg: 1, scope: !3303, file: !855, line: 838, type: !3304)
!3340 = !DILocalVariable(name: "op", arg: 2, scope: !3303, file: !855, line: 838, type: !3335)
!3341 = !DILocalVariable(name: "t", scope: !3342, file: !855, line: 840, type: !664, align: 8)
!3342 = distinct !DILexicalBlock(scope: !3303, file: !855, line: 840, column: 13)
!3343 = !DILocalVariable(name: "e", scope: !3344, file: !855, line: 841, type: !795, align: 1)
!3344 = distinct !DILexicalBlock(scope: !3303, file: !855, line: 841, column: 13)
!3345 = !{!1197, !3313, !930, !3346}
!3346 = !DITemplateTypeParameter(name: "O", type: !3335)
!3347 = !DILocation(line: 838, column: 42, scope: !3303)
!3348 = !DILocation(line: 838, column: 48, scope: !3303)
!3349 = !DILocation(line: 840, column: 16, scope: !3342)
!3350 = !DILocation(line: 839, column: 15, scope: !3303)
!3351 = !DILocation(line: 839, column: 9, scope: !3303)
!3352 = !DILocation(line: 840, column: 16, scope: !3303)
!3353 = !DILocation(line: 840, column: 22, scope: !3342)
!3354 = !DILocation(line: 840, column: 26, scope: !3303)
!3355 = !DILocation(line: 841, column: 17, scope: !3303)
!3356 = !DILocation(line: 841, column: 17, scope: !3344)
!3357 = !DILocation(line: 841, column: 27, scope: !3344)
!3358 = !DILocation(line: 841, column: 23, scope: !3344)
!3359 = !DILocation(line: 841, column: 32, scope: !3303)
!3360 = !DILocation(line: 843, column: 5, scope: !3303)
!3361 = !DILocation(line: 843, column: 6, scope: !3303)
!3362 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h09693b5de2df0b5bE", scope: !3363, file: !855, line: 838, type: !3379, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3420, retainedNodes: !3413)
!3363 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3364, templateParams: !21, identifier: "dc0bafec8082c51b53dcba6d098fb6b2")
!3364 = !{!3365}
!3365 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3363, file: !2, size: 128, align: 64, elements: !3366, templateParams: !21, identifier: "11cd4cf32c83fcf6689a558286a41391", discriminator: !3378)
!3366 = !{!3367, !3374}
!3367 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3365, file: !2, baseType: !3368, size: 128, align: 64, extraData: i64 0)
!3368 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3363, file: !2, size: 128, align: 64, elements: !3369, templateParams: !3371, identifier: "54e93bec8bab34b27ab4329009e73634")
!3369 = !{!3370}
!3370 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3368, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3371 = !{!1197, !3372}
!3372 = !DITemplateTypeParameter(name: "E", type: !3373)
!3373 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !673, file: !2, align: 8, elements: !21, identifier: "779a57e0f4c43e80898ba9305745ac90")
!3374 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3365, file: !2, baseType: !3375, size: 128, align: 64, extraData: i64 1)
!3375 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3363, file: !2, size: 128, align: 64, elements: !3376, templateParams: !3371, identifier: "aa89e54c1932924eb3703ac9c3d7a9")
!3376 = !{!3377}
!3377 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3375, file: !2, baseType: !3373, align: 8, offset: 64)
!3378 = !DIDerivedType(tag: DW_TAG_member, scope: !3363, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3379 = !DISubroutineType(types: !3380)
!3380 = !{!3381, !3363, !3409}
!3381 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3382, templateParams: !21, identifier: "9e7b13b7e8fcde625ba368cb84183e86")
!3382 = !{!3383}
!3383 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3381, file: !2, size: 128, align: 64, elements: !3384, templateParams: !21, identifier: "f5133216dfbe7dfe2653255b9095f401", discriminator: !3408)
!3384 = !{!3385, !3404}
!3385 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3383, file: !2, baseType: !3386, size: 128, align: 64, extraData: i64 3)
!3386 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3381, file: !2, size: 128, align: 64, elements: !3387, templateParams: !3389, identifier: "787f837d922a875a1363d2396d199e89")
!3387 = !{!3388}
!3388 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3386, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3389 = !{!1197, !3390}
!3390 = !DITemplateTypeParameter(name: "E", type: !3391)
!3391 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !326, file: !2, size: 128, align: 64, elements: !3392, templateParams: !21, identifier: "adbcb6097a419ba583e3c24fd731222")
!3392 = !{!3393}
!3393 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3391, file: !2, size: 128, align: 64, elements: !3394, templateParams: !21, identifier: "3e300cf24d8bf1741acba610a252368e", discriminator: !3403)
!3394 = !{!3395, !3397, !3399}
!3395 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3393, file: !2, baseType: !3396, size: 128, align: 64, extraData: i64 0)
!3396 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3391, file: !2, size: 128, align: 64, elements: !21, identifier: "4e263e167d4634676bdf53d46f3cb309")
!3397 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3393, file: !2, baseType: !3398, size: 128, align: 64, extraData: i64 1)
!3398 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3391, file: !2, size: 128, align: 64, elements: !21, identifier: "39460aa30b87ae0c1d107d77fe8d5d52")
!3399 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3393, file: !2, baseType: !3400, size: 128, align: 64, extraData: i64 2)
!3400 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3391, file: !2, size: 128, align: 64, elements: !3401, templateParams: !21, identifier: "51875d58c4a768d363785fed6032abf3")
!3401 = !{!3402}
!3402 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3400, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!3403 = !DIDerivedType(tag: DW_TAG_member, scope: !3391, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3404 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3383, file: !2, baseType: !3405, size: 128, align: 64)
!3405 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3381, file: !2, size: 128, align: 64, elements: !3406, templateParams: !3389, identifier: "8782ed3ec564aa609ae02305a4e33d6b")
!3406 = !{!3407}
!3407 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3405, file: !2, baseType: !3391, size: 128, align: 64)
!3408 = !DIDerivedType(tag: DW_TAG_member, scope: !3381, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3409 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3410, file: !2, size: 64, align: 64, elements: !3411, templateParams: !21, identifier: "f3691b62f534643e2e90927137cff79a")
!3410 = !DINamespace(name: "translate_page", scope: !3337)
!3411 = !{!3412}
!3412 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3409, file: !2, baseType: !1053, size: 64, align: 64)
!3413 = !{!3414, !3415, !3416, !3418}
!3414 = !DILocalVariable(name: "self", arg: 1, scope: !3362, file: !855, line: 838, type: !3363)
!3415 = !DILocalVariable(name: "op", arg: 2, scope: !3362, file: !855, line: 838, type: !3409)
!3416 = !DILocalVariable(name: "t", scope: !3417, file: !855, line: 840, type: !664, align: 8)
!3417 = distinct !DILexicalBlock(scope: !3362, file: !855, line: 840, column: 13)
!3418 = !DILocalVariable(name: "e", scope: !3419, file: !855, line: 841, type: !3373, align: 1)
!3419 = distinct !DILexicalBlock(scope: !3362, file: !855, line: 841, column: 13)
!3420 = !{!1197, !3372, !3421, !3422}
!3421 = !DITemplateTypeParameter(name: "F", type: !3391)
!3422 = !DITemplateTypeParameter(name: "O", type: !3409)
!3423 = !DILocation(line: 838, column: 42, scope: !3362)
!3424 = !DILocation(line: 838, column: 48, scope: !3362)
!3425 = !DILocation(line: 840, column: 16, scope: !3417)
!3426 = !DILocation(line: 841, column: 17, scope: !3419)
!3427 = !DILocation(line: 839, column: 15, scope: !3362)
!3428 = !DILocation(line: 839, column: 9, scope: !3362)
!3429 = !DILocation(line: 840, column: 16, scope: !3362)
!3430 = !DILocation(line: 840, column: 22, scope: !3417)
!3431 = !DILocation(line: 840, column: 26, scope: !3362)
!3432 = !DILocation(line: 841, column: 27, scope: !3419)
!3433 = !DILocation(line: 841, column: 23, scope: !3419)
!3434 = !DILocation(line: 841, column: 32, scope: !3362)
!3435 = !DILocation(line: 843, column: 5, scope: !3362)
!3436 = !DILocation(line: 843, column: 6, scope: !3362)
!3437 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h156ba236fd87e9f9E", scope: !3438, file: !855, line: 838, type: !3452, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3480, retainedNodes: !3473)
!3438 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3439, templateParams: !21, identifier: "46413a77020d28008d191923c376d7e8")
!3439 = !{!3440}
!3440 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3438, file: !2, size: 128, align: 64, elements: !3441, templateParams: !21, identifier: "dc4d329cbb7942e3152e95cfa94ff850", discriminator: !3451)
!3441 = !{!3442, !3447}
!3442 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3440, file: !2, baseType: !3443, size: 128, align: 64, extraData: i64 0)
!3443 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3438, file: !2, size: 128, align: 64, elements: !3444, templateParams: !3446, identifier: "d8bebfaa78470aa0d6a39e2d53464631")
!3444 = !{!3445}
!3445 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3443, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3446 = !{!1116, !3372}
!3447 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3440, file: !2, baseType: !3448, size: 128, align: 64, extraData: i64 1)
!3448 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3438, file: !2, size: 128, align: 64, elements: !3449, templateParams: !3446, identifier: "c2b215bac20d3c30b0c947ef2a6a1a6a")
!3449 = !{!3450}
!3450 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3448, file: !2, baseType: !3373, align: 8, offset: 64)
!3451 = !DIDerivedType(tag: DW_TAG_member, scope: !3438, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3452 = !DISubroutineType(types: !3453)
!3453 = !{!3454, !3438, !3468}
!3454 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3455, templateParams: !21, identifier: "a7120b8361e3b329689c7b04e922750d")
!3455 = !{!3456}
!3456 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3454, file: !2, size: 128, align: 64, elements: !3457, templateParams: !21, identifier: "c8ed07d3488ecdae976e9134ee422c4a", discriminator: !3467)
!3457 = !{!3458, !3463}
!3458 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3456, file: !2, baseType: !3459, size: 128, align: 64, extraData: i64 3)
!3459 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3454, file: !2, size: 128, align: 64, elements: !3460, templateParams: !3462, identifier: "46926f80523d12bed97ee554cec37f60")
!3460 = !{!3461}
!3461 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3459, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3462 = !{!1116, !3390}
!3463 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3456, file: !2, baseType: !3464, size: 128, align: 64)
!3464 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3454, file: !2, size: 128, align: 64, elements: !3465, templateParams: !3462, identifier: "8ba2aedb453c44a7f353322718fb84a4")
!3465 = !{!3466}
!3466 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3464, file: !2, baseType: !3391, size: 128, align: 64)
!3467 = !DIDerivedType(tag: DW_TAG_member, scope: !3454, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3468 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3469, file: !2, size: 64, align: 64, elements: !3471, templateParams: !21, identifier: "a5b297dda49b39883f5a615b8841d015")
!3469 = !DINamespace(name: "translate_page", scope: !3470)
!3470 = !DINamespace(name: "{impl#1}", scope: !810)
!3471 = !{!3472}
!3472 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3468, file: !2, baseType: !1053, size: 64, align: 64)
!3473 = !{!3474, !3475, !3476, !3478}
!3474 = !DILocalVariable(name: "self", arg: 1, scope: !3437, file: !855, line: 838, type: !3438)
!3475 = !DILocalVariable(name: "op", arg: 2, scope: !3437, file: !855, line: 838, type: !3468)
!3476 = !DILocalVariable(name: "t", scope: !3477, file: !855, line: 840, type: !698, align: 8)
!3477 = distinct !DILexicalBlock(scope: !3437, file: !855, line: 840, column: 13)
!3478 = !DILocalVariable(name: "e", scope: !3479, file: !855, line: 841, type: !3373, align: 1)
!3479 = distinct !DILexicalBlock(scope: !3437, file: !855, line: 841, column: 13)
!3480 = !{!1116, !3372, !3421, !3481}
!3481 = !DITemplateTypeParameter(name: "O", type: !3468)
!3482 = !DILocation(line: 838, column: 42, scope: !3437)
!3483 = !DILocation(line: 838, column: 48, scope: !3437)
!3484 = !DILocation(line: 840, column: 16, scope: !3477)
!3485 = !DILocation(line: 841, column: 17, scope: !3479)
!3486 = !DILocation(line: 839, column: 15, scope: !3437)
!3487 = !DILocation(line: 839, column: 9, scope: !3437)
!3488 = !DILocation(line: 840, column: 16, scope: !3437)
!3489 = !DILocation(line: 840, column: 22, scope: !3477)
!3490 = !DILocation(line: 840, column: 26, scope: !3437)
!3491 = !DILocation(line: 841, column: 27, scope: !3479)
!3492 = !DILocation(line: 841, column: 23, scope: !3479)
!3493 = !DILocation(line: 841, column: 32, scope: !3437)
!3494 = !DILocation(line: 843, column: 5, scope: !3437)
!3495 = !DILocation(line: 843, column: 6, scope: !3437)
!3496 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d07cd289a1e46bcE", scope: !3304, file: !855, line: 838, type: !3497, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3508, retainedNodes: !3501)
!3497 = !DISubroutineType(types: !3498)
!3498 = !{!3321, !3304, !3499}
!3499 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3500, file: !2, align: 8, elements: !21, identifier: "c8bdfc1d3ba99ca6821cffca2b86c39")
!3500 = !DINamespace(name: "unmap", scope: !3470)
!3501 = !{!3502, !3503, !3504, !3506}
!3502 = !DILocalVariable(name: "self", arg: 1, scope: !3496, file: !855, line: 838, type: !3304)
!3503 = !DILocalVariable(name: "op", arg: 2, scope: !3496, file: !855, line: 838, type: !3499)
!3504 = !DILocalVariable(name: "t", scope: !3505, file: !855, line: 840, type: !664, align: 8)
!3505 = distinct !DILexicalBlock(scope: !3496, file: !855, line: 840, column: 13)
!3506 = !DILocalVariable(name: "e", scope: !3507, file: !855, line: 841, type: !795, align: 1)
!3507 = distinct !DILexicalBlock(scope: !3496, file: !855, line: 841, column: 13)
!3508 = !{!1197, !3313, !930, !3509}
!3509 = !DITemplateTypeParameter(name: "O", type: !3499)
!3510 = !DILocation(line: 838, column: 42, scope: !3496)
!3511 = !DILocation(line: 838, column: 48, scope: !3496)
!3512 = !DILocation(line: 840, column: 16, scope: !3505)
!3513 = !DILocation(line: 839, column: 15, scope: !3496)
!3514 = !DILocation(line: 839, column: 9, scope: !3496)
!3515 = !DILocation(line: 840, column: 16, scope: !3496)
!3516 = !DILocation(line: 840, column: 22, scope: !3505)
!3517 = !DILocation(line: 840, column: 26, scope: !3496)
!3518 = !DILocation(line: 841, column: 17, scope: !3496)
!3519 = !DILocation(line: 841, column: 17, scope: !3507)
!3520 = !DILocation(line: 841, column: 27, scope: !3507)
!3521 = !DILocation(line: 841, column: 23, scope: !3507)
!3522 = !DILocation(line: 841, column: 32, scope: !3496)
!3523 = !DILocation(line: 843, column: 5, scope: !3496)
!3524 = !DILocation(line: 843, column: 6, scope: !3496)
!3525 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4179714228bb4183E", scope: !3304, file: !855, line: 838, type: !3526, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3536, retainedNodes: !3529)
!3526 = !DISubroutineType(types: !3527)
!3527 = !{!3321, !3304, !3528}
!3528 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3336, file: !2, align: 8, elements: !21, identifier: "592e7a70d86a83bebe2962a86b82ed41")
!3529 = !{!3530, !3531, !3532, !3534}
!3530 = !DILocalVariable(name: "self", arg: 1, scope: !3525, file: !855, line: 838, type: !3304)
!3531 = !DILocalVariable(name: "op", arg: 2, scope: !3525, file: !855, line: 838, type: !3528)
!3532 = !DILocalVariable(name: "t", scope: !3533, file: !855, line: 840, type: !664, align: 8)
!3533 = distinct !DILexicalBlock(scope: !3525, file: !855, line: 840, column: 13)
!3534 = !DILocalVariable(name: "e", scope: !3535, file: !855, line: 841, type: !795, align: 1)
!3535 = distinct !DILexicalBlock(scope: !3525, file: !855, line: 841, column: 13)
!3536 = !{!1197, !3313, !930, !3537}
!3537 = !DITemplateTypeParameter(name: "O", type: !3528)
!3538 = !DILocation(line: 838, column: 42, scope: !3525)
!3539 = !DILocation(line: 838, column: 48, scope: !3525)
!3540 = !DILocation(line: 840, column: 16, scope: !3533)
!3541 = !DILocation(line: 839, column: 15, scope: !3525)
!3542 = !DILocation(line: 839, column: 9, scope: !3525)
!3543 = !DILocation(line: 840, column: 16, scope: !3525)
!3544 = !DILocation(line: 840, column: 22, scope: !3533)
!3545 = !DILocation(line: 840, column: 26, scope: !3525)
!3546 = !DILocation(line: 841, column: 17, scope: !3525)
!3547 = !DILocation(line: 841, column: 17, scope: !3535)
!3548 = !DILocation(line: 841, column: 27, scope: !3535)
!3549 = !DILocation(line: 841, column: 23, scope: !3535)
!3550 = !DILocation(line: 841, column: 32, scope: !3525)
!3551 = !DILocation(line: 843, column: 5, scope: !3525)
!3552 = !DILocation(line: 843, column: 6, scope: !3525)
!3553 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6df739034f975611E", scope: !3304, file: !855, line: 838, type: !3554, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3566, retainedNodes: !3559)
!3554 = !DISubroutineType(types: !3555)
!3555 = !{!3321, !3304, !3556}
!3556 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3557, file: !2, align: 8, elements: !21, identifier: "3ee879b45d3fd107479c16b1c778b014")
!3557 = !DINamespace(name: "unmap", scope: !3558)
!3558 = !DINamespace(name: "{impl#2}", scope: !810)
!3559 = !{!3560, !3561, !3562, !3564}
!3560 = !DILocalVariable(name: "self", arg: 1, scope: !3553, file: !855, line: 838, type: !3304)
!3561 = !DILocalVariable(name: "op", arg: 2, scope: !3553, file: !855, line: 838, type: !3556)
!3562 = !DILocalVariable(name: "t", scope: !3563, file: !855, line: 840, type: !664, align: 8)
!3563 = distinct !DILexicalBlock(scope: !3553, file: !855, line: 840, column: 13)
!3564 = !DILocalVariable(name: "e", scope: !3565, file: !855, line: 841, type: !795, align: 1)
!3565 = distinct !DILexicalBlock(scope: !3553, file: !855, line: 841, column: 13)
!3566 = !{!1197, !3313, !930, !3567}
!3567 = !DITemplateTypeParameter(name: "O", type: !3556)
!3568 = !DILocation(line: 838, column: 42, scope: !3553)
!3569 = !DILocation(line: 838, column: 48, scope: !3553)
!3570 = !DILocation(line: 840, column: 16, scope: !3563)
!3571 = !DILocation(line: 839, column: 15, scope: !3553)
!3572 = !DILocation(line: 839, column: 9, scope: !3553)
!3573 = !DILocation(line: 840, column: 16, scope: !3553)
!3574 = !DILocation(line: 840, column: 22, scope: !3563)
!3575 = !DILocation(line: 840, column: 26, scope: !3553)
!3576 = !DILocation(line: 841, column: 17, scope: !3553)
!3577 = !DILocation(line: 841, column: 17, scope: !3565)
!3578 = !DILocation(line: 841, column: 27, scope: !3565)
!3579 = !DILocation(line: 841, column: 23, scope: !3565)
!3580 = !DILocation(line: 841, column: 32, scope: !3553)
!3581 = !DILocation(line: 843, column: 5, scope: !3553)
!3582 = !DILocation(line: 843, column: 6, scope: !3553)
!3583 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8b8fd39180158e8cE", scope: !3584, file: !855, line: 838, type: !3598, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3625, retainedNodes: !3618)
!3584 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3585, templateParams: !21, identifier: "64dea040485d836279ab8a4200f00f07")
!3585 = !{!3586}
!3586 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3584, file: !2, size: 128, align: 64, elements: !3587, templateParams: !21, identifier: "58d473fa63412681bfd352db1600d1dc", discriminator: !3597)
!3587 = !{!3588, !3593}
!3588 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3586, file: !2, baseType: !3589, size: 128, align: 64, extraData: i64 0)
!3589 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3584, file: !2, size: 128, align: 64, elements: !3590, templateParams: !3592, identifier: "35858857e2ac85e55a8b8acdf2206d8a")
!3590 = !{!3591}
!3591 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3589, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3592 = !{!1258, !3372}
!3593 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3586, file: !2, baseType: !3594, size: 128, align: 64, extraData: i64 1)
!3594 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3584, file: !2, size: 128, align: 64, elements: !3595, templateParams: !3592, identifier: "786bf17813ff409a1a7743ec74283916")
!3595 = !{!3596}
!3596 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3594, file: !2, baseType: !3373, align: 8, offset: 64)
!3597 = !DIDerivedType(tag: DW_TAG_member, scope: !3584, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3598 = !DISubroutineType(types: !3599)
!3599 = !{!3600, !3584, !3614}
!3600 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3601, templateParams: !21, identifier: "c1bc0826ab178bbfed18ce47c22fc9d1")
!3601 = !{!3602}
!3602 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3600, file: !2, size: 128, align: 64, elements: !3603, templateParams: !21, identifier: "25a4c439890d1ac2a00a5e3a20490b2b", discriminator: !3613)
!3603 = !{!3604, !3609}
!3604 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3602, file: !2, baseType: !3605, size: 128, align: 64, extraData: i64 3)
!3605 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3600, file: !2, size: 128, align: 64, elements: !3606, templateParams: !3608, identifier: "5f240e63880112f8105e53bbd538f926")
!3606 = !{!3607}
!3607 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3605, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3608 = !{!1258, !3390}
!3609 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3602, file: !2, baseType: !3610, size: 128, align: 64)
!3610 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3600, file: !2, size: 128, align: 64, elements: !3611, templateParams: !3608, identifier: "374bab6f9765eab5a01e7c9c383ff7c1")
!3611 = !{!3612}
!3612 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3610, file: !2, baseType: !3391, size: 128, align: 64)
!3613 = !DIDerivedType(tag: DW_TAG_member, scope: !3600, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3614 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3615, file: !2, size: 64, align: 64, elements: !3616, templateParams: !21, identifier: "cfce823ddaff356ecf0fbeb79db839f0")
!3615 = !DINamespace(name: "translate_page", scope: !3558)
!3616 = !{!3617}
!3617 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3614, file: !2, baseType: !1053, size: 64, align: 64)
!3618 = !{!3619, !3620, !3621, !3623}
!3619 = !DILocalVariable(name: "self", arg: 1, scope: !3583, file: !855, line: 838, type: !3584)
!3620 = !DILocalVariable(name: "op", arg: 2, scope: !3583, file: !855, line: 838, type: !3614)
!3621 = !DILocalVariable(name: "t", scope: !3622, file: !855, line: 840, type: !682, align: 8)
!3622 = distinct !DILexicalBlock(scope: !3583, file: !855, line: 840, column: 13)
!3623 = !DILocalVariable(name: "e", scope: !3624, file: !855, line: 841, type: !3373, align: 1)
!3624 = distinct !DILexicalBlock(scope: !3583, file: !855, line: 841, column: 13)
!3625 = !{!1258, !3372, !3421, !3626}
!3626 = !DITemplateTypeParameter(name: "O", type: !3614)
!3627 = !DILocation(line: 838, column: 42, scope: !3583)
!3628 = !DILocation(line: 838, column: 48, scope: !3583)
!3629 = !DILocation(line: 840, column: 16, scope: !3622)
!3630 = !DILocation(line: 841, column: 17, scope: !3624)
!3631 = !DILocation(line: 839, column: 15, scope: !3583)
!3632 = !DILocation(line: 839, column: 9, scope: !3583)
!3633 = !DILocation(line: 840, column: 16, scope: !3583)
!3634 = !DILocation(line: 840, column: 22, scope: !3622)
!3635 = !DILocation(line: 840, column: 26, scope: !3583)
!3636 = !DILocation(line: 841, column: 27, scope: !3624)
!3637 = !DILocation(line: 841, column: 23, scope: !3624)
!3638 = !DILocation(line: 841, column: 32, scope: !3583)
!3639 = !DILocation(line: 843, column: 5, scope: !3583)
!3640 = !DILocation(line: 843, column: 6, scope: !3583)
!3641 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h96ee064089f427c3E", scope: !3304, file: !855, line: 838, type: !3642, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3652, retainedNodes: !3645)
!3642 = !DISubroutineType(types: !3643)
!3643 = !{!3321, !3304, !3644}
!3644 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3336, file: !2, align: 8, elements: !21, identifier: "96f48f043b7a0a3264ed9371e4c65963")
!3645 = !{!3646, !3647, !3648, !3650}
!3646 = !DILocalVariable(name: "self", arg: 1, scope: !3641, file: !855, line: 838, type: !3304)
!3647 = !DILocalVariable(name: "op", arg: 2, scope: !3641, file: !855, line: 838, type: !3644)
!3648 = !DILocalVariable(name: "t", scope: !3649, file: !855, line: 840, type: !664, align: 8)
!3649 = distinct !DILexicalBlock(scope: !3641, file: !855, line: 840, column: 13)
!3650 = !DILocalVariable(name: "e", scope: !3651, file: !855, line: 841, type: !795, align: 1)
!3651 = distinct !DILexicalBlock(scope: !3641, file: !855, line: 841, column: 13)
!3652 = !{!1197, !3313, !930, !3653}
!3653 = !DITemplateTypeParameter(name: "O", type: !3644)
!3654 = !DILocation(line: 838, column: 42, scope: !3641)
!3655 = !DILocation(line: 838, column: 48, scope: !3641)
!3656 = !DILocation(line: 840, column: 16, scope: !3649)
!3657 = !DILocation(line: 839, column: 15, scope: !3641)
!3658 = !DILocation(line: 839, column: 9, scope: !3641)
!3659 = !DILocation(line: 840, column: 16, scope: !3641)
!3660 = !DILocation(line: 840, column: 22, scope: !3649)
!3661 = !DILocation(line: 840, column: 26, scope: !3641)
!3662 = !DILocation(line: 841, column: 17, scope: !3641)
!3663 = !DILocation(line: 841, column: 17, scope: !3651)
!3664 = !DILocation(line: 841, column: 27, scope: !3651)
!3665 = !DILocation(line: 841, column: 23, scope: !3651)
!3666 = !DILocation(line: 841, column: 32, scope: !3641)
!3667 = !DILocation(line: 843, column: 5, scope: !3641)
!3668 = !DILocation(line: 843, column: 6, scope: !3641)
!3669 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha79208fdb78cf839E", scope: !3438, file: !855, line: 838, type: !3670, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3698, retainedNodes: !3691)
!3670 = !DISubroutineType(types: !3671)
!3671 = !{!3672, !3438, !3686}
!3672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3673, templateParams: !21, identifier: "ccfc20e1196a6550c74e585a8228f89c")
!3673 = !{!3674}
!3674 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3672, file: !2, size: 128, align: 64, elements: !3675, templateParams: !21, identifier: "579827ab52487354916dfb7771563434", discriminator: !3685)
!3675 = !{!3676, !3681}
!3676 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3674, file: !2, baseType: !3677, size: 128, align: 64, extraData: i64 3)
!3677 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3672, file: !2, size: 128, align: 64, elements: !3678, templateParams: !3680, identifier: "a333ed88d962e68c798fa446128d2a47")
!3678 = !{!3679}
!3679 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3677, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3680 = !{!1116, !880}
!3681 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3674, file: !2, baseType: !3682, size: 128, align: 64)
!3682 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3672, file: !2, size: 128, align: 64, elements: !3683, templateParams: !3680, identifier: "901555e426e42672953885984c01d16a")
!3683 = !{!3684}
!3684 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3682, file: !2, baseType: !881, size: 128, align: 64)
!3685 = !DIDerivedType(tag: DW_TAG_member, scope: !3672, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3686 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3500, file: !2, size: 64, align: 64, elements: !3687, templateParams: !21, identifier: "f90ae46174c5b046fd4767e7f4bba84b")
!3687 = !{!3688}
!3688 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3686, file: !2, baseType: !3689, size: 64, align: 64)
!3689 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3690, size: 64, align: 64, dwarfAddressSpace: 0)
!3690 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!3691 = !{!3692, !3693, !3694, !3696}
!3692 = !DILocalVariable(name: "self", arg: 1, scope: !3669, file: !855, line: 838, type: !3438)
!3693 = !DILocalVariable(name: "op", arg: 2, scope: !3669, file: !855, line: 838, type: !3686)
!3694 = !DILocalVariable(name: "t", scope: !3695, file: !855, line: 840, type: !698, align: 8)
!3695 = distinct !DILexicalBlock(scope: !3669, file: !855, line: 840, column: 13)
!3696 = !DILocalVariable(name: "e", scope: !3697, file: !855, line: 841, type: !3373, align: 1)
!3697 = distinct !DILexicalBlock(scope: !3669, file: !855, line: 841, column: 13)
!3698 = !{!1116, !3372, !930, !3699}
!3699 = !DITemplateTypeParameter(name: "O", type: !3686)
!3700 = !DILocation(line: 838, column: 42, scope: !3669)
!3701 = !DILocation(line: 838, column: 48, scope: !3669)
!3702 = !DILocation(line: 840, column: 16, scope: !3695)
!3703 = !DILocation(line: 841, column: 17, scope: !3697)
!3704 = !DILocation(line: 839, column: 15, scope: !3669)
!3705 = !DILocation(line: 839, column: 9, scope: !3669)
!3706 = !DILocation(line: 840, column: 16, scope: !3669)
!3707 = !DILocation(line: 840, column: 22, scope: !3695)
!3708 = !DILocation(line: 840, column: 26, scope: !3669)
!3709 = !DILocation(line: 841, column: 27, scope: !3697)
!3710 = !DILocation(line: 841, column: 23, scope: !3697)
!3711 = !DILocation(line: 841, column: 32, scope: !3669)
!3712 = !DILocation(line: 843, column: 5, scope: !3669)
!3713 = !DILocation(line: 843, column: 6, scope: !3669)
!3714 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb9cce52e8d8519b5E", scope: !3584, file: !855, line: 838, type: !3715, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3741, retainedNodes: !3734)
!3715 = !DISubroutineType(types: !3716)
!3716 = !{!3717, !3584, !3731}
!3717 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3718, templateParams: !21, identifier: "d3fa93f445cb51a312dee205295e0a6d")
!3718 = !{!3719}
!3719 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3717, file: !2, size: 128, align: 64, elements: !3720, templateParams: !21, identifier: "1b00e2480ecce2dea1b75d48bd85d367", discriminator: !3730)
!3720 = !{!3721, !3726}
!3721 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3719, file: !2, baseType: !3722, size: 128, align: 64, extraData: i64 3)
!3722 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3717, file: !2, size: 128, align: 64, elements: !3723, templateParams: !3725, identifier: "a58fc053db42187fb3e5af320b9480e5")
!3723 = !{!3724}
!3724 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3722, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3725 = !{!1258, !880}
!3726 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3719, file: !2, baseType: !3727, size: 128, align: 64)
!3727 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3717, file: !2, size: 128, align: 64, elements: !3728, templateParams: !3725, identifier: "fcd7358b54c9a5a04429550e3c49899e")
!3728 = !{!3729}
!3729 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3727, file: !2, baseType: !881, size: 128, align: 64)
!3730 = !DIDerivedType(tag: DW_TAG_member, scope: !3717, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3731 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3557, file: !2, size: 64, align: 64, elements: !3732, templateParams: !21, identifier: "af50bd8e97be55457cc2ad93c7bd72e")
!3732 = !{!3733}
!3733 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3731, file: !2, baseType: !3689, size: 64, align: 64)
!3734 = !{!3735, !3736, !3737, !3739}
!3735 = !DILocalVariable(name: "self", arg: 1, scope: !3714, file: !855, line: 838, type: !3584)
!3736 = !DILocalVariable(name: "op", arg: 2, scope: !3714, file: !855, line: 838, type: !3731)
!3737 = !DILocalVariable(name: "t", scope: !3738, file: !855, line: 840, type: !682, align: 8)
!3738 = distinct !DILexicalBlock(scope: !3714, file: !855, line: 840, column: 13)
!3739 = !DILocalVariable(name: "e", scope: !3740, file: !855, line: 841, type: !3373, align: 1)
!3740 = distinct !DILexicalBlock(scope: !3714, file: !855, line: 841, column: 13)
!3741 = !{!1258, !3372, !930, !3742}
!3742 = !DITemplateTypeParameter(name: "O", type: !3731)
!3743 = !DILocation(line: 838, column: 42, scope: !3714)
!3744 = !DILocation(line: 838, column: 48, scope: !3714)
!3745 = !DILocation(line: 840, column: 16, scope: !3738)
!3746 = !DILocation(line: 841, column: 17, scope: !3740)
!3747 = !DILocation(line: 839, column: 15, scope: !3714)
!3748 = !DILocation(line: 839, column: 9, scope: !3714)
!3749 = !DILocation(line: 840, column: 16, scope: !3714)
!3750 = !DILocation(line: 840, column: 22, scope: !3738)
!3751 = !DILocation(line: 840, column: 26, scope: !3714)
!3752 = !DILocation(line: 841, column: 27, scope: !3740)
!3753 = !DILocation(line: 841, column: 23, scope: !3740)
!3754 = !DILocation(line: 841, column: 32, scope: !3714)
!3755 = !DILocation(line: 843, column: 5, scope: !3714)
!3756 = !DILocation(line: 843, column: 6, scope: !3714)
!3757 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hccaee5ca04769ffeE", scope: !3304, file: !855, line: 838, type: !3758, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3768, retainedNodes: !3761)
!3758 = !DISubroutineType(types: !3759)
!3759 = !{!3321, !3304, !3760}
!3760 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3557, file: !2, align: 8, elements: !21, identifier: "f41a04dd1c11699a829715b7cb77d23f")
!3761 = !{!3762, !3763, !3764, !3766}
!3762 = !DILocalVariable(name: "self", arg: 1, scope: !3757, file: !855, line: 838, type: !3304)
!3763 = !DILocalVariable(name: "op", arg: 2, scope: !3757, file: !855, line: 838, type: !3760)
!3764 = !DILocalVariable(name: "t", scope: !3765, file: !855, line: 840, type: !664, align: 8)
!3765 = distinct !DILexicalBlock(scope: !3757, file: !855, line: 840, column: 13)
!3766 = !DILocalVariable(name: "e", scope: !3767, file: !855, line: 841, type: !795, align: 1)
!3767 = distinct !DILexicalBlock(scope: !3757, file: !855, line: 841, column: 13)
!3768 = !{!1197, !3313, !930, !3769}
!3769 = !DITemplateTypeParameter(name: "O", type: !3760)
!3770 = !DILocation(line: 838, column: 42, scope: !3757)
!3771 = !DILocation(line: 838, column: 48, scope: !3757)
!3772 = !DILocation(line: 840, column: 16, scope: !3765)
!3773 = !DILocation(line: 839, column: 15, scope: !3757)
!3774 = !DILocation(line: 839, column: 9, scope: !3757)
!3775 = !DILocation(line: 840, column: 16, scope: !3757)
!3776 = !DILocation(line: 840, column: 22, scope: !3765)
!3777 = !DILocation(line: 840, column: 26, scope: !3757)
!3778 = !DILocation(line: 841, column: 17, scope: !3757)
!3779 = !DILocation(line: 841, column: 17, scope: !3767)
!3780 = !DILocation(line: 841, column: 27, scope: !3767)
!3781 = !DILocation(line: 841, column: 23, scope: !3767)
!3782 = !DILocation(line: 841, column: 32, scope: !3757)
!3783 = !DILocation(line: 843, column: 5, scope: !3757)
!3784 = !DILocation(line: 843, column: 6, scope: !3757)
!3785 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf87b2a81c882218cE", scope: !3304, file: !855, line: 838, type: !3786, scopeLine: 838, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3796, retainedNodes: !3789)
!3786 = !DISubroutineType(types: !3787)
!3787 = !{!3321, !3304, !3788}
!3788 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3336, file: !2, align: 8, elements: !21, identifier: "9388809b94b5de1f7605f041c6aa0724")
!3789 = !{!3790, !3791, !3792, !3794}
!3790 = !DILocalVariable(name: "self", arg: 1, scope: !3785, file: !855, line: 838, type: !3304)
!3791 = !DILocalVariable(name: "op", arg: 2, scope: !3785, file: !855, line: 838, type: !3788)
!3792 = !DILocalVariable(name: "t", scope: !3793, file: !855, line: 840, type: !664, align: 8)
!3793 = distinct !DILexicalBlock(scope: !3785, file: !855, line: 840, column: 13)
!3794 = !DILocalVariable(name: "e", scope: !3795, file: !855, line: 841, type: !795, align: 1)
!3795 = distinct !DILexicalBlock(scope: !3785, file: !855, line: 841, column: 13)
!3796 = !{!1197, !3313, !930, !3797}
!3797 = !DITemplateTypeParameter(name: "O", type: !3788)
!3798 = !DILocation(line: 838, column: 42, scope: !3785)
!3799 = !DILocation(line: 838, column: 48, scope: !3785)
!3800 = !DILocation(line: 840, column: 16, scope: !3793)
!3801 = !DILocation(line: 839, column: 15, scope: !3785)
!3802 = !DILocation(line: 839, column: 9, scope: !3785)
!3803 = !DILocation(line: 840, column: 16, scope: !3785)
!3804 = !DILocation(line: 840, column: 22, scope: !3793)
!3805 = !DILocation(line: 840, column: 26, scope: !3785)
!3806 = !DILocation(line: 841, column: 17, scope: !3785)
!3807 = !DILocation(line: 841, column: 17, scope: !3795)
!3808 = !DILocation(line: 841, column: 27, scope: !3795)
!3809 = !DILocation(line: 841, column: 23, scope: !3795)
!3810 = !DILocation(line: 841, column: 32, scope: !3785)
!3811 = !DILocation(line: 843, column: 5, scope: !3785)
!3812 = !DILocation(line: 843, column: 6, scope: !3785)
!3813 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc08b7b312de626ddE", scope: !3815, file: !3814, line: 225, type: !3818, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !3834)
!3814 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "6b2e6a5be8ada6428316dd10706356d8")
!3815 = !DINamespace(name: "{impl#21}", scope: !3816)
!3816 = !DINamespace(name: "ptr_try_from_impls", scope: !3817)
!3817 = !DINamespace(name: "num", scope: !908)
!3818 = !DISubroutineType(types: !3819)
!3819 = !{!3820, !20}
!3820 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3821, templateParams: !21, identifier: "ccb31c8e5c21b12941f05f44f12050e1")
!3821 = !{!3822}
!3822 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3820, file: !2, size: 128, align: 64, elements: !3823, templateParams: !21, identifier: "a196c96c30dcfea831c61540aaf1eab3", discriminator: !3833)
!3823 = !{!3824, !3829}
!3824 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3822, file: !2, baseType: !3825, size: 128, align: 64, extraData: i64 0)
!3825 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3820, file: !2, size: 128, align: 64, elements: !3826, templateParams: !3828, identifier: "c97830f5633ec837156f9c4d0e20a7d8")
!3826 = !{!3827}
!3827 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3825, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3828 = !{!224, !3239}
!3829 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3822, file: !2, baseType: !3830, size: 128, align: 64, extraData: i64 1)
!3830 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3820, file: !2, size: 128, align: 64, elements: !3831, templateParams: !3828, identifier: "d6f7868c95ecb75b3c96f39f8236412c")
!3831 = !{!3832}
!3832 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3830, file: !2, baseType: !3240, align: 8, offset: 64)
!3833 = !DIDerivedType(tag: DW_TAG_member, scope: !3820, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3834 = !{!3835}
!3835 = !DILocalVariable(name: "value", arg: 1, scope: !3813, file: !3814, line: 225, type: !20)
!3836 = !DILocation(line: 225, column: 25, scope: !3813)
!3837 = !DILocation(line: 226, column: 17, scope: !3813)
!3838 = !DILocation(line: 227, column: 14, scope: !3813)
!3839 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h83d63b7fc4847ed6E", scope: !3840, file: !3814, line: 225, type: !3841, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !3843)
!3840 = !DINamespace(name: "{impl#3}", scope: !3816)
!3841 = !DISubroutineType(types: !3842)
!3842 = !{!3230, !9}
!3843 = !{!3844}
!3844 = !DILocalVariable(name: "value", arg: 1, scope: !3839, file: !3814, line: 225, type: !9)
!3845 = !DILocation(line: 225, column: 25, scope: !3839)
!3846 = !DILocation(line: 226, column: 17, scope: !3839)
!3847 = !DILocation(line: 227, column: 14, scope: !3839)
!3848 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e6525b1115bb64aE", scope: !3849, file: !1037, line: 2422, type: !3850, scopeLine: 2422, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3855, retainedNodes: !3852)
!3849 = !DINamespace(name: "{impl#60}", scope: !108)
!3850 = !DISubroutineType(types: !3851)
!3851 = !{!192, !589, !210}
!3852 = !{!3853, !3854}
!3853 = !DILocalVariable(name: "self", arg: 1, scope: !3848, file: !1037, line: 2422, type: !589)
!3854 = !DILocalVariable(name: "f", arg: 2, scope: !3848, file: !1037, line: 2422, type: !210)
!3855 = !{!3856}
!3856 = !DITemplateTypeParameter(name: "T", type: !591)
!3857 = !DILocation(line: 2422, column: 20, scope: !3848)
!3858 = !DILocation(line: 2422, column: 27, scope: !3848)
!3859 = !DILocation(line: 2422, column: 71, scope: !3848)
!3860 = !{i64 4096}
!3861 = !DILocation(line: 2422, column: 62, scope: !3848)
!3862 = !DILocation(line: 2422, column: 84, scope: !3848)
!3863 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h53a2d41277db9430E", scope: !3864, file: !937, line: 726, type: !3865, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3869, retainedNodes: !3867)
!3864 = !DINamespace(name: "{impl#3}", scope: !908)
!3865 = !DISubroutineType(types: !3866)
!3866 = !{!20, !20}
!3867 = !{!3868}
!3868 = !DILocalVariable(name: "self", arg: 1, scope: !3863, file: !937, line: 726, type: !20)
!3869 = !{!1230, !2568}
!3870 = !DILocation(line: 726, column: 13, scope: !3863)
!3871 = !DILocalVariable(name: "t", arg: 1, scope: !3872, file: !937, line: 737, type: !20)
!3872 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hb9f2800d2b03ec17E", scope: !938, file: !937, line: 737, type: !3865, scopeLine: 737, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !3873)
!3873 = !{!3871}
!3874 = !DILocation(line: 737, column: 13, scope: !3872, inlinedAt: !3875)
!3875 = distinct !DILocation(line: 727, column: 9, scope: !3863)
!3876 = !DILocation(line: 728, column: 6, scope: !3863)
!3877 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3e54b295cfe56d96E", scope: !3879, file: !3878, line: 272, type: !3883, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3887, retainedNodes: !3885)
!3878 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "697d559cdba63f105535b8b53d6ea422")
!3879 = !DINamespace(name: "{impl#0}", scope: !3880)
!3880 = !DINamespace(name: "collect", scope: !3881)
!3881 = !DINamespace(name: "traits", scope: !3882)
!3882 = !DINamespace(name: "iter", scope: !48)
!3883 = !DISubroutineType(types: !3884)
!3884 = !{!1682, !1682}
!3885 = !{!3886}
!3886 = !DILocalVariable(name: "self", arg: 1, scope: !3877, file: !3878, line: 272, type: !1682)
!3887 = !{!1703}
!3888 = !DILocation(line: 272, column: 18, scope: !3877)
!3889 = !DILocation(line: 274, column: 6, scope: !3877)
!3890 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h80729f09023250e2E", scope: !3879, file: !3878, line: 272, type: !3891, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3895, retainedNodes: !3893)
!3891 = !DISubroutineType(types: !3892)
!3892 = !{!1643, !1643}
!3893 = !{!3894}
!3894 = !DILocalVariable(name: "self", arg: 1, scope: !3890, file: !3878, line: 272, type: !1643)
!3895 = !{!1668}
!3896 = !DILocation(line: 272, column: 18, scope: !3890)
!3897 = !DILocation(line: 274, column: 6, scope: !3890)
!3898 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h979d7034091ff0dbE", scope: !3879, file: !3878, line: 272, type: !3899, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3903, retainedNodes: !3901)
!3899 = !DISubroutineType(types: !3900)
!3900 = !{!1717, !1717}
!3901 = !{!3902}
!3902 = !DILocalVariable(name: "self", arg: 1, scope: !3898, file: !3878, line: 272, type: !1717)
!3903 = !{!1738}
!3904 = !DILocation(line: 272, column: 18, scope: !3898)
!3905 = !DILocation(line: 274, column: 6, scope: !3898)
!3906 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd18e8c44b7fbcc38E", scope: !3879, file: !3878, line: 272, type: !3907, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3911, retainedNodes: !3909)
!3907 = !DISubroutineType(types: !3908)
!3908 = !{!1752, !1752}
!3909 = !{!3910}
!3910 = !DILocalVariable(name: "self", arg: 1, scope: !3906, file: !3878, line: 272, type: !1752)
!3911 = !{!1773}
!3912 = !DILocation(line: 272, column: 18, scope: !3906)
!3913 = !DILocation(line: 274, column: 6, scope: !3906)
!3914 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5f871dd8f50899c5E", scope: !3915, file: !855, line: 1985, type: !3916, scopeLine: 1985, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3329, retainedNodes: !3935)
!3915 = !DINamespace(name: "{impl#26}", scope: !193)
!3916 = !DISubroutineType(types: !3917)
!3917 = !{!3918, !3321}
!3918 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3919, file: !2, size: 128, align: 64, elements: !3920, templateParams: !21, identifier: "6bd295ffe1d6ef059aefb6ca9fc2b1a0")
!3919 = !DINamespace(name: "control_flow", scope: !1310)
!3920 = !{!3921}
!3921 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3918, file: !2, size: 128, align: 64, elements: !3922, templateParams: !21, identifier: "cf31885fd0c38f69d1718f121b8f8560", discriminator: !3934)
!3922 = !{!3923, !3930}
!3923 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3921, file: !2, baseType: !3924, size: 128, align: 64, extraData: i64 3)
!3924 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3918, file: !2, size: 128, align: 64, elements: !3925, templateParams: !3927, identifier: "13f28a53ad1e8a5180811d0a02c52bc")
!3925 = !{!3926}
!3926 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3924, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3927 = !{!3928, !3929}
!3928 = !DITemplateTypeParameter(name: "B", type: !899)
!3929 = !DITemplateTypeParameter(name: "C", type: !664)
!3930 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3921, file: !2, baseType: !3931, size: 128, align: 64)
!3931 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3918, file: !2, size: 128, align: 64, elements: !3932, templateParams: !3927, identifier: "42f146a197420ebb916f13d4f18135f8")
!3932 = !{!3933}
!3933 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3931, file: !2, baseType: !899, size: 128, align: 64)
!3934 = !DIDerivedType(tag: DW_TAG_member, scope: !3918, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3935 = !{!3936, !3937, !3939}
!3936 = !DILocalVariable(name: "self", arg: 1, scope: !3914, file: !855, line: 1985, type: !3321)
!3937 = !DILocalVariable(name: "v", scope: !3938, file: !855, line: 1987, type: !664, align: 8)
!3938 = distinct !DILexicalBlock(scope: !3914, file: !855, line: 1987, column: 13)
!3939 = !DILocalVariable(name: "e", scope: !3940, file: !855, line: 1988, type: !881, align: 8)
!3940 = distinct !DILexicalBlock(scope: !3914, file: !855, line: 1988, column: 13)
!3941 = !DILocation(line: 1985, column: 15, scope: !3914)
!3942 = !DILocation(line: 1987, column: 16, scope: !3938)
!3943 = !DILocation(line: 1986, column: 15, scope: !3914)
!3944 = !{i64 0, i64 4}
!3945 = !DILocation(line: 1986, column: 9, scope: !3914)
!3946 = !DILocation(line: 1987, column: 16, scope: !3914)
!3947 = !DILocation(line: 1987, column: 22, scope: !3938)
!3948 = !DILocation(line: 1987, column: 45, scope: !3914)
!3949 = !DILocation(line: 1988, column: 17, scope: !3914)
!3950 = !DILocation(line: 1988, column: 17, scope: !3940)
!3951 = !DILocation(line: 1988, column: 42, scope: !3940)
!3952 = !DILocation(line: 1988, column: 23, scope: !3940)
!3953 = !DILocation(line: 1988, column: 48, scope: !3914)
!3954 = !DILocation(line: 1990, column: 6, scope: !3914)
!3955 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h842161dcbea53e97E", scope: !3915, file: !855, line: 1985, type: !3956, scopeLine: 1985, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3680, retainedNodes: !3973)
!3956 = !DISubroutineType(types: !3957)
!3957 = !{!3958, !3672}
!3958 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3919, file: !2, size: 128, align: 64, elements: !3959, templateParams: !21, identifier: "e47bec4b87651c816d3470c55589feb2")
!3959 = !{!3960}
!3960 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3958, file: !2, size: 128, align: 64, elements: !3961, templateParams: !21, identifier: "f31f428bddfd8fc27bc3156fbcf6f87e", discriminator: !3972)
!3961 = !{!3962, !3968}
!3962 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3960, file: !2, baseType: !3963, size: 128, align: 64, extraData: i64 3)
!3963 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3958, file: !2, size: 128, align: 64, elements: !3964, templateParams: !3966, identifier: "3b9bb6958f0aefeb37eae24e72247a71")
!3964 = !{!3965}
!3965 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3963, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3966 = !{!3928, !3967}
!3967 = !DITemplateTypeParameter(name: "C", type: !698)
!3968 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3960, file: !2, baseType: !3969, size: 128, align: 64)
!3969 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3958, file: !2, size: 128, align: 64, elements: !3970, templateParams: !3966, identifier: "db4fe846e7c7542c4938e4767cb67714")
!3970 = !{!3971}
!3971 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3969, file: !2, baseType: !899, size: 128, align: 64)
!3972 = !DIDerivedType(tag: DW_TAG_member, scope: !3958, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3973 = !{!3974, !3975, !3977}
!3974 = !DILocalVariable(name: "self", arg: 1, scope: !3955, file: !855, line: 1985, type: !3672)
!3975 = !DILocalVariable(name: "v", scope: !3976, file: !855, line: 1987, type: !698, align: 8)
!3976 = distinct !DILexicalBlock(scope: !3955, file: !855, line: 1987, column: 13)
!3977 = !DILocalVariable(name: "e", scope: !3978, file: !855, line: 1988, type: !881, align: 8)
!3978 = distinct !DILexicalBlock(scope: !3955, file: !855, line: 1988, column: 13)
!3979 = !DILocation(line: 1985, column: 15, scope: !3955)
!3980 = !DILocation(line: 1987, column: 16, scope: !3976)
!3981 = !DILocation(line: 1986, column: 15, scope: !3955)
!3982 = !DILocation(line: 1986, column: 9, scope: !3955)
!3983 = !DILocation(line: 1987, column: 16, scope: !3955)
!3984 = !DILocation(line: 1987, column: 22, scope: !3976)
!3985 = !DILocation(line: 1987, column: 45, scope: !3955)
!3986 = !DILocation(line: 1988, column: 17, scope: !3955)
!3987 = !DILocation(line: 1988, column: 17, scope: !3978)
!3988 = !DILocation(line: 1988, column: 42, scope: !3978)
!3989 = !DILocation(line: 1988, column: 23, scope: !3978)
!3990 = !DILocation(line: 1988, column: 48, scope: !3955)
!3991 = !DILocation(line: 1990, column: 6, scope: !3955)
!3992 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdf215163f175ca5fE", scope: !3915, file: !855, line: 1985, type: !3993, scopeLine: 1985, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3725, retainedNodes: !4010)
!3993 = !DISubroutineType(types: !3994)
!3994 = !{!3995, !3717}
!3995 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3919, file: !2, size: 128, align: 64, elements: !3996, templateParams: !21, identifier: "3749babf3251f033826b07d0ed15974d")
!3996 = !{!3997}
!3997 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3995, file: !2, size: 128, align: 64, elements: !3998, templateParams: !21, identifier: "b8eff4fb1f852bcfbf34fc1b45e789b2", discriminator: !4009)
!3998 = !{!3999, !4005}
!3999 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3997, file: !2, baseType: !4000, size: 128, align: 64, extraData: i64 3)
!4000 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3995, file: !2, size: 128, align: 64, elements: !4001, templateParams: !4003, identifier: "818e2164810db8cd9a2f6840784a763a")
!4001 = !{!4002}
!4002 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4000, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!4003 = !{!3928, !4004}
!4004 = !DITemplateTypeParameter(name: "C", type: !682)
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3997, file: !2, baseType: !4006, size: 128, align: 64)
!4006 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3995, file: !2, size: 128, align: 64, elements: !4007, templateParams: !4003, identifier: "a4124772e0f4a5fca4a75b19c6d87145")
!4007 = !{!4008}
!4008 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4006, file: !2, baseType: !899, size: 128, align: 64)
!4009 = !DIDerivedType(tag: DW_TAG_member, scope: !3995, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4010 = !{!4011, !4012, !4014}
!4011 = !DILocalVariable(name: "self", arg: 1, scope: !3992, file: !855, line: 1985, type: !3717)
!4012 = !DILocalVariable(name: "v", scope: !4013, file: !855, line: 1987, type: !682, align: 8)
!4013 = distinct !DILexicalBlock(scope: !3992, file: !855, line: 1987, column: 13)
!4014 = !DILocalVariable(name: "e", scope: !4015, file: !855, line: 1988, type: !881, align: 8)
!4015 = distinct !DILexicalBlock(scope: !3992, file: !855, line: 1988, column: 13)
!4016 = !DILocation(line: 1985, column: 15, scope: !3992)
!4017 = !DILocation(line: 1987, column: 16, scope: !4013)
!4018 = !DILocation(line: 1986, column: 15, scope: !3992)
!4019 = !DILocation(line: 1986, column: 9, scope: !3992)
!4020 = !DILocation(line: 1987, column: 16, scope: !3992)
!4021 = !DILocation(line: 1987, column: 22, scope: !4013)
!4022 = !DILocation(line: 1987, column: 45, scope: !3992)
!4023 = !DILocation(line: 1988, column: 17, scope: !3992)
!4024 = !DILocation(line: 1988, column: 17, scope: !4015)
!4025 = !DILocation(line: 1988, column: 42, scope: !4015)
!4026 = !DILocation(line: 1988, column: 23, scope: !4015)
!4027 = !DILocation(line: 1988, column: 48, scope: !3992)
!4028 = !DILocation(line: 1990, column: 6, scope: !3992)
!4029 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h988d406ded4cc14dE", scope: !4030, file: !3155, line: 2533, type: !4031, scopeLine: 2533, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4055)
!4030 = !DINamespace(name: "{impl#41}", scope: !124)
!4031 = !DISubroutineType(types: !4032)
!4032 = !{!4033, !4044}
!4033 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !4034, templateParams: !21, identifier: "ad431db0b7c5bc9c99b5e9f8df8fa94c")
!4034 = !{!4035}
!4035 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4033, file: !2, size: 128, align: 64, elements: !4036, templateParams: !21, identifier: "35def60eec0cfcdcab62aa05fd64fc61", discriminator: !4043)
!4036 = !{!4037, !4039}
!4037 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4035, file: !2, baseType: !4038, size: 128, align: 64, extraData: i64 0)
!4038 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4033, file: !2, size: 128, align: 64, elements: !21, templateParams: !1168, identifier: "9d001c710ce89d5093b95e89df5ee979")
!4039 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4035, file: !2, baseType: !4040, size: 128, align: 64, extraData: i64 1)
!4040 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4033, file: !2, size: 128, align: 64, elements: !4041, templateParams: !1168, identifier: "3b2f975c6342d8aefde0486c3b817cd8")
!4041 = !{!4042}
!4042 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4040, file: !2, baseType: !60, size: 64, align: 64, offset: 64)
!4043 = !DIDerivedType(tag: DW_TAG_member, scope: !4033, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4044 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !4045, templateParams: !21, identifier: "2bad4ceec6d67426cb96122b9056f39f")
!4045 = !{!4046}
!4046 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4044, file: !2, align: 8, elements: !4047, templateParams: !21, identifier: "f3c8f41d6505d13a93c3bf1e17714113")
!4047 = !{!4048, !4051}
!4048 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4046, file: !2, baseType: !4049, align: 8)
!4049 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4044, file: !2, align: 8, elements: !21, templateParams: !4050, identifier: "2445d267719843535e9ed5b5c1cf6f56")
!4050 = !{!912}
!4051 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4046, file: !2, baseType: !4052, align: 8)
!4052 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4044, file: !2, align: 8, elements: !4053, templateParams: !4050, identifier: "8d2a6fa4bb6b39b0897bb8911b55fdad")
!4053 = !{!4054}
!4054 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4052, file: !2, baseType: !907, align: 8)
!4055 = !{!4056, !4057}
!4056 = !DILocalVariable(name: "residual", scope: !4029, file: !3155, line: 2533, type: !4044, align: 1)
!4057 = !DILocalVariable(arg: 1, scope: !4029, file: !3155, line: 2533, type: !4044)
!4058 = !DILocation(line: 2533, column: 22, scope: !4029)
!4059 = !DILocation(line: 2535, column: 21, scope: !4029)
!4060 = !DILocation(line: 2537, column: 6, scope: !4029)
!4061 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb2ed621082ce145bE", scope: !4063, file: !4062, line: 874, type: !4064, scopeLine: 874, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4082)
!4062 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "c1aecaf6a5b28eb8d294ea6247bce985")
!4063 = !DINamespace(name: "{impl#18}", scope: !1309)
!4064 = !DISubroutineType(types: !4065)
!4065 = !{!4066, !4081}
!4066 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !4067, templateParams: !21, identifier: "4e073d668dd68c7f29cb4872efa1e461")
!4067 = !{!4068}
!4068 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4066, file: !2, size: 128, align: 64, elements: !4069, templateParams: !21, identifier: "cb3f0bb22a2f010933d8873bab96e492", discriminator: !4080)
!4069 = !{!4070, !4074, !4078}
!4070 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !4068, file: !2, baseType: !4071, size: 128, align: 64, extraData: i64 0)
!4071 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !4066, file: !2, size: 128, align: 64, elements: !4072, templateParams: !2103, identifier: "79068eb1173a170b227f1d4ea138eac9")
!4072 = !{!4073}
!4073 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4071, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4074 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !4068, file: !2, baseType: !4075, size: 128, align: 64, extraData: i64 1)
!4075 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !4066, file: !2, size: 128, align: 64, elements: !4076, templateParams: !2103, identifier: "e82b7c2cd444c8fd36db8cb971626f84")
!4076 = !{!4077}
!4077 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4075, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4078 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !4068, file: !2, baseType: !4079, size: 128, align: 64, extraData: i64 2)
!4079 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !4066, file: !2, size: 128, align: 64, elements: !21, templateParams: !2103, identifier: "45eca19cb4dd55bf231d3d3b451d3c01")
!4080 = !DIDerivedType(tag: DW_TAG_member, scope: !4066, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4081 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1308, size: 64, align: 64, dwarfAddressSpace: 0)
!4082 = !{!4083}
!4083 = !DILocalVariable(name: "self", arg: 1, scope: !4061, file: !4062, line: 874, type: !4081)
!4084 = !DILocation(line: 874, column: 20, scope: !4061)
!4085 = !DILocation(line: 875, column: 9, scope: !4061)
!4086 = !DILocation(line: 876, column: 6, scope: !4061)
!4087 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h358f087e5e7bb25dE", scope: !4063, file: !4062, line: 877, type: !4064, scopeLine: 877, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4088)
!4088 = !{!4089}
!4089 = !DILocalVariable(name: "self", arg: 1, scope: !4087, file: !4062, line: 877, type: !4081)
!4090 = !DILocation(line: 877, column: 18, scope: !4087)
!4091 = !DILocation(line: 878, column: 18, scope: !4087)
!4092 = !DILocation(line: 878, column: 9, scope: !4087)
!4093 = !DILocation(line: 879, column: 6, scope: !4087)
!4094 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h30e7d59b5acba078E", scope: !4096, file: !4095, line: 124, type: !4097, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4111)
!4095 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "e0a6a70bd5f0917f8a5f1ac67ed889a4")
!4096 = !DINamespace(name: "{impl#181}", scope: !1644)
!4097 = !DISubroutineType(types: !4098)
!4098 = !{!4099, !4110}
!4099 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4100, templateParams: !21, identifier: "d9448948025927443dc49f7c913843ca")
!4100 = !{!4101}
!4101 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4099, file: !2, size: 64, align: 64, elements: !4102, templateParams: !21, identifier: "80b17310aba8f9c03df59c88611e792b", discriminator: !4109)
!4102 = !{!4103, !4105}
!4103 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4101, file: !2, baseType: !4104, size: 64, align: 64, extraData: i64 0)
!4104 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4099, file: !2, size: 64, align: 64, elements: !21, templateParams: !1657, identifier: "9bb7ffadcc0a278e6fc13565a858ca9")
!4105 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4101, file: !2, baseType: !4106, size: 64, align: 64)
!4106 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4099, file: !2, size: 64, align: 64, elements: !4107, templateParams: !1657, identifier: "38a05432d0aaa5f894179f5a410b5685")
!4107 = !{!4108}
!4108 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4106, file: !2, baseType: !12, size: 64, align: 64)
!4109 = !DIDerivedType(tag: DW_TAG_member, scope: !4099, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4110 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1643, size: 64, align: 64, dwarfAddressSpace: 0)
!4111 = !{!4112}
!4112 = !DILocalVariable(name: "self", arg: 1, scope: !4094, file: !4095, line: 124, type: !4110)
!4113 = !DILocation(line: 124, column: 21, scope: !4094)
!4114 = !DILocation(line: 132, column: 29, scope: !4094)
!4115 = !DILocalVariable(name: "self", arg: 1, scope: !4116, file: !2441, line: 325, type: !1648)
!4116 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17he78e2e522b5d12ddE", scope: !1648, file: !2441, line: 325, type: !4117, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4119)
!4117 = !DISubroutineType(types: !4118)
!4118 = !{!2321, !1648}
!4119 = !{!4115}
!4120 = !DILocation(line: 325, column: 25, scope: !4116, inlinedAt: !4121)
!4121 = distinct !DILocation(line: 132, column: 29, scope: !4094)
!4122 = !DILocation(line: 132, column: 28, scope: !4094)
!4123 = !DILocation(line: 132, column: 21, scope: !4094)
!4124 = !DILocation(line: 133, column: 24, scope: !4094)
!4125 = !DILocation(line: 136, column: 24, scope: !4094)
!4126 = !DILocation(line: 325, column: 25, scope: !4116, inlinedAt: !4127)
!4127 = distinct !DILocation(line: 136, column: 24, scope: !4094)
!4128 = !DILocation(line: 134, column: 33, scope: !4094)
!4129 = !DILocation(line: 134, column: 32, scope: !4094)
!4130 = !DILocation(line: 134, column: 25, scope: !4094)
!4131 = !DILocation(line: 133, column: 21, scope: !4094)
!4132 = !DILocalVariable(name: "self", arg: 1, scope: !4133, file: !4095, line: 75, type: !4110)
!4133 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hed677675cebc0aa3E", scope: !1643, file: !4095, line: 75, type: !4134, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4136)
!4134 = !DISubroutineType(types: !4135)
!4135 = !{!1653, !4110, !9}
!4136 = !{!4132, !4137, !4138}
!4137 = !DILocalVariable(name: "offset", arg: 2, scope: !4133, file: !4095, line: 75, type: !9)
!4138 = !DILocalVariable(name: "old", scope: !4139, file: !4095, line: 80, type: !2321, align: 8)
!4139 = distinct !DILexicalBlock(scope: !4133, file: !4095, line: 80, column: 21)
!4140 = !DILocation(line: 75, column: 38, scope: !4133, inlinedAt: !4141)
!4141 = distinct !DILocation(line: 139, column: 30, scope: !4094)
!4142 = !DILocation(line: 75, column: 49, scope: !4133, inlinedAt: !4141)
!4143 = !DILocation(line: 80, column: 31, scope: !4133, inlinedAt: !4141)
!4144 = !DILocation(line: 325, column: 25, scope: !4116, inlinedAt: !4145)
!4145 = distinct !DILocation(line: 80, column: 31, scope: !4133, inlinedAt: !4141)
!4146 = !DILocation(line: 80, column: 25, scope: !4139, inlinedAt: !4141)
!4147 = !DILocation(line: 83, column: 64, scope: !4139, inlinedAt: !4141)
!4148 = !DILocation(line: 325, column: 25, scope: !4116, inlinedAt: !4149)
!4149 = distinct !DILocation(line: 83, column: 64, scope: !4139, inlinedAt: !4141)
!4150 = !DILocalVariable(name: "self", arg: 1, scope: !4151, file: !2277, line: 1015, type: !2321)
!4151 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h43026fbe97d47159E", scope: !2279, file: !2277, line: 1015, type: !4152, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4154)
!4152 = !DISubroutineType(types: !4153)
!4153 = !{!2321, !2321, !9}
!4154 = !{!4150, !4155}
!4155 = !DILocalVariable(name: "count", arg: 2, scope: !4151, file: !2277, line: 1015, type: !9)
!4156 = !DILocation(line: 1015, column: 29, scope: !4151, inlinedAt: !4157)
!4157 = distinct !DILocation(line: 83, column: 64, scope: !4139, inlinedAt: !4141)
!4158 = !DILocation(line: 1015, column: 35, scope: !4151, inlinedAt: !4157)
!4159 = !DILocalVariable(name: "self", arg: 1, scope: !4160, file: !2277, line: 472, type: !2321)
!4160 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hab73601a5703c4b7E", scope: !2279, file: !2277, line: 472, type: !4161, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4163)
!4161 = !DISubroutineType(types: !4162)
!4162 = !{!2321, !2321, !2852}
!4163 = !{!4159, !4164}
!4164 = !DILocalVariable(name: "count", arg: 2, scope: !4160, file: !2277, line: 472, type: !2852)
!4165 = !DILocation(line: 472, column: 32, scope: !4160, inlinedAt: !4166)
!4166 = distinct !DILocation(line: 1020, column: 18, scope: !4151, inlinedAt: !4157)
!4167 = !DILocation(line: 472, column: 38, scope: !4160, inlinedAt: !4166)
!4168 = !DILocation(line: 479, column: 18, scope: !4160, inlinedAt: !4166)
!4169 = !DILocation(line: 83, column: 41, scope: !4139, inlinedAt: !4141)
!4170 = !DILocation(line: 83, column: 21, scope: !4139, inlinedAt: !4141)
!4171 = !DILocation(line: 84, column: 21, scope: !4139, inlinedAt: !4141)
!4172 = !DILocation(line: 86, column: 14, scope: !4133, inlinedAt: !4141)
!4173 = !DILocation(line: 139, column: 25, scope: !4094)
!4174 = !DILocation(line: 136, column: 21, scope: !4094)
!4175 = !DILocation(line: 137, column: 25, scope: !4094)
!4176 = !DILocation(line: 142, column: 14, scope: !4094)
!4177 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4dbb5e17b4aaeb58E", scope: !4096, file: !4095, line: 124, type: !4178, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4192)
!4178 = !DISubroutineType(types: !4179)
!4179 = !{!4180, !4191}
!4180 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4181, templateParams: !21, identifier: "5d0ba33bde7df49d0ea028fab894135")
!4181 = !{!4182}
!4182 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4180, file: !2, size: 64, align: 64, elements: !4183, templateParams: !21, identifier: "3da9b71eb48b0f4f606196ac6532a70b", discriminator: !4190)
!4183 = !{!4184, !4186}
!4184 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4182, file: !2, baseType: !4185, size: 64, align: 64, extraData: i64 0)
!4185 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4180, file: !2, size: 64, align: 64, elements: !21, templateParams: !1762, identifier: "9c4af85fd1426508777f4f53552e8f67")
!4186 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4182, file: !2, baseType: !4187, size: 64, align: 64)
!4187 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4180, file: !2, size: 64, align: 64, elements: !4188, templateParams: !1762, identifier: "69ea39c167c3bdab5ebfcf87a818e278")
!4188 = !{!4189}
!4189 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4187, file: !2, baseType: !87, size: 64, align: 64)
!4190 = !DIDerivedType(tag: DW_TAG_member, scope: !4180, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1752, size: 64, align: 64, dwarfAddressSpace: 0)
!4192 = !{!4193}
!4193 = !DILocalVariable(name: "self", arg: 1, scope: !4177, file: !4095, line: 124, type: !4191)
!4194 = !DILocation(line: 124, column: 21, scope: !4177)
!4195 = !DILocation(line: 132, column: 29, scope: !4177)
!4196 = !DILocalVariable(name: "self", arg: 1, scope: !4197, file: !2441, line: 325, type: !1755)
!4197 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h4b7a72a1f5de2f59E", scope: !1755, file: !2441, line: 325, type: !4198, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4200)
!4198 = !DISubroutineType(types: !4199)
!4199 = !{!2143, !1755}
!4200 = !{!4196}
!4201 = !DILocation(line: 325, column: 25, scope: !4197, inlinedAt: !4202)
!4202 = distinct !DILocation(line: 132, column: 29, scope: !4177)
!4203 = !DILocation(line: 132, column: 28, scope: !4177)
!4204 = !DILocation(line: 132, column: 21, scope: !4177)
!4205 = !DILocation(line: 133, column: 24, scope: !4177)
!4206 = !DILocation(line: 136, column: 24, scope: !4177)
!4207 = !DILocation(line: 325, column: 25, scope: !4197, inlinedAt: !4208)
!4208 = distinct !DILocation(line: 136, column: 24, scope: !4177)
!4209 = !DILocation(line: 134, column: 33, scope: !4177)
!4210 = !DILocation(line: 134, column: 32, scope: !4177)
!4211 = !DILocation(line: 134, column: 25, scope: !4177)
!4212 = !DILocation(line: 133, column: 21, scope: !4177)
!4213 = !DILocalVariable(name: "self", arg: 1, scope: !4214, file: !4095, line: 75, type: !4191)
!4214 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h2dba7c5caac51c3bE", scope: !1752, file: !4095, line: 75, type: !4215, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4217)
!4215 = !DISubroutineType(types: !4216)
!4216 = !{!1758, !4191, !9}
!4217 = !{!4213, !4218, !4219}
!4218 = !DILocalVariable(name: "offset", arg: 2, scope: !4214, file: !4095, line: 75, type: !9)
!4219 = !DILocalVariable(name: "old", scope: !4220, file: !4095, line: 80, type: !2143, align: 8)
!4220 = distinct !DILexicalBlock(scope: !4214, file: !4095, line: 80, column: 21)
!4221 = !DILocation(line: 75, column: 38, scope: !4214, inlinedAt: !4222)
!4222 = distinct !DILocation(line: 139, column: 30, scope: !4177)
!4223 = !DILocation(line: 75, column: 49, scope: !4214, inlinedAt: !4222)
!4224 = !DILocation(line: 80, column: 31, scope: !4214, inlinedAt: !4222)
!4225 = !DILocation(line: 325, column: 25, scope: !4197, inlinedAt: !4226)
!4226 = distinct !DILocation(line: 80, column: 31, scope: !4214, inlinedAt: !4222)
!4227 = !DILocation(line: 80, column: 25, scope: !4220, inlinedAt: !4222)
!4228 = !DILocation(line: 83, column: 64, scope: !4220, inlinedAt: !4222)
!4229 = !DILocation(line: 325, column: 25, scope: !4197, inlinedAt: !4230)
!4230 = distinct !DILocation(line: 83, column: 64, scope: !4220, inlinedAt: !4222)
!4231 = !DILocalVariable(name: "self", arg: 1, scope: !4232, file: !2277, line: 1015, type: !2143)
!4232 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h0994daa4d590a337E", scope: !2279, file: !2277, line: 1015, type: !4233, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4235)
!4233 = !DISubroutineType(types: !4234)
!4234 = !{!2143, !2143, !9}
!4235 = !{!4231, !4236}
!4236 = !DILocalVariable(name: "count", arg: 2, scope: !4232, file: !2277, line: 1015, type: !9)
!4237 = !DILocation(line: 1015, column: 29, scope: !4232, inlinedAt: !4238)
!4238 = distinct !DILocation(line: 83, column: 64, scope: !4220, inlinedAt: !4222)
!4239 = !DILocation(line: 1015, column: 35, scope: !4232, inlinedAt: !4238)
!4240 = !DILocalVariable(name: "self", arg: 1, scope: !4241, file: !2277, line: 472, type: !2143)
!4241 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hca39814246d8ad92E", scope: !2279, file: !2277, line: 472, type: !4242, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4244)
!4242 = !DISubroutineType(types: !4243)
!4243 = !{!2143, !2143, !2852}
!4244 = !{!4240, !4245}
!4245 = !DILocalVariable(name: "count", arg: 2, scope: !4241, file: !2277, line: 472, type: !2852)
!4246 = !DILocation(line: 472, column: 32, scope: !4241, inlinedAt: !4247)
!4247 = distinct !DILocation(line: 1020, column: 18, scope: !4232, inlinedAt: !4238)
!4248 = !DILocation(line: 472, column: 38, scope: !4241, inlinedAt: !4247)
!4249 = !DILocation(line: 479, column: 18, scope: !4241, inlinedAt: !4247)
!4250 = !DILocation(line: 83, column: 41, scope: !4220, inlinedAt: !4222)
!4251 = !DILocation(line: 83, column: 21, scope: !4220, inlinedAt: !4222)
!4252 = !DILocation(line: 84, column: 21, scope: !4220, inlinedAt: !4222)
!4253 = !DILocation(line: 86, column: 14, scope: !4214, inlinedAt: !4222)
!4254 = !DILocation(line: 139, column: 25, scope: !4177)
!4255 = !DILocation(line: 136, column: 21, scope: !4177)
!4256 = !DILocation(line: 137, column: 25, scope: !4177)
!4257 = !DILocation(line: 142, column: 14, scope: !4177)
!4258 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7dccda48d8104db8E", scope: !4096, file: !4095, line: 124, type: !4259, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4273)
!4259 = !DISubroutineType(types: !4260)
!4260 = !{!4261, !4272}
!4261 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4262, templateParams: !21, identifier: "1b2a9681d107300ad4622b5c0f3a6678")
!4262 = !{!4263}
!4263 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4261, file: !2, size: 64, align: 64, elements: !4264, templateParams: !21, identifier: "2b011a89655b4e09c22415808f46d6d6", discriminator: !4271)
!4264 = !{!4265, !4267}
!4265 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4263, file: !2, baseType: !4266, size: 64, align: 64, extraData: i64 0)
!4266 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4261, file: !2, size: 64, align: 64, elements: !21, templateParams: !1692, identifier: "564f843612efce5215a6263bf183481")
!4267 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4263, file: !2, baseType: !4268, size: 64, align: 64)
!4268 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4261, file: !2, size: 64, align: 64, elements: !4269, templateParams: !1692, identifier: "a84bcdcf02e1d7c0fb893a73322d3b40")
!4269 = !{!4270}
!4270 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4268, file: !2, baseType: !30, size: 64, align: 64)
!4271 = !DIDerivedType(tag: DW_TAG_member, scope: !4261, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4272 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1682, size: 64, align: 64, dwarfAddressSpace: 0)
!4273 = !{!4274}
!4274 = !DILocalVariable(name: "self", arg: 1, scope: !4258, file: !4095, line: 124, type: !4272)
!4275 = !DILocation(line: 124, column: 21, scope: !4258)
!4276 = !DILocation(line: 132, column: 29, scope: !4258)
!4277 = !DILocalVariable(name: "self", arg: 1, scope: !4278, file: !2441, line: 325, type: !1685)
!4278 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17ha743a7af4b026245E", scope: !1685, file: !2441, line: 325, type: !4279, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4281)
!4279 = !DISubroutineType(types: !4280)
!4280 = !{!1955, !1685}
!4281 = !{!4277}
!4282 = !DILocation(line: 325, column: 25, scope: !4278, inlinedAt: !4283)
!4283 = distinct !DILocation(line: 132, column: 29, scope: !4258)
!4284 = !DILocation(line: 132, column: 28, scope: !4258)
!4285 = !DILocation(line: 132, column: 21, scope: !4258)
!4286 = !DILocation(line: 133, column: 24, scope: !4258)
!4287 = !DILocation(line: 136, column: 24, scope: !4258)
!4288 = !DILocation(line: 325, column: 25, scope: !4278, inlinedAt: !4289)
!4289 = distinct !DILocation(line: 136, column: 24, scope: !4258)
!4290 = !DILocation(line: 134, column: 33, scope: !4258)
!4291 = !DILocation(line: 134, column: 32, scope: !4258)
!4292 = !DILocation(line: 134, column: 25, scope: !4258)
!4293 = !DILocation(line: 133, column: 21, scope: !4258)
!4294 = !DILocalVariable(name: "self", arg: 1, scope: !4295, file: !4095, line: 75, type: !4272)
!4295 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h2562d62b290da714E", scope: !1682, file: !4095, line: 75, type: !4296, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4298)
!4296 = !DISubroutineType(types: !4297)
!4297 = !{!1688, !4272, !9}
!4298 = !{!4294, !4299, !4300}
!4299 = !DILocalVariable(name: "offset", arg: 2, scope: !4295, file: !4095, line: 75, type: !9)
!4300 = !DILocalVariable(name: "old", scope: !4301, file: !4095, line: 80, type: !1955, align: 8)
!4301 = distinct !DILexicalBlock(scope: !4295, file: !4095, line: 80, column: 21)
!4302 = !DILocation(line: 75, column: 38, scope: !4295, inlinedAt: !4303)
!4303 = distinct !DILocation(line: 139, column: 30, scope: !4258)
!4304 = !DILocation(line: 75, column: 49, scope: !4295, inlinedAt: !4303)
!4305 = !DILocation(line: 80, column: 31, scope: !4295, inlinedAt: !4303)
!4306 = !DILocation(line: 325, column: 25, scope: !4278, inlinedAt: !4307)
!4307 = distinct !DILocation(line: 80, column: 31, scope: !4295, inlinedAt: !4303)
!4308 = !DILocation(line: 80, column: 25, scope: !4301, inlinedAt: !4303)
!4309 = !DILocation(line: 83, column: 64, scope: !4301, inlinedAt: !4303)
!4310 = !DILocation(line: 325, column: 25, scope: !4278, inlinedAt: !4311)
!4311 = distinct !DILocation(line: 83, column: 64, scope: !4301, inlinedAt: !4303)
!4312 = !DILocalVariable(name: "self", arg: 1, scope: !4313, file: !2277, line: 1015, type: !1955)
!4313 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hae09c5804bddf055E", scope: !2279, file: !2277, line: 1015, type: !4314, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4316)
!4314 = !DISubroutineType(types: !4315)
!4315 = !{!1955, !1955, !9}
!4316 = !{!4312, !4317}
!4317 = !DILocalVariable(name: "count", arg: 2, scope: !4313, file: !2277, line: 1015, type: !9)
!4318 = !DILocation(line: 1015, column: 29, scope: !4313, inlinedAt: !4319)
!4319 = distinct !DILocation(line: 83, column: 64, scope: !4301, inlinedAt: !4303)
!4320 = !DILocation(line: 1015, column: 35, scope: !4313, inlinedAt: !4319)
!4321 = !DILocalVariable(name: "self", arg: 1, scope: !4322, file: !2277, line: 472, type: !1955)
!4322 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h7ea3052e3016d8beE", scope: !2279, file: !2277, line: 472, type: !4323, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4325)
!4323 = !DISubroutineType(types: !4324)
!4324 = !{!1955, !1955, !2852}
!4325 = !{!4321, !4326}
!4326 = !DILocalVariable(name: "count", arg: 2, scope: !4322, file: !2277, line: 472, type: !2852)
!4327 = !DILocation(line: 472, column: 32, scope: !4322, inlinedAt: !4328)
!4328 = distinct !DILocation(line: 1020, column: 18, scope: !4313, inlinedAt: !4319)
!4329 = !DILocation(line: 472, column: 38, scope: !4322, inlinedAt: !4328)
!4330 = !DILocation(line: 479, column: 18, scope: !4322, inlinedAt: !4328)
!4331 = !DILocation(line: 83, column: 41, scope: !4301, inlinedAt: !4303)
!4332 = !DILocation(line: 83, column: 21, scope: !4301, inlinedAt: !4303)
!4333 = !DILocation(line: 84, column: 21, scope: !4301, inlinedAt: !4303)
!4334 = !DILocation(line: 86, column: 14, scope: !4295, inlinedAt: !4303)
!4335 = !DILocation(line: 139, column: 25, scope: !4258)
!4336 = !DILocation(line: 136, column: 21, scope: !4258)
!4337 = !DILocation(line: 137, column: 25, scope: !4258)
!4338 = !DILocation(line: 142, column: 14, scope: !4258)
!4339 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdfa0795ca951fb3dE", scope: !4096, file: !4095, line: 124, type: !4340, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4354)
!4340 = !DISubroutineType(types: !4341)
!4341 = !{!4342, !4353}
!4342 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4343, templateParams: !21, identifier: "1fff3a123134868c2ef3701a2ec95fee")
!4343 = !{!4344}
!4344 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4342, file: !2, size: 64, align: 64, elements: !4345, templateParams: !21, identifier: "6476ac323471a29413fb3f41de6f32d5", discriminator: !4352)
!4345 = !{!4346, !4348}
!4346 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4344, file: !2, baseType: !4347, size: 64, align: 64, extraData: i64 0)
!4347 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4342, file: !2, size: 64, align: 64, elements: !21, templateParams: !1727, identifier: "73d477786aa1bab7754592c8dcdb5a14")
!4348 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4344, file: !2, baseType: !4349, size: 64, align: 64)
!4349 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4342, file: !2, size: 64, align: 64, elements: !4350, templateParams: !1727, identifier: "3d54d469ec1b466998c1ff0b8a9bbdb2")
!4350 = !{!4351}
!4351 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4349, file: !2, baseType: !78, size: 64, align: 64)
!4352 = !DIDerivedType(tag: DW_TAG_member, scope: !4342, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4353 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1717, size: 64, align: 64, dwarfAddressSpace: 0)
!4354 = !{!4355}
!4355 = !DILocalVariable(name: "self", arg: 1, scope: !4339, file: !4095, line: 124, type: !4353)
!4356 = !DILocation(line: 124, column: 21, scope: !4339)
!4357 = !DILocation(line: 132, column: 29, scope: !4339)
!4358 = !DILocalVariable(name: "self", arg: 1, scope: !4359, file: !2441, line: 325, type: !1720)
!4359 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hd9eaeeb0ab8aacccE", scope: !1720, file: !2441, line: 325, type: !4360, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4362)
!4360 = !DISubroutineType(types: !4361)
!4361 = !{!2059, !1720}
!4362 = !{!4358}
!4363 = !DILocation(line: 325, column: 25, scope: !4359, inlinedAt: !4364)
!4364 = distinct !DILocation(line: 132, column: 29, scope: !4339)
!4365 = !DILocation(line: 132, column: 28, scope: !4339)
!4366 = !DILocation(line: 132, column: 21, scope: !4339)
!4367 = !DILocation(line: 133, column: 24, scope: !4339)
!4368 = !DILocation(line: 136, column: 24, scope: !4339)
!4369 = !DILocation(line: 325, column: 25, scope: !4359, inlinedAt: !4370)
!4370 = distinct !DILocation(line: 136, column: 24, scope: !4339)
!4371 = !DILocation(line: 134, column: 33, scope: !4339)
!4372 = !DILocation(line: 134, column: 32, scope: !4339)
!4373 = !DILocation(line: 134, column: 25, scope: !4339)
!4374 = !DILocation(line: 133, column: 21, scope: !4339)
!4375 = !DILocalVariable(name: "self", arg: 1, scope: !4376, file: !4095, line: 75, type: !4353)
!4376 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h94a8f670953f7c69E", scope: !1717, file: !4095, line: 75, type: !4377, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4379)
!4377 = !DISubroutineType(types: !4378)
!4378 = !{!1723, !4353, !9}
!4379 = !{!4375, !4380, !4381}
!4380 = !DILocalVariable(name: "offset", arg: 2, scope: !4376, file: !4095, line: 75, type: !9)
!4381 = !DILocalVariable(name: "old", scope: !4382, file: !4095, line: 80, type: !2059, align: 8)
!4382 = distinct !DILexicalBlock(scope: !4376, file: !4095, line: 80, column: 21)
!4383 = !DILocation(line: 75, column: 38, scope: !4376, inlinedAt: !4384)
!4384 = distinct !DILocation(line: 139, column: 30, scope: !4339)
!4385 = !DILocation(line: 75, column: 49, scope: !4376, inlinedAt: !4384)
!4386 = !DILocation(line: 80, column: 31, scope: !4376, inlinedAt: !4384)
!4387 = !DILocation(line: 325, column: 25, scope: !4359, inlinedAt: !4388)
!4388 = distinct !DILocation(line: 80, column: 31, scope: !4376, inlinedAt: !4384)
!4389 = !DILocation(line: 80, column: 25, scope: !4382, inlinedAt: !4384)
!4390 = !DILocation(line: 83, column: 64, scope: !4382, inlinedAt: !4384)
!4391 = !DILocation(line: 325, column: 25, scope: !4359, inlinedAt: !4392)
!4392 = distinct !DILocation(line: 83, column: 64, scope: !4382, inlinedAt: !4384)
!4393 = !DILocalVariable(name: "self", arg: 1, scope: !4394, file: !2277, line: 1015, type: !2059)
!4394 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h24717dc02f9b877cE", scope: !2279, file: !2277, line: 1015, type: !4395, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4397)
!4395 = !DISubroutineType(types: !4396)
!4396 = !{!2059, !2059, !9}
!4397 = !{!4393, !4398}
!4398 = !DILocalVariable(name: "count", arg: 2, scope: !4394, file: !2277, line: 1015, type: !9)
!4399 = !DILocation(line: 1015, column: 29, scope: !4394, inlinedAt: !4400)
!4400 = distinct !DILocation(line: 83, column: 64, scope: !4382, inlinedAt: !4384)
!4401 = !DILocation(line: 1015, column: 35, scope: !4394, inlinedAt: !4400)
!4402 = !DILocalVariable(name: "self", arg: 1, scope: !4403, file: !2277, line: 472, type: !2059)
!4403 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdfb2b88c1765877bE", scope: !2279, file: !2277, line: 472, type: !4404, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4406)
!4404 = !DISubroutineType(types: !4405)
!4405 = !{!2059, !2059, !2852}
!4406 = !{!4402, !4407}
!4407 = !DILocalVariable(name: "count", arg: 2, scope: !4403, file: !2277, line: 472, type: !2852)
!4408 = !DILocation(line: 472, column: 32, scope: !4403, inlinedAt: !4409)
!4409 = distinct !DILocation(line: 1020, column: 18, scope: !4394, inlinedAt: !4400)
!4410 = !DILocation(line: 472, column: 38, scope: !4403, inlinedAt: !4409)
!4411 = !DILocation(line: 479, column: 18, scope: !4403, inlinedAt: !4409)
!4412 = !DILocation(line: 83, column: 41, scope: !4382, inlinedAt: !4384)
!4413 = !DILocation(line: 83, column: 21, scope: !4382, inlinedAt: !4384)
!4414 = !DILocation(line: 84, column: 21, scope: !4382, inlinedAt: !4384)
!4415 = !DILocation(line: 86, column: 14, scope: !4376, inlinedAt: !4384)
!4416 = !DILocation(line: 139, column: 25, scope: !4339)
!4417 = !DILocation(line: 136, column: 21, scope: !4339)
!4418 = !DILocation(line: 137, column: 25, scope: !4339)
!4419 = !DILocation(line: 142, column: 14, scope: !4339)
!4420 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h400ec7e2a14a53a5E", scope: !4421, file: !4062, line: 852, type: !4422, scopeLine: 852, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4425)
!4421 = !DINamespace(name: "{impl#16}", scope: !1309)
!4422 = !DISubroutineType(types: !4423)
!4423 = !{!4066, !4424}
!4424 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1385, size: 64, align: 64, dwarfAddressSpace: 0)
!4425 = !{!4426}
!4426 = !DILocalVariable(name: "self", arg: 1, scope: !4420, file: !4062, line: 852, type: !4424)
!4427 = !DILocation(line: 852, column: 20, scope: !4420)
!4428 = !DILocation(line: 853, column: 9, scope: !4420)
!4429 = !DILocation(line: 854, column: 6, scope: !4420)
!4430 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1fb938120c1b3446E", scope: !4421, file: !4062, line: 855, type: !4422, scopeLine: 855, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4431)
!4431 = !{!4432}
!4432 = !DILocalVariable(name: "self", arg: 1, scope: !4430, file: !4062, line: 855, type: !4424)
!4433 = !DILocation(line: 855, column: 18, scope: !4430)
!4434 = !DILocation(line: 856, column: 9, scope: !4430)
!4435 = !DILocation(line: 857, column: 6, scope: !4430)
!4436 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h37a86e36bcb0700dE", scope: !4437, file: !3112, line: 539, type: !4438, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1148, retainedNodes: !4440)
!4437 = !DINamespace(name: "{impl#7}", scope: !3114)
!4438 = !DISubroutineType(types: !4439)
!4439 = !{!1140, !2718, !1140, !917}
!4440 = !{!4441, !4442, !4443}
!4441 = !DILocalVariable(name: "self", scope: !4436, file: !3112, line: 539, type: !2718, align: 1)
!4442 = !DILocalVariable(name: "slice", arg: 2, scope: !4436, file: !3112, line: 539, type: !1140)
!4443 = !DILocalVariable(arg: 1, scope: !4436, file: !3112, line: 539, type: !2718)
!4444 = !DILocation(line: 539, column: 14, scope: !4436)
!4445 = !DILocation(line: 539, column: 20, scope: !4436)
!4446 = !DILocation(line: 541, column: 6, scope: !4436)
!4447 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3e7254c81b51ec7eE", scope: !4437, file: !3112, line: 539, type: !4448, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4450)
!4448 = !DISubroutineType(types: !4449)
!4449 = !{!1496, !2718, !1496, !917}
!4450 = !{!4451, !4452, !4453}
!4451 = !DILocalVariable(name: "self", scope: !4447, file: !3112, line: 539, type: !2718, align: 1)
!4452 = !DILocalVariable(name: "slice", arg: 2, scope: !4447, file: !3112, line: 539, type: !1496)
!4453 = !DILocalVariable(arg: 1, scope: !4447, file: !3112, line: 539, type: !2718)
!4454 = !DILocation(line: 539, column: 14, scope: !4447)
!4455 = !DILocation(line: 539, column: 20, scope: !4447)
!4456 = !DILocation(line: 541, column: 6, scope: !4447)
!4457 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h46edc5cb3dd9e6f3E", scope: !4437, file: !3112, line: 539, type: !4458, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !4460)
!4458 = !DISubroutineType(types: !4459)
!4459 = !{!1160, !2718, !1160, !917}
!4460 = !{!4461, !4462, !4463}
!4461 = !DILocalVariable(name: "self", scope: !4457, file: !3112, line: 539, type: !2718, align: 1)
!4462 = !DILocalVariable(name: "slice", arg: 2, scope: !4457, file: !3112, line: 539, type: !1160)
!4463 = !DILocalVariable(arg: 1, scope: !4457, file: !3112, line: 539, type: !2718)
!4464 = !DILocation(line: 539, column: 14, scope: !4457)
!4465 = !DILocation(line: 539, column: 20, scope: !4457)
!4466 = !DILocation(line: 541, column: 6, scope: !4457)
!4467 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17haf996cd84b543227E", scope: !4437, file: !3112, line: 539, type: !4468, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1229, retainedNodes: !4470)
!4468 = !DISubroutineType(types: !4469)
!4469 = !{!1221, !2718, !1221, !917}
!4470 = !{!4471, !4472, !4473}
!4471 = !DILocalVariable(name: "self", scope: !4467, file: !3112, line: 539, type: !2718, align: 1)
!4472 = !DILocalVariable(name: "slice", arg: 2, scope: !4467, file: !3112, line: 539, type: !1221)
!4473 = !DILocalVariable(arg: 1, scope: !4467, file: !3112, line: 539, type: !2718)
!4474 = !DILocation(line: 539, column: 14, scope: !4467)
!4475 = !DILocation(line: 539, column: 20, scope: !4467)
!4476 = !DILocation(line: 541, column: 6, scope: !4467)
!4477 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h35c5581fa1808ed2E", scope: !1305, file: !1303, line: 361, type: !4478, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !4480)
!4478 = !DISubroutineType(types: !4479)
!4479 = !{!1308, !4424, !9}
!4480 = !{!4481, !4482, !4483, !4485, !4487, !4489, !4491, !4493}
!4481 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4477, file: !1303, line: 361, type: !4424)
!4482 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4477, file: !1303, line: 361, type: !9)
!4483 = !DILocalVariable(name: "start", scope: !4484, file: !1303, line: 362, type: !9, align: 8)
!4484 = distinct !DILexicalBlock(scope: !4477, file: !1303, line: 362, column: 5)
!4485 = !DILocalVariable(name: "value", scope: !4486, file: !1303, line: 363, type: !9, align: 8)
!4486 = distinct !DILexicalBlock(scope: !4477, file: !1303, line: 363, column: 9)
!4487 = !DILocalVariable(name: "value", scope: !4488, file: !1303, line: 364, type: !9, align: 8)
!4488 = distinct !DILexicalBlock(scope: !4477, file: !1303, line: 364, column: 9)
!4489 = !DILocalVariable(name: "end", scope: !4490, file: !1303, line: 367, type: !9, align: 8)
!4490 = distinct !DILexicalBlock(scope: !4484, file: !1303, line: 367, column: 5)
!4491 = !DILocalVariable(name: "value", scope: !4492, file: !1303, line: 368, type: !9, align: 8)
!4492 = distinct !DILexicalBlock(scope: !4484, file: !1303, line: 368, column: 9)
!4493 = !DILocalVariable(name: "value", scope: !4494, file: !1303, line: 369, type: !9, align: 8)
!4494 = distinct !DILexicalBlock(scope: !4484, file: !1303, line: 369, column: 9)
!4495 = !DILocation(line: 361, column: 44, scope: !4477)
!4496 = !DILocation(line: 361, column: 62, scope: !4477)
!4497 = !DILocation(line: 362, column: 9, scope: !4484)
!4498 = !DILocation(line: 367, column: 9, scope: !4490)
!4499 = !DILocation(line: 362, column: 23, scope: !4477)
!4500 = !DILocation(line: 362, column: 17, scope: !4477)
!4501 = !DILocation(line: 364, column: 26, scope: !4477)
!4502 = !DILocation(line: 364, column: 26, scope: !4488)
!4503 = !DILocation(line: 364, column: 36, scope: !4488)
!4504 = !DILocation(line: 364, column: 40, scope: !4477)
!4505 = !DILocation(line: 363, column: 26, scope: !4477)
!4506 = !DILocation(line: 363, column: 26, scope: !4486)
!4507 = !DILocation(line: 363, column: 36, scope: !4486)
!4508 = !DILocation(line: 365, column: 29, scope: !4477)
!4509 = !DILocation(line: 367, column: 21, scope: !4484)
!4510 = !DILocation(line: 367, column: 15, scope: !4484)
!4511 = !DILocation(line: 363, column: 44, scope: !4477)
!4512 = !DILocation(line: 369, column: 26, scope: !4484)
!4513 = !DILocation(line: 369, column: 26, scope: !4494)
!4514 = !DILocation(line: 369, column: 36, scope: !4494)
!4515 = !DILocation(line: 368, column: 26, scope: !4484)
!4516 = !DILocation(line: 368, column: 26, scope: !4492)
!4517 = !DILocation(line: 368, column: 36, scope: !4492)
!4518 = !DILocation(line: 368, column: 40, scope: !4484)
!4519 = !DILocation(line: 370, column: 29, scope: !4484)
!4520 = !DILocation(line: 373, column: 5, scope: !4490)
!4521 = !DILocation(line: 373, column: 12, scope: !4490)
!4522 = !DILocation(line: 374, column: 2, scope: !4477)
!4523 = !DILocation(line: 369, column: 44, scope: !4484)
!4524 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h868ba4781f72cfc6E", scope: !1305, file: !1303, line: 361, type: !4525, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !4527)
!4525 = !DISubroutineType(types: !4526)
!4526 = !{!1308, !4081, !9}
!4527 = !{!4528, !4529, !4530, !4532, !4534, !4536, !4538, !4540}
!4528 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4524, file: !1303, line: 361, type: !4081)
!4529 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4524, file: !1303, line: 361, type: !9)
!4530 = !DILocalVariable(name: "start", scope: !4531, file: !1303, line: 362, type: !9, align: 8)
!4531 = distinct !DILexicalBlock(scope: !4524, file: !1303, line: 362, column: 5)
!4532 = !DILocalVariable(name: "value", scope: !4533, file: !1303, line: 363, type: !9, align: 8)
!4533 = distinct !DILexicalBlock(scope: !4524, file: !1303, line: 363, column: 9)
!4534 = !DILocalVariable(name: "value", scope: !4535, file: !1303, line: 364, type: !9, align: 8)
!4535 = distinct !DILexicalBlock(scope: !4524, file: !1303, line: 364, column: 9)
!4536 = !DILocalVariable(name: "end", scope: !4537, file: !1303, line: 367, type: !9, align: 8)
!4537 = distinct !DILexicalBlock(scope: !4531, file: !1303, line: 367, column: 5)
!4538 = !DILocalVariable(name: "value", scope: !4539, file: !1303, line: 368, type: !9, align: 8)
!4539 = distinct !DILexicalBlock(scope: !4531, file: !1303, line: 368, column: 9)
!4540 = !DILocalVariable(name: "value", scope: !4541, file: !1303, line: 369, type: !9, align: 8)
!4541 = distinct !DILexicalBlock(scope: !4531, file: !1303, line: 369, column: 9)
!4542 = !DILocation(line: 361, column: 44, scope: !4524)
!4543 = !DILocation(line: 361, column: 62, scope: !4524)
!4544 = !DILocation(line: 362, column: 9, scope: !4531)
!4545 = !DILocation(line: 367, column: 9, scope: !4537)
!4546 = !DILocation(line: 362, column: 23, scope: !4524)
!4547 = !DILocation(line: 362, column: 17, scope: !4524)
!4548 = !DILocation(line: 364, column: 26, scope: !4524)
!4549 = !DILocation(line: 364, column: 26, scope: !4535)
!4550 = !DILocation(line: 364, column: 36, scope: !4535)
!4551 = !DILocation(line: 364, column: 40, scope: !4524)
!4552 = !DILocation(line: 363, column: 26, scope: !4524)
!4553 = !DILocation(line: 363, column: 26, scope: !4533)
!4554 = !DILocation(line: 363, column: 36, scope: !4533)
!4555 = !DILocation(line: 365, column: 29, scope: !4524)
!4556 = !DILocation(line: 367, column: 21, scope: !4531)
!4557 = !DILocation(line: 367, column: 15, scope: !4531)
!4558 = !DILocation(line: 363, column: 44, scope: !4524)
!4559 = !DILocation(line: 369, column: 26, scope: !4531)
!4560 = !DILocation(line: 369, column: 26, scope: !4541)
!4561 = !DILocation(line: 369, column: 36, scope: !4541)
!4562 = !DILocation(line: 368, column: 26, scope: !4531)
!4563 = !DILocation(line: 368, column: 26, scope: !4539)
!4564 = !DILocation(line: 368, column: 36, scope: !4539)
!4565 = !DILocation(line: 368, column: 40, scope: !4531)
!4566 = !DILocation(line: 370, column: 29, scope: !4531)
!4567 = !DILocation(line: 373, column: 5, scope: !4537)
!4568 = !DILocation(line: 373, column: 12, scope: !4537)
!4569 = !DILocation(line: 374, column: 2, scope: !4524)
!4570 = !DILocation(line: 369, column: 44, scope: !4531)
!4571 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c5fd976c34c6809E", scope: !4573, file: !4572, line: 55, type: !4574, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4577)
!4572 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4573 = !DINamespace(name: "{impl#0}", scope: !61)
!4574 = !DISubroutineType(types: !4575)
!4575 = !{!192, !4576, !210}
!4576 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4577 = !{!4578, !4579}
!4578 = !DILocalVariable(name: "self", arg: 1, scope: !4571, file: !4572, line: 55, type: !4576)
!4579 = !DILocalVariable(name: "f", arg: 2, scope: !4571, file: !4572, line: 55, type: !210)
!4580 = !DILocation(line: 55, column: 12, scope: !4571)
!4581 = !DILocation(line: 55, column: 19, scope: !4571)
!4582 = !DILocation(line: 56, column: 9, scope: !4571)
!4583 = !DILocation(line: 57, column: 21, scope: !4571)
!4584 = !DILocalVariable(name: "position", arg: 1, scope: !4585, file: !1573, line: 28, type: !9)
!4585 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt2v18Argument3new17h5f45151c0e41afecE", scope: !136, file: !1573, line: 27, type: !4586, scopeLine: 27, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4588)
!4586 = !DISubroutineType(types: !4587)
!4587 = !{!136, !9, !145, !147, !43, !155, !155}
!4588 = !{!4584, !4589, !4590, !4591, !4592, !4593}
!4589 = !DILocalVariable(name: "fill", arg: 2, scope: !4585, file: !1573, line: 29, type: !145)
!4590 = !DILocalVariable(name: "align", arg: 3, scope: !4585, file: !1573, line: 30, type: !147)
!4591 = !DILocalVariable(name: "flags", arg: 4, scope: !4585, file: !1573, line: 31, type: !43)
!4592 = !DILocalVariable(name: "precision", arg: 5, scope: !4585, file: !1573, line: 32, type: !155)
!4593 = !DILocalVariable(name: "width", arg: 6, scope: !4585, file: !1573, line: 33, type: !155)
!4594 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !4595)
!4595 = distinct !DILocation(line: 57, column: 21, scope: !4571)
!4596 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !4595)
!4597 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !4595)
!4598 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !4595)
!4599 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !4595)
!4600 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !4595)
!4601 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !4595)
!4602 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !4595)
!4603 = !DILocation(line: 59, column: 6, scope: !4571)
!4604 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h57470e73d4393eaaE", scope: !60, file: !4572, line: 71, type: !4605, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4607)
!4605 = !DISubroutineType(types: !4606)
!4606 = !{!60, !20}
!4607 = !{!4608}
!4608 = !DILocalVariable(name: "addr", arg: 1, scope: !4604, file: !4572, line: 71, type: !20)
!4609 = !DILocation(line: 71, column: 16, scope: !4604)
!4610 = !DILocation(line: 72, column: 9, scope: !4604)
!4611 = !DILocation(line: 76, column: 6, scope: !4604)
!4612 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h7d5ddd5200356855E", scope: !60, file: !4572, line: 85, type: !4613, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4615)
!4613 = !DISubroutineType(types: !4614)
!4614 = !{!3269, !20}
!4615 = !{!4616}
!4616 = !DILocalVariable(name: "addr", arg: 1, scope: !4612, file: !4572, line: 85, type: !20)
!4617 = !DILocation(line: 85, column: 20, scope: !4612)
!4618 = !DILocation(line: 86, column: 29, scope: !4612)
!4619 = !DILocation(line: 86, column: 15, scope: !4612)
!4620 = !DILocation(line: 86, column: 9, scope: !4612)
!4621 = !DILocation(line: 89, column: 22, scope: !4612)
!4622 = !DILocation(line: 89, column: 18, scope: !4612)
!4623 = !DILocation(line: 89, column: 44, scope: !4612)
!4624 = !DILocation(line: 87, column: 31, scope: !4612)
!4625 = !DILocation(line: 87, column: 28, scope: !4612)
!4626 = !DILocation(line: 87, column: 45, scope: !4612)
!4627 = !DILocation(line: 88, column: 21, scope: !4612)
!4628 = !DILocation(line: 88, column: 18, scope: !4612)
!4629 = !DILocation(line: 88, column: 49, scope: !4612)
!4630 = !DILocation(line: 91, column: 6, scope: !4612)
!4631 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17hd2035cf2d348c81aE", scope: !60, file: !4572, line: 99, type: !4605, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4632)
!4632 = !{!4633}
!4633 = !DILocalVariable(name: "addr", arg: 1, scope: !4631, file: !4572, line: 99, type: !20)
!4634 = !DILocation(line: 99, column: 31, scope: !4631)
!4635 = !DILocation(line: 102, column: 19, scope: !4631)
!4636 = !DILocation(line: 102, column: 18, scope: !4631)
!4637 = !DILocation(line: 102, column: 9, scope: !4631)
!4638 = !DILocation(line: 103, column: 6, scope: !4631)
!4639 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h03a22fe7da69dd1fE", scope: !60, file: !4572, line: 111, type: !4605, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4640)
!4640 = !{!4641}
!4641 = !DILocalVariable(name: "addr", arg: 1, scope: !4639, file: !4572, line: 111, type: !20)
!4642 = !DILocation(line: 111, column: 36, scope: !4639)
!4643 = !DILocation(line: 112, column: 9, scope: !4639)
!4644 = !DILocation(line: 113, column: 6, scope: !4639)
!4645 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417hcc0620d8bf42c04dE", scope: !60, file: !4572, line: 123, type: !4646, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4648)
!4646 = !DISubroutineType(types: !4647)
!4647 = !{!20, !60}
!4648 = !{!4649}
!4649 = !DILocalVariable(name: "self", arg: 1, scope: !4645, file: !4572, line: 123, type: !60)
!4650 = !DILocation(line: 123, column: 25, scope: !4645)
!4651 = !DILocation(line: 125, column: 6, scope: !4645)
!4652 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h01a8f57f672de67eE", scope: !60, file: !4572, line: 141, type: !4653, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3855, retainedNodes: !4656)
!4653 = !DISubroutineType(types: !4654)
!4654 = !{!4655, !60}
!4655 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4656 = !{!4657}
!4657 = !DILocalVariable(name: "self", arg: 1, scope: !4652, file: !4572, line: 141, type: !60)
!4658 = !DILocation(line: 141, column: 28, scope: !4652)
!4659 = !DILocation(line: 142, column: 9, scope: !4652)
!4660 = !DILocation(line: 143, column: 6, scope: !4652)
!4661 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8a07a5ee5581b7c4E", scope: !60, file: !4572, line: 148, type: !4662, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3855, retainedNodes: !4665)
!4662 = !DISubroutineType(types: !4663)
!4663 = !{!4664, !60}
!4664 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4665 = !{!4666}
!4666 = !DILocalVariable(name: "self", arg: 1, scope: !4661, file: !4572, line: 148, type: !60)
!4667 = !DILocation(line: 148, column: 32, scope: !4661)
!4668 = !DILocation(line: 149, column: 9, scope: !4661)
!4669 = !DILocation(line: 150, column: 6, scope: !4661)
!4670 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17h1b1092f347b1a791E", scope: !60, file: !4572, line: 178, type: !4671, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4676, retainedNodes: !4673)
!4671 = !DISubroutineType(types: !4672)
!4672 = !{!60, !60, !20}
!4673 = !{!4674, !4675}
!4674 = !DILocalVariable(name: "self", arg: 1, scope: !4670, file: !4572, line: 178, type: !60)
!4675 = !DILocalVariable(name: "align", arg: 2, scope: !4670, file: !4572, line: 178, type: !20)
!4676 = !{!2568}
!4677 = !DILocation(line: 178, column: 26, scope: !4670)
!4678 = !DILocation(line: 178, column: 32, scope: !4670)
!4679 = !DILocation(line: 182, column: 51, scope: !4670)
!4680 = !DILocation(line: 182, column: 32, scope: !4670)
!4681 = !DILocation(line: 182, column: 9, scope: !4670)
!4682 = !DILocation(line: 183, column: 6, scope: !4670)
!4683 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h9a08df270d41aee6E", scope: !60, file: !4572, line: 196, type: !4684, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4689)
!4684 = !DISubroutineType(types: !4685)
!4685 = !{!4686, !60}
!4686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !14, file: !2, size: 16, align: 16, elements: !4687, templateParams: !21, identifier: "f96f609a6edd1eba6e048fdb259a242e")
!4687 = !{!4688}
!4688 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4686, file: !2, baseType: !35, size: 16, align: 16)
!4689 = !{!4690}
!4690 = !DILocalVariable(name: "self", arg: 1, scope: !4683, file: !4572, line: 196, type: !60)
!4691 = !DILocation(line: 196, column: 30, scope: !4683)
!4692 = !DILocation(line: 197, column: 34, scope: !4683)
!4693 = !DILocation(line: 197, column: 9, scope: !4683)
!4694 = !DILocation(line: 198, column: 6, scope: !4683)
!4695 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17he8b9999876b48332E", scope: !60, file: !4572, line: 202, type: !4696, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4698)
!4696 = !DISubroutineType(types: !4697)
!4697 = !{!636, !60}
!4698 = !{!4699}
!4699 = !DILocalVariable(name: "self", arg: 1, scope: !4695, file: !4572, line: 202, type: !60)
!4700 = !DILocation(line: 202, column: 27, scope: !4695)
!4701 = !DILocation(line: 203, column: 38, scope: !4695)
!4702 = !DILocation(line: 203, column: 9, scope: !4695)
!4703 = !DILocation(line: 204, column: 6, scope: !4695)
!4704 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h4c15791311550287E", scope: !60, file: !4572, line: 208, type: !4696, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4705)
!4705 = !{!4706}
!4706 = !DILocalVariable(name: "self", arg: 1, scope: !4704, file: !4572, line: 208, type: !60)
!4707 = !DILocation(line: 208, column: 27, scope: !4704)
!4708 = !DILocation(line: 209, column: 39, scope: !4704)
!4709 = !DILocation(line: 209, column: 38, scope: !4704)
!4710 = !DILocation(line: 209, column: 9, scope: !4704)
!4711 = !DILocation(line: 210, column: 6, scope: !4704)
!4712 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17hd7a4b7a8640b9aebE", scope: !60, file: !4572, line: 214, type: !4696, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4713)
!4713 = !{!4714}
!4714 = !DILocalVariable(name: "self", arg: 1, scope: !4712, file: !4572, line: 214, type: !60)
!4715 = !DILocation(line: 214, column: 27, scope: !4712)
!4716 = !DILocation(line: 215, column: 39, scope: !4712)
!4717 = !DILocation(line: 215, column: 38, scope: !4712)
!4718 = !DILocation(line: 215, column: 9, scope: !4712)
!4719 = !DILocation(line: 216, column: 6, scope: !4712)
!4720 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17ha1763adfb1e25141E", scope: !60, file: !4572, line: 220, type: !4696, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4721)
!4721 = !{!4722}
!4722 = !DILocalVariable(name: "self", arg: 1, scope: !4720, file: !4572, line: 220, type: !60)
!4723 = !DILocation(line: 220, column: 27, scope: !4720)
!4724 = !DILocation(line: 221, column: 39, scope: !4720)
!4725 = !DILocation(line: 221, column: 38, scope: !4720)
!4726 = !DILocation(line: 221, column: 9, scope: !4720)
!4727 = !DILocation(line: 222, column: 6, scope: !4720)
!4728 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h432a6cf4f8c1669bE", scope: !4729, file: !4572, line: 232, type: !1562, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4730)
!4729 = !DINamespace(name: "{impl#2}", scope: !61)
!4730 = !{!4731, !4732}
!4731 = !DILocalVariable(name: "self", arg: 1, scope: !4728, file: !4572, line: 232, type: !87)
!4732 = !DILocalVariable(name: "f", arg: 2, scope: !4728, file: !4572, line: 232, type: !210)
!4733 = !DILocation(line: 232, column: 12, scope: !4728)
!4734 = !DILocation(line: 232, column: 19, scope: !4728)
!4735 = !DILocation(line: 233, column: 9, scope: !4728)
!4736 = !DILocation(line: 234, column: 21, scope: !4728)
!4737 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !4738)
!4738 = distinct !DILocation(line: 234, column: 21, scope: !4728)
!4739 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !4738)
!4740 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !4738)
!4741 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !4738)
!4742 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !4738)
!4743 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !4738)
!4744 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !4738)
!4745 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !4738)
!4746 = !DILocation(line: 236, column: 6, scope: !4728)
!4747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h24467f2e7ae40056E", scope: !4748, file: !4572, line: 248, type: !1562, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4749)
!4748 = !DINamespace(name: "{impl#4}", scope: !61)
!4749 = !{!4750, !4751}
!4750 = !DILocalVariable(name: "self", arg: 1, scope: !4747, file: !4572, line: 248, type: !87)
!4751 = !DILocalVariable(name: "f", arg: 2, scope: !4747, file: !4572, line: 248, type: !210)
!4752 = !DILocation(line: 248, column: 12, scope: !4747)
!4753 = !DILocation(line: 248, column: 19, scope: !4747)
!4754 = !DILocation(line: 249, column: 9, scope: !4747)
!4755 = !DILocation(line: 250, column: 6, scope: !4747)
!4756 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h6975beae3de742dbE", scope: !4757, file: !4572, line: 277, type: !4671, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4758)
!4757 = !DINamespace(name: "{impl#8}", scope: !61)
!4758 = !{!4759, !4760}
!4759 = !DILocalVariable(name: "self", arg: 1, scope: !4756, file: !4572, line: 277, type: !60)
!4760 = !DILocalVariable(name: "rhs", arg: 2, scope: !4756, file: !4572, line: 277, type: !20)
!4761 = !DILocation(line: 277, column: 12, scope: !4756)
!4762 = !DILocation(line: 277, column: 18, scope: !4756)
!4763 = !DILocation(line: 278, column: 23, scope: !4756)
!4764 = !DILocation(line: 278, column: 9, scope: !4756)
!4765 = !DILocation(line: 279, column: 6, scope: !4756)
!4766 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h6e9a40ec82bb6e87E", scope: !4767, file: !4572, line: 348, type: !4768, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4770)
!4767 = !DINamespace(name: "{impl#17}", scope: !61)
!4768 = !DISubroutineType(types: !4769)
!4769 = !{!217, !87, !87}
!4770 = !{!4771, !4772, !4773, !4775, !4777}
!4771 = !DILocalVariable(name: "start", arg: 1, scope: !4766, file: !4572, line: 348, type: !87)
!4772 = !DILocalVariable(name: "end", arg: 2, scope: !4766, file: !4572, line: 348, type: !87)
!4773 = !DILocalVariable(name: "steps", scope: !4774, file: !4572, line: 349, type: !20, align: 8)
!4774 = distinct !DILexicalBlock(scope: !4766, file: !4572, line: 349, column: 9)
!4775 = !DILocalVariable(name: "residual", scope: !4776, file: !4572, line: 349, type: !4044, align: 1)
!4776 = distinct !DILexicalBlock(scope: !4766, file: !4572, line: 349, column: 51)
!4777 = !DILocalVariable(name: "val", scope: !4778, file: !4572, line: 349, type: !20, align: 8)
!4778 = distinct !DILexicalBlock(scope: !4766, file: !4572, line: 349, column: 25)
!4779 = !DILocation(line: 349, column: 51, scope: !4776)
!4780 = !DILocation(line: 348, column: 22, scope: !4766)
!4781 = !DILocation(line: 348, column: 36, scope: !4766)
!4782 = !DILocation(line: 349, column: 13, scope: !4774)
!4783 = !DILocation(line: 349, column: 25, scope: !4766)
!4784 = !DILocation(line: 349, column: 43, scope: !4766)
!4785 = !DILocation(line: 349, column: 25, scope: !4778)
!4786 = !DILocation(line: 352, column: 12, scope: !4774)
!4787 = !DILocation(line: 349, column: 25, scope: !4776)
!4788 = !DILocation(line: 357, column: 6, scope: !4766)
!4789 = !DILocation(line: 352, column: 34, scope: !4774)
!4790 = !DILocation(line: 352, column: 33, scope: !4774)
!4791 = !DILocation(line: 356, column: 25, scope: !4774)
!4792 = !DILocation(line: 356, column: 9, scope: !4774)
!4793 = !DILocation(line: 353, column: 21, scope: !4774)
!4794 = !DILocation(line: 353, column: 13, scope: !4774)
!4795 = !DILocation(line: 352, column: 9, scope: !4774)
!4796 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h4c312f53901cc0edE", scope: !4767, file: !4572, line: 359, type: !4797, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4799)
!4797 = !DISubroutineType(types: !4798)
!4798 = !{!4033, !60, !9}
!4799 = !{!4800, !4801, !4802, !4804, !4806, !4808, !4810, !4812}
!4800 = !DILocalVariable(name: "start", arg: 1, scope: !4796, file: !4572, line: 359, type: !60)
!4801 = !DILocalVariable(name: "count", arg: 2, scope: !4796, file: !4572, line: 359, type: !9)
!4802 = !DILocalVariable(name: "offset", scope: !4803, file: !4572, line: 360, type: !20, align: 8)
!4803 = distinct !DILexicalBlock(scope: !4796, file: !4572, line: 360, column: 9)
!4804 = !DILocalVariable(name: "residual", scope: !4805, file: !4572, line: 360, type: !4044, align: 1)
!4805 = distinct !DILexicalBlock(scope: !4796, file: !4572, line: 360, column: 47)
!4806 = !DILocalVariable(name: "val", scope: !4807, file: !4572, line: 360, type: !20, align: 8)
!4807 = distinct !DILexicalBlock(scope: !4796, file: !4572, line: 360, column: 22)
!4808 = !DILocalVariable(name: "addr", scope: !4809, file: !4572, line: 365, type: !20, align: 8)
!4809 = distinct !DILexicalBlock(scope: !4803, file: !4572, line: 365, column: 9)
!4810 = !DILocalVariable(name: "residual", scope: !4811, file: !4572, line: 365, type: !4044, align: 1)
!4811 = distinct !DILexicalBlock(scope: !4803, file: !4572, line: 365, column: 51)
!4812 = !DILocalVariable(name: "val", scope: !4813, file: !4572, line: 365, type: !20, align: 8)
!4813 = distinct !DILexicalBlock(scope: !4803, file: !4572, line: 365, column: 24)
!4814 = !DILocation(line: 360, column: 47, scope: !4805)
!4815 = !DILocation(line: 365, column: 51, scope: !4811)
!4816 = !DILocation(line: 359, column: 24, scope: !4796)
!4817 = !DILocation(line: 359, column: 37, scope: !4796)
!4818 = !DILocation(line: 365, column: 13, scope: !4809)
!4819 = !DILocation(line: 360, column: 22, scope: !4796)
!4820 = !DILocation(line: 360, column: 13, scope: !4803)
!4821 = !DILocation(line: 360, column: 22, scope: !4807)
!4822 = !DILocation(line: 361, column: 12, scope: !4803)
!4823 = !DILocation(line: 360, column: 22, scope: !4805)
!4824 = !DILocation(line: 380, column: 6, scope: !4796)
!4825 = !DILocation(line: 365, column: 24, scope: !4803)
!4826 = !DILocation(line: 362, column: 20, scope: !4803)
!4827 = !DILocation(line: 1, column: 1, scope: !4828)
!4828 = !DILexicalBlockFile(scope: !4803, file: !4829, discriminator: 0)
!4829 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4830 = !DILocation(line: 365, column: 24, scope: !4813)
!4831 = !DILocation(line: 367, column: 29, scope: !4809)
!4832 = !DILocation(line: 367, column: 15, scope: !4809)
!4833 = !DILocation(line: 367, column: 9, scope: !4809)
!4834 = !DILocation(line: 365, column: 24, scope: !4811)
!4835 = !DILocation(line: 379, column: 24, scope: !4809)
!4836 = !DILocation(line: 379, column: 14, scope: !4809)
!4837 = !DILocation(line: 379, column: 9, scope: !4809)
!4838 = !DILocation(line: 370, column: 31, scope: !4809)
!4839 = !DILocation(line: 370, column: 17, scope: !4809)
!4840 = !DILocation(line: 374, column: 24, scope: !4809)
!4841 = !DILocation(line: 1, column: 1, scope: !4842)
!4842 = !DILexicalBlockFile(scope: !4809, file: !4829, discriminator: 0)
!4843 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h4274bbb367870d99E", scope: !4767, file: !4572, line: 382, type: !4797, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4844)
!4844 = !{!4845, !4846, !4847, !4849, !4851, !4853, !4855, !4857}
!4845 = !DILocalVariable(name: "start", arg: 1, scope: !4843, file: !4572, line: 382, type: !60)
!4846 = !DILocalVariable(name: "count", arg: 2, scope: !4843, file: !4572, line: 382, type: !9)
!4847 = !DILocalVariable(name: "offset", scope: !4848, file: !4572, line: 383, type: !20, align: 8)
!4848 = distinct !DILexicalBlock(scope: !4843, file: !4572, line: 383, column: 9)
!4849 = !DILocalVariable(name: "residual", scope: !4850, file: !4572, line: 383, type: !4044, align: 1)
!4850 = distinct !DILexicalBlock(scope: !4843, file: !4572, line: 383, column: 47)
!4851 = !DILocalVariable(name: "val", scope: !4852, file: !4572, line: 383, type: !20, align: 8)
!4852 = distinct !DILexicalBlock(scope: !4843, file: !4572, line: 383, column: 22)
!4853 = !DILocalVariable(name: "addr", scope: !4854, file: !4572, line: 388, type: !20, align: 8)
!4854 = distinct !DILexicalBlock(scope: !4848, file: !4572, line: 388, column: 9)
!4855 = !DILocalVariable(name: "residual", scope: !4856, file: !4572, line: 388, type: !4044, align: 1)
!4856 = distinct !DILexicalBlock(scope: !4848, file: !4572, line: 388, column: 51)
!4857 = !DILocalVariable(name: "val", scope: !4858, file: !4572, line: 388, type: !20, align: 8)
!4858 = distinct !DILexicalBlock(scope: !4848, file: !4572, line: 388, column: 24)
!4859 = !DILocation(line: 383, column: 47, scope: !4850)
!4860 = !DILocation(line: 388, column: 51, scope: !4856)
!4861 = !DILocation(line: 382, column: 25, scope: !4843)
!4862 = !DILocation(line: 382, column: 38, scope: !4843)
!4863 = !DILocation(line: 388, column: 13, scope: !4854)
!4864 = !DILocation(line: 383, column: 22, scope: !4843)
!4865 = !DILocation(line: 383, column: 13, scope: !4848)
!4866 = !DILocation(line: 383, column: 22, scope: !4852)
!4867 = !DILocation(line: 384, column: 12, scope: !4848)
!4868 = !DILocation(line: 383, column: 22, scope: !4850)
!4869 = !DILocation(line: 403, column: 6, scope: !4843)
!4870 = !DILocation(line: 388, column: 24, scope: !4848)
!4871 = !DILocation(line: 385, column: 20, scope: !4848)
!4872 = !DILocation(line: 1, column: 1, scope: !4873)
!4873 = !DILexicalBlockFile(scope: !4848, file: !4829, discriminator: 0)
!4874 = !DILocation(line: 388, column: 24, scope: !4858)
!4875 = !DILocation(line: 390, column: 29, scope: !4854)
!4876 = !DILocation(line: 390, column: 15, scope: !4854)
!4877 = !DILocation(line: 390, column: 9, scope: !4854)
!4878 = !DILocation(line: 388, column: 24, scope: !4856)
!4879 = !DILocation(line: 402, column: 24, scope: !4854)
!4880 = !DILocation(line: 402, column: 14, scope: !4854)
!4881 = !DILocation(line: 402, column: 9, scope: !4854)
!4882 = !DILocation(line: 393, column: 31, scope: !4854)
!4883 = !DILocation(line: 393, column: 17, scope: !4854)
!4884 = !DILocation(line: 397, column: 24, scope: !4854)
!4885 = !DILocation(line: 1, column: 1, scope: !4886)
!4886 = !DILexicalBlockFile(scope: !4854, file: !4829, discriminator: 0)
!4887 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h6790cc820814cd90E", scope: !4888, file: !4572, line: 414, type: !4889, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4895)
!4888 = !DINamespace(name: "{impl#18}", scope: !61)
!4889 = !DISubroutineType(types: !4890)
!4890 = !{!192, !4891, !210}
!4891 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4892, size: 64, align: 64, dwarfAddressSpace: 0)
!4892 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !61, file: !2, size: 64, align: 64, elements: !4893, templateParams: !21, identifier: "7ee36834519e302b570615085dd28b0")
!4893 = !{!4894}
!4894 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4892, file: !2, baseType: !20, size: 64, align: 64)
!4895 = !{!4896, !4897}
!4896 = !DILocalVariable(name: "self", arg: 1, scope: !4887, file: !4572, line: 414, type: !4891)
!4897 = !DILocalVariable(name: "f", arg: 2, scope: !4887, file: !4572, line: 414, type: !210)
!4898 = !DILocation(line: 414, column: 12, scope: !4887)
!4899 = !DILocation(line: 414, column: 19, scope: !4887)
!4900 = !DILocation(line: 415, column: 9, scope: !4887)
!4901 = !DILocation(line: 416, column: 21, scope: !4887)
!4902 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !4903)
!4903 = distinct !DILocation(line: 416, column: 21, scope: !4887)
!4904 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !4903)
!4905 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !4903)
!4906 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !4903)
!4907 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !4903)
!4908 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !4903)
!4909 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !4903)
!4910 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !4903)
!4911 = !DILocation(line: 418, column: 6, scope: !4887)
!4912 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17ha9418cd7747fa5d4E", scope: !355, file: !4572, line: 428, type: !4913, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4915)
!4913 = !DISubroutineType(types: !4914)
!4914 = !{!355, !20}
!4915 = !{!4916, !4917}
!4916 = !DILocalVariable(name: "addr", arg: 1, scope: !4912, file: !4572, line: 428, type: !20)
!4917 = !DILocalVariable(name: "p", scope: !4918, file: !4572, line: 431, type: !355, align: 8)
!4918 = distinct !DILexicalBlock(scope: !4912, file: !4572, line: 431, column: 13)
!4919 = !DILocation(line: 428, column: 22, scope: !4912)
!4920 = !DILocation(line: 430, column: 15, scope: !4912)
!4921 = !DILocation(line: 430, column: 9, scope: !4912)
!4922 = !DILocation(line: 431, column: 16, scope: !4912)
!4923 = !DILocation(line: 431, column: 16, scope: !4918)
!4924 = !DILocation(line: 434, column: 6, scope: !4912)
!4925 = !DILocation(line: 432, column: 23, scope: !4912)
!4926 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h8cf5de919e106d70E", scope: !355, file: !4572, line: 438, type: !4913, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4927)
!4927 = !{!4928}
!4928 = !DILocalVariable(name: "addr", arg: 1, scope: !4926, file: !4572, line: 438, type: !20)
!4929 = !DILocation(line: 438, column: 31, scope: !4926)
!4930 = !DILocation(line: 439, column: 18, scope: !4926)
!4931 = !DILocation(line: 439, column: 9, scope: !4926)
!4932 = !DILocation(line: 440, column: 6, scope: !4926)
!4933 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h35bbd7b21e240523E", scope: !355, file: !4572, line: 456, type: !4934, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4951)
!4934 = !DISubroutineType(types: !4935)
!4935 = !{!4936, !20}
!4936 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !4937, templateParams: !21, identifier: "b2f3b0610c368399e68e8afb361c5ac7")
!4937 = !{!4938}
!4938 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4936, file: !2, size: 128, align: 64, elements: !4939, templateParams: !21, identifier: "48b143a38af730d734db5f03ea4f89d3", discriminator: !4950)
!4939 = !{!4940, !4946}
!4940 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4938, file: !2, baseType: !4941, size: 128, align: 64, extraData: i64 0)
!4941 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4936, file: !2, size: 128, align: 64, elements: !4942, templateParams: !4944, identifier: "50bdb975f75941ce47929c04654f821c")
!4942 = !{!4943}
!4943 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4941, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!4944 = !{!1088, !4945}
!4945 = !DITemplateTypeParameter(name: "E", type: !4892)
!4946 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4938, file: !2, baseType: !4947, size: 128, align: 64, extraData: i64 1)
!4947 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4936, file: !2, size: 128, align: 64, elements: !4948, templateParams: !4944, identifier: "56b776dbcccecab59c7bcba152d28e6b")
!4948 = !{!4949}
!4949 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4947, file: !2, baseType: !4892, size: 64, align: 64, offset: 64)
!4950 = !DIDerivedType(tag: DW_TAG_member, scope: !4936, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4951 = !{!4952, !4953}
!4952 = !DILocalVariable(name: "addr", arg: 1, scope: !4933, file: !4572, line: 456, type: !20)
!4953 = !DILocalVariable(name: "p", scope: !4954, file: !4572, line: 457, type: !355, align: 8)
!4954 = distinct !DILexicalBlock(scope: !4933, file: !4572, line: 457, column: 9)
!4955 = !DILocation(line: 456, column: 26, scope: !4933)
!4956 = !DILocation(line: 457, column: 17, scope: !4933)
!4957 = !DILocation(line: 457, column: 13, scope: !4954)
!4958 = !DILocation(line: 458, column: 12, scope: !4954)
!4959 = !DILocation(line: 461, column: 17, scope: !4954)
!4960 = !DILocation(line: 461, column: 13, scope: !4954)
!4961 = !DILocation(line: 458, column: 9, scope: !4954)
!4962 = !DILocation(line: 459, column: 13, scope: !4954)
!4963 = !DILocation(line: 463, column: 6, scope: !4933)
!4964 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h4506a00aa7d00286E", scope: !355, file: !4572, line: 473, type: !4965, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4967)
!4965 = !DISubroutineType(types: !4966)
!4966 = !{!20, !355}
!4967 = !{!4968}
!4968 = !DILocalVariable(name: "self", arg: 1, scope: !4964, file: !4572, line: 473, type: !355)
!4969 = !DILocation(line: 473, column: 25, scope: !4964)
!4970 = !DILocation(line: 475, column: 6, scope: !4964)
!4971 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h77b943d9b244261cE", scope: !355, file: !4572, line: 503, type: !4972, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4676, retainedNodes: !4974)
!4972 = !DISubroutineType(types: !4973)
!4973 = !{!355, !355, !20}
!4974 = !{!4975, !4976}
!4975 = !DILocalVariable(name: "self", arg: 1, scope: !4971, file: !4572, line: 503, type: !355)
!4976 = !DILocalVariable(name: "align", arg: 2, scope: !4971, file: !4572, line: 503, type: !20)
!4977 = !DILocation(line: 503, column: 26, scope: !4971)
!4978 = !DILocation(line: 503, column: 32, scope: !4971)
!4979 = !DILocation(line: 507, column: 37, scope: !4971)
!4980 = !DILocation(line: 507, column: 18, scope: !4971)
!4981 = !DILocation(line: 507, column: 9, scope: !4971)
!4982 = !DILocation(line: 508, column: 6, scope: !4971)
!4983 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17h76a890c78681b805E", scope: !355, file: !4572, line: 512, type: !4984, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4676, retainedNodes: !4986)
!4984 = !DISubroutineType(types: !4985)
!4985 = !{!310, !355, !20}
!4986 = !{!4987, !4988}
!4987 = !DILocalVariable(name: "self", arg: 1, scope: !4983, file: !4572, line: 512, type: !355)
!4988 = !DILocalVariable(name: "align", arg: 2, scope: !4983, file: !4572, line: 512, type: !20)
!4989 = !DILocation(line: 512, column: 26, scope: !4983)
!4990 = !DILocation(line: 512, column: 32, scope: !4983)
!4991 = !DILocation(line: 516, column: 9, scope: !4983)
!4992 = !DILocation(line: 517, column: 6, scope: !4983)
!4993 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3edd436dc6fdfebE", scope: !4994, file: !4572, line: 521, type: !4995, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4997)
!4994 = !DINamespace(name: "{impl#20}", scope: !61)
!4995 = !DISubroutineType(types: !4996)
!4996 = !{!192, !647, !210}
!4997 = !{!4998, !4999}
!4998 = !DILocalVariable(name: "self", arg: 1, scope: !4993, file: !4572, line: 521, type: !647)
!4999 = !DILocalVariable(name: "f", arg: 2, scope: !4993, file: !4572, line: 521, type: !210)
!5000 = !DILocation(line: 521, column: 12, scope: !4993)
!5001 = !DILocation(line: 521, column: 19, scope: !4993)
!5002 = !DILocation(line: 522, column: 9, scope: !4993)
!5003 = !DILocation(line: 523, column: 21, scope: !4993)
!5004 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5005)
!5005 = distinct !DILocation(line: 523, column: 21, scope: !4993)
!5006 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5005)
!5007 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5005)
!5008 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5005)
!5009 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5005)
!5010 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5005)
!5011 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5005)
!5012 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5005)
!5013 = !DILocation(line: 525, column: 6, scope: !4993)
!5014 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17hd565e4b599cbc26cE", scope: !61, file: !4572, line: 641, type: !5015, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5017)
!5015 = !DISubroutineType(types: !5016)
!5016 = !{!20, !20, !20}
!5017 = !{!5018, !5019}
!5018 = !DILocalVariable(name: "addr", arg: 1, scope: !5014, file: !4572, line: 641, type: !20)
!5019 = !DILocalVariable(name: "align", arg: 2, scope: !5014, file: !4572, line: 641, type: !20)
!5020 = !DILocation(line: 641, column: 25, scope: !5014)
!5021 = !DILocation(line: 641, column: 36, scope: !5014)
!5022 = !DILocalVariable(name: "self", arg: 1, scope: !5023, file: !1830, line: 2169, type: !20)
!5023 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17hb3ef39f5f4bb5868E", scope: !1831, file: !1830, line: 2169, type: !5024, scopeLine: 2169, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5026)
!5024 = !DISubroutineType(types: !5025)
!5025 = !{!310, !20}
!5026 = !{!5022}
!5027 = !DILocation(line: 2169, column: 38, scope: !5023, inlinedAt: !5028)
!5028 = distinct !DILocation(line: 642, column: 13, scope: !5014)
!5029 = !DILocalVariable(name: "self", arg: 1, scope: !5030, file: !1830, line: 106, type: !20)
!5030 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17h70f3c979ff6ce6acE", scope: !1831, file: !1830, line: 106, type: !5031, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5033)
!5031 = !DISubroutineType(types: !5032)
!5032 = !{!43, !20}
!5033 = !{!5029}
!5034 = !DILocation(line: 106, column: 33, scope: !5030, inlinedAt: !5035)
!5035 = distinct !DILocation(line: 2170, column: 13, scope: !5023, inlinedAt: !5028)
!5036 = !DILocation(line: 107, column: 13, scope: !5030, inlinedAt: !5035)
!5037 = !DILocation(line: 2170, column: 13, scope: !5023, inlinedAt: !5028)
!5038 = !DILocation(line: 642, column: 5, scope: !5014)
!5039 = !DILocation(line: 643, column: 13, scope: !5014)
!5040 = !DILocation(line: 643, column: 12, scope: !5014)
!5041 = !DILocation(line: 643, column: 5, scope: !5014)
!5042 = !DILocation(line: 644, column: 2, scope: !5014)
!5043 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hffc3dc5bca8ba22bE", scope: !5045, file: !5044, line: 69, type: !5047, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5053)
!5044 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!5045 = !DINamespace(name: "{impl#0}", scope: !5046)
!5046 = !DINamespace(name: "segmentation", scope: !389)
!5047 = !DISubroutineType(types: !5048)
!5048 = !{null, !5049}
!5049 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !5050, file: !2, size: 16, align: 16, elements: !5051, templateParams: !21, identifier: "728263ebd1636f5cb3ce99c41c9e8e0")
!5050 = !DINamespace(name: "segmentation", scope: !783)
!5051 = !{!5052}
!5052 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5049, file: !2, baseType: !35, size: 16, align: 16)
!5053 = !{!5054}
!5054 = !DILocalVariable(name: "sel", arg: 1, scope: !5043, file: !5044, line: 69, type: !5049)
!5055 = !DILocation(line: 69, column: 23, scope: !5043)
!5056 = !DILocalVariable(name: "small", arg: 1, scope: !5057, file: !3814, line: 53, type: !35)
!5057 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17hcde24b811d916b4dE", scope: !5058, file: !3814, line: 53, type: !5059, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5061)
!5058 = !DINamespace(name: "{impl#46}", scope: !3817)
!5059 = !DISubroutineType(types: !5060)
!5060 = !{!20, !35}
!5061 = !{!5056}
!5062 = !DILocation(line: 53, column: 21, scope: !5057, inlinedAt: !5063)
!5063 = distinct !DILocation(line: 77, column: 31, scope: !5043)
!5064 = !DILocation(line: 54, column: 17, scope: !5057, inlinedAt: !5063)
!5065 = !DILocation(line: 71, column: 13, scope: !5043)
!5066 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5067 = !DILocation(line: 82, column: 6, scope: !5043)
!5068 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h8d1bd85a91886f47E", scope: !5069, file: !5044, line: 100, type: !5070, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!5069 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !5050, file: !2, align: 8, elements: !21, identifier: "b075f8212c670dc35c774d3dcc2fee22")
!5070 = !DISubroutineType(types: !5071)
!5071 = !{null}
!5072 = !DILocation(line: 102, column: 13, scope: !5068)
!5073 = !{i32 43256}
!5074 = !DILocation(line: 104, column: 6, scope: !5068)
!5075 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h309a510e025a0344E", scope: !387, file: !5076, line: 55, type: !5077, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5094)
!5076 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5077 = !DISubroutineType(types: !5078)
!5078 = !{!5079, !35}
!5079 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !193, file: !2, size: 128, align: 64, elements: !5080, templateParams: !21, identifier: "242986f35f1a1caf43d9986fb3b19db4")
!5080 = !{!5081}
!5081 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5079, file: !2, size: 128, align: 64, elements: !5082, templateParams: !21, identifier: "18ed269df56e4f9e8ff49fc7df1ef411", discriminator: !5093)
!5082 = !{!5083, !5089}
!5083 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5081, file: !2, baseType: !5084, size: 128, align: 64, extraData: i64 0)
!5084 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5079, file: !2, size: 128, align: 64, elements: !5085, templateParams: !5087, identifier: "d67711c4fdba6369c0813eb5d5075e61")
!5085 = !{!5086}
!5086 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5084, file: !2, baseType: !387, size: 16, align: 16, offset: 64)
!5087 = !{!1211, !5088}
!5088 = !DITemplateTypeParameter(name: "E", type: !115)
!5089 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5081, file: !2, baseType: !5090, size: 128, align: 64)
!5090 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5079, file: !2, size: 128, align: 64, elements: !5091, templateParams: !5087, identifier: "7bc60c7641da0a254a3ca2cc98648783")
!5091 = !{!5092}
!5092 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5090, file: !2, baseType: !115, size: 128, align: 64)
!5093 = !DIDerivedType(tag: DW_TAG_member, scope: !5079, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!5094 = !{!5095}
!5095 = !DILocalVariable(name: "pcid", arg: 1, scope: !5075, file: !5076, line: 55, type: !35)
!5096 = !DILocation(line: 55, column: 22, scope: !5075)
!5097 = !DILocation(line: 56, column: 12, scope: !5075)
!5098 = !DILocation(line: 59, column: 16, scope: !5075)
!5099 = !DILocation(line: 59, column: 13, scope: !5075)
!5100 = !DILocation(line: 56, column: 9, scope: !5075)
!5101 = !DILocation(line: 57, column: 13, scope: !5075)
!5102 = !DILocation(line: 61, column: 6, scope: !5075)
!5103 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17hd4ab226dabac64daE", scope: !387, file: !5076, line: 64, type: !5104, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5106)
!5104 = !DISubroutineType(types: !5105)
!5105 = !{!35, !386}
!5106 = !{!5107}
!5107 = !DILocalVariable(name: "self", arg: 1, scope: !5103, file: !5076, line: 64, type: !386)
!5108 = !DILocation(line: 64, column: 24, scope: !5103)
!5109 = !DILocation(line: 65, column: 9, scope: !5103)
!5110 = !DILocation(line: 66, column: 6, scope: !5103)
!5111 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17heebb0d5d9ca168dfE", scope: !799, file: !5112, line: 83, type: !5113, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5128)
!5112 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5113 = !DISubroutineType(types: !5114)
!5114 = !{!5115, !119}
!5115 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5116, templateParams: !21, identifier: "e3c510bef7844f39a423b5d5643de39e")
!5116 = !{!5117}
!5117 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5115, file: !2, size: 8, align: 8, elements: !5118, templateParams: !21, identifier: "feaf0cceced9d69bd0e583d18529c3c1", discriminator: !5127)
!5118 = !{!5119, !5123}
!5119 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5117, file: !2, baseType: !5120, size: 8, align: 8, extraData: i64 4)
!5120 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5115, file: !2, size: 8, align: 8, elements: !21, templateParams: !5121, identifier: "b6a961b7da4497d54966badb01fd8c5c")
!5121 = !{!5122}
!5122 = !DITemplateTypeParameter(name: "T", type: !799)
!5123 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5117, file: !2, baseType: !5124, size: 8, align: 8)
!5124 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5115, file: !2, size: 8, align: 8, elements: !5125, templateParams: !5121, identifier: "674c355c4731bd227bb2a373cf874c0")
!5125 = !{!5126}
!5126 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5124, file: !2, baseType: !799, size: 8, align: 8)
!5127 = !DIDerivedType(tag: DW_TAG_member, scope: !5115, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5128 = !{!5129}
!5129 = !DILocalVariable(name: "n", arg: 1, scope: !5111, file: !5112, line: 83, type: !119)
!5130 = !DILocation(line: 83, column: 22, scope: !5111)
!5131 = !DILocation(line: 84, column: 9, scope: !5111)
!5132 = !DILocation(line: 89, column: 18, scope: !5111)
!5133 = !DILocation(line: 85, column: 23, scope: !5111)
!5134 = !DILocation(line: 85, column: 18, scope: !5111)
!5135 = !DILocation(line: 85, column: 32, scope: !5111)
!5136 = !DILocation(line: 86, column: 23, scope: !5111)
!5137 = !DILocation(line: 86, column: 18, scope: !5111)
!5138 = !DILocation(line: 86, column: 32, scope: !5111)
!5139 = !DILocation(line: 87, column: 23, scope: !5111)
!5140 = !DILocation(line: 87, column: 18, scope: !5111)
!5141 = !DILocation(line: 87, column: 32, scope: !5111)
!5142 = !DILocation(line: 88, column: 23, scope: !5111)
!5143 = !DILocation(line: 88, column: 18, scope: !5111)
!5144 = !DILocation(line: 88, column: 32, scope: !5111)
!5145 = !DILocation(line: 91, column: 6, scope: !5111)
!5146 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h81000014b6ed5bcbE", scope: !799, file: !5112, line: 94, type: !5147, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5149)
!5147 = !DISubroutineType(types: !5148)
!5148 = !{!119, !799}
!5149 = !{!5150}
!5150 = !DILocalVariable(name: "self", arg: 1, scope: !5146, file: !5112, line: 94, type: !799)
!5151 = !DILocation(line: 94, column: 22, scope: !5146)
!5152 = !DILocation(line: 95, column: 15, scope: !5146)
!5153 = !DILocation(line: 95, column: 9, scope: !5146)
!5154 = !DILocation(line: 96, column: 26, scope: !5146)
!5155 = !DILocation(line: 97, column: 26, scope: !5146)
!5156 = !DILocation(line: 98, column: 26, scope: !5146)
!5157 = !DILocation(line: 99, column: 26, scope: !5146)
!5158 = !DILocation(line: 101, column: 6, scope: !5146)
!5159 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hac1189f27db7aee6E", scope: !5160, file: !5112, line: 153, type: !5163, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5165)
!5160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5161, templateParams: !21, identifier: "e12e6f511b6a6e03dcdcf2522d149622")
!5161 = !{!5162}
!5162 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5160, file: !2, baseType: !20, size: 64, align: 64)
!5163 = !DISubroutineType(types: !5164)
!5164 = !{!5160, !799}
!5165 = !{!5166}
!5166 = !DILocalVariable(name: "n", arg: 1, scope: !5159, file: !5112, line: 153, type: !799)
!5167 = !DILocation(line: 153, column: 17, scope: !5159)
!5168 = !DILocation(line: 154, column: 15, scope: !5159)
!5169 = !DILocation(line: 154, column: 9, scope: !5159)
!5170 = !DILocation(line: 155, column: 48, scope: !5159)
!5171 = !DILocation(line: 156, column: 48, scope: !5159)
!5172 = !DILocation(line: 157, column: 48, scope: !5159)
!5173 = !DILocation(line: 158, column: 48, scope: !5159)
!5174 = !DILocation(line: 160, column: 6, scope: !5159)
!5175 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h4ed4e67684b4e1bdE", scope: !5176, file: !5112, line: 215, type: !5179, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5181)
!5176 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5177, templateParams: !21, identifier: "1aa6889c07d9494c5bfd35e58a96f748")
!5177 = !{!5178}
!5178 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5176, file: !2, baseType: !20, size: 64, align: 64)
!5179 = !DISubroutineType(types: !5180)
!5180 = !{!5176, !799}
!5181 = !{!5182}
!5182 = !DILocalVariable(name: "n", arg: 1, scope: !5175, file: !5112, line: 215, type: !799)
!5183 = !DILocation(line: 215, column: 36, scope: !5175)
!5184 = !DILocation(line: 216, column: 15, scope: !5175)
!5185 = !DILocation(line: 216, column: 9, scope: !5175)
!5186 = !DILocation(line: 217, column: 48, scope: !5175)
!5187 = !DILocation(line: 218, column: 48, scope: !5175)
!5188 = !DILocation(line: 219, column: 48, scope: !5175)
!5189 = !DILocation(line: 220, column: 48, scope: !5175)
!5190 = !DILocation(line: 222, column: 6, scope: !5175)
!5191 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h3f7b4db33e4420c7E", scope: !5176, file: !5112, line: 225, type: !5179, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5192)
!5192 = !{!5193}
!5193 = !DILocalVariable(name: "n", arg: 1, scope: !5191, file: !5112, line: 225, type: !799)
!5194 = !DILocation(line: 225, column: 37, scope: !5191)
!5195 = !DILocation(line: 226, column: 15, scope: !5191)
!5196 = !DILocation(line: 226, column: 9, scope: !5191)
!5197 = !DILocation(line: 227, column: 48, scope: !5191)
!5198 = !DILocation(line: 228, column: 48, scope: !5191)
!5199 = !DILocation(line: 229, column: 48, scope: !5191)
!5200 = !DILocation(line: 230, column: 48, scope: !5191)
!5201 = !DILocation(line: 232, column: 6, scope: !5191)
!5202 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h6c4048008d785621E", scope: !781, file: !5112, line: 254, type: !5203, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5205)
!5203 = !DISubroutineType(types: !5204)
!5204 = !{!3156, !20}
!5205 = !{!5206}
!5206 = !DILocalVariable(name: "bits", arg: 1, scope: !5202, file: !5112, line: 254, type: !20)
!5207 = !DILocation(line: 254, column: 28, scope: !5202)
!5208 = !DILocation(line: 255, column: 9, scope: !5202)
!5209 = !DILocation(line: 260, column: 18, scope: !5202)
!5210 = !DILocation(line: 256, column: 26, scope: !5202)
!5211 = !DILocation(line: 256, column: 21, scope: !5202)
!5212 = !DILocation(line: 256, column: 52, scope: !5202)
!5213 = !DILocation(line: 257, column: 26, scope: !5202)
!5214 = !DILocation(line: 257, column: 21, scope: !5202)
!5215 = !DILocation(line: 257, column: 42, scope: !5202)
!5216 = !DILocation(line: 258, column: 26, scope: !5202)
!5217 = !DILocation(line: 258, column: 21, scope: !5202)
!5218 = !DILocation(line: 258, column: 45, scope: !5202)
!5219 = !DILocation(line: 259, column: 26, scope: !5202)
!5220 = !DILocation(line: 259, column: 21, scope: !5202)
!5221 = !DILocation(line: 259, column: 47, scope: !5202)
!5222 = !DILocation(line: 262, column: 6, scope: !5202)
!5223 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6645d15654846dc2E", scope: !781, file: !5112, line: 264, type: !5224, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5226)
!5224 = !DISubroutineType(types: !5225)
!5225 = !{!1308, !799}
!5226 = !{!5227, !5228}
!5227 = !DILocalVariable(name: "n", arg: 1, scope: !5223, file: !5112, line: 264, type: !799)
!5228 = !DILocalVariable(name: "lsb", scope: !5229, file: !5112, line: 265, type: !9, align: 8)
!5229 = distinct !DILexicalBlock(scope: !5223, file: !5112, line: 265, column: 9)
!5230 = !DILocation(line: 264, column: 24, scope: !5223)
!5231 = !DILocation(line: 265, column: 29, scope: !5223)
!5232 = !DILocation(line: 265, column: 25, scope: !5223)
!5233 = !DILocation(line: 265, column: 19, scope: !5223)
!5234 = !DILocation(line: 265, column: 13, scope: !5229)
!5235 = !DILocation(line: 266, column: 14, scope: !5229)
!5236 = !DILocation(line: 266, column: 9, scope: !5229)
!5237 = !DILocation(line: 267, column: 6, scope: !5223)
!5238 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h04b86a9b14ef5b56E", scope: !789, file: !5112, line: 289, type: !5239, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5241)
!5239 = !DISubroutineType(types: !5240)
!5240 = !{!3187, !9}
!5241 = !{!5242}
!5242 = !DILocalVariable(name: "size", arg: 1, scope: !5238, file: !5112, line: 289, type: !9)
!5243 = !DILocation(line: 289, column: 22, scope: !5238)
!5244 = !DILocation(line: 290, column: 9, scope: !5238)
!5245 = !DILocation(line: 295, column: 18, scope: !5238)
!5246 = !DILocation(line: 291, column: 23, scope: !5238)
!5247 = !DILocation(line: 291, column: 18, scope: !5238)
!5248 = !DILocation(line: 291, column: 37, scope: !5238)
!5249 = !DILocation(line: 292, column: 23, scope: !5238)
!5250 = !DILocation(line: 292, column: 18, scope: !5238)
!5251 = !DILocation(line: 292, column: 37, scope: !5238)
!5252 = !DILocation(line: 293, column: 23, scope: !5238)
!5253 = !DILocation(line: 293, column: 18, scope: !5238)
!5254 = !DILocation(line: 293, column: 37, scope: !5238)
!5255 = !DILocation(line: 294, column: 23, scope: !5238)
!5256 = !DILocation(line: 294, column: 18, scope: !5238)
!5257 = !DILocation(line: 294, column: 37, scope: !5238)
!5258 = !DILocation(line: 297, column: 6, scope: !5238)
!5259 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17hc7f78e2f43a1891cE", scope: !789, file: !5112, line: 300, type: !5260, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5262)
!5260 = !DISubroutineType(types: !5261)
!5261 = !{!3187, !20}
!5262 = !{!5263}
!5263 = !DILocalVariable(name: "bits", arg: 1, scope: !5259, file: !5112, line: 300, type: !20)
!5264 = !DILocation(line: 300, column: 28, scope: !5259)
!5265 = !DILocation(line: 301, column: 9, scope: !5259)
!5266 = !DILocation(line: 306, column: 18, scope: !5259)
!5267 = !DILocation(line: 302, column: 26, scope: !5259)
!5268 = !DILocation(line: 302, column: 21, scope: !5259)
!5269 = !DILocation(line: 302, column: 40, scope: !5259)
!5270 = !DILocation(line: 303, column: 26, scope: !5259)
!5271 = !DILocation(line: 303, column: 21, scope: !5259)
!5272 = !DILocation(line: 303, column: 40, scope: !5259)
!5273 = !DILocation(line: 304, column: 26, scope: !5259)
!5274 = !DILocation(line: 304, column: 21, scope: !5259)
!5275 = !DILocation(line: 304, column: 40, scope: !5259)
!5276 = !DILocation(line: 305, column: 26, scope: !5259)
!5277 = !DILocation(line: 305, column: 21, scope: !5259)
!5278 = !DILocation(line: 305, column: 40, scope: !5259)
!5279 = !DILocation(line: 308, column: 6, scope: !5259)
!5280 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17ha2cb274ee4285d5fE", scope: !789, file: !5112, line: 310, type: !5224, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5281)
!5281 = !{!5282, !5283}
!5282 = !DILocalVariable(name: "n", arg: 1, scope: !5280, file: !5112, line: 310, type: !799)
!5283 = !DILocalVariable(name: "lsb", scope: !5284, file: !5112, line: 311, type: !9, align: 8)
!5284 = distinct !DILexicalBlock(scope: !5280, file: !5112, line: 311, column: 9)
!5285 = !DILocation(line: 310, column: 24, scope: !5280)
!5286 = !DILocation(line: 311, column: 29, scope: !5280)
!5287 = !DILocation(line: 311, column: 25, scope: !5280)
!5288 = !DILocation(line: 311, column: 19, scope: !5280)
!5289 = !DILocation(line: 311, column: 13, scope: !5284)
!5290 = !DILocation(line: 312, column: 14, scope: !5284)
!5291 = !DILocation(line: 312, column: 9, scope: !5284)
!5292 = !DILocation(line: 313, column: 6, scope: !5280)
!5293 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h926aa779819a54ecE", scope: !5294, file: !5112, line: 326, type: !5295, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5300)
!5294 = !DINamespace(name: "{impl#5}", scope: !782)
!5295 = !DISubroutineType(types: !5296)
!5296 = !{!5297, !5176}
!5297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !782, file: !2, size: 64, align: 64, elements: !5298, templateParams: !21, identifier: "b0b03adf33d7a87516823abdd6ff6564")
!5298 = !{!5299}
!5299 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5297, file: !2, baseType: !20, size: 64, align: 64)
!5300 = !{!5301}
!5301 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5293, file: !5112, line: 326, type: !5176)
!5302 = !DILocation(line: 326, column: 13, scope: !5293)
!5303 = !DILocation(line: 327, column: 34, scope: !5293)
!5304 = !DILocation(line: 327, column: 9, scope: !5293)
!5305 = !DILocation(line: 328, column: 6, scope: !5293)
!5306 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h8200a0b084c989faE", scope: !5297, file: !5112, line: 332, type: !5307, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5309)
!5307 = !DISubroutineType(types: !5308)
!5308 = !{!20}
!5309 = !{!5310, !5312}
!5310 = !DILocalVariable(name: "field_valid_bits", scope: !5311, file: !5112, line: 333, type: !20, align: 8)
!5311 = distinct !DILexicalBlock(scope: !5306, file: !5112, line: 333, column: 9)
!5312 = !DILocalVariable(name: "flag_valid_bits", scope: !5313, file: !5112, line: 334, type: !20, align: 8)
!5313 = distinct !DILexicalBlock(scope: !5311, file: !5112, line: 334, column: 9)
!5314 = !DILocation(line: 333, column: 32, scope: !5306)
!5315 = !DILocation(line: 333, column: 13, scope: !5311)
!5316 = !DILocation(line: 334, column: 31, scope: !5311)
!5317 = !DILocation(line: 334, column: 13, scope: !5313)
!5318 = !DILocation(line: 335, column: 9, scope: !5313)
!5319 = !DILocation(line: 336, column: 6, scope: !5306)
!5320 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h26f2e8b813ec4546E", scope: !5297, file: !5112, line: 350, type: !5321, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5323)
!5321 = !DISubroutineType(types: !5322)
!5322 = !{!5297, !20}
!5323 = !{!5324}
!5324 = !DILocalVariable(name: "bits", arg: 1, scope: !5320, file: !5112, line: 350, type: !20)
!5325 = !DILocation(line: 350, column: 37, scope: !5320)
!5326 = !DILocation(line: 352, column: 26, scope: !5320)
!5327 = !DILocation(line: 352, column: 19, scope: !5320)
!5328 = !DILocation(line: 351, column: 9, scope: !5320)
!5329 = !DILocation(line: 354, column: 6, scope: !5320)
!5330 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h79e3b6cf50c3567cE", scope: !5297, file: !5112, line: 407, type: !5331, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5334)
!5331 = !DISubroutineType(types: !5332)
!5332 = !{!781, !5333, !799}
!5333 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5297, size: 64, align: 64, dwarfAddressSpace: 0)
!5334 = !{!5335, !5336, !5337}
!5335 = !DILocalVariable(name: "self", arg: 1, scope: !5330, file: !5112, line: 407, type: !5333)
!5336 = !DILocalVariable(name: "n", arg: 2, scope: !5330, file: !5112, line: 407, type: !799)
!5337 = !DILocalVariable(name: "condition", scope: !5338, file: !5112, line: 408, type: !20, align: 8)
!5338 = distinct !DILexicalBlock(scope: !5330, file: !5112, line: 408, column: 9)
!5339 = !DILocation(line: 407, column: 22, scope: !5330)
!5340 = !DILocation(line: 407, column: 29, scope: !5330)
!5341 = !DILocation(line: 408, column: 44, scope: !5330)
!5342 = !DILocation(line: 408, column: 25, scope: !5330)
!5343 = !DILocation(line: 408, column: 13, scope: !5338)
!5344 = !DILocation(line: 409, column: 9, scope: !5338)
!5345 = !DILocation(line: 410, column: 6, scope: !5330)
!5346 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h488ea4f961eb688dE", scope: !5297, file: !5112, line: 413, type: !5347, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5350)
!5347 = !DISubroutineType(types: !5348)
!5348 = !{null, !5349, !799, !781}
!5349 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5297, size: 64, align: 64, dwarfAddressSpace: 0)
!5350 = !{!5351, !5352, !5353}
!5351 = !DILocalVariable(name: "self", arg: 1, scope: !5346, file: !5112, line: 413, type: !5349)
!5352 = !DILocalVariable(name: "n", arg: 2, scope: !5346, file: !5112, line: 413, type: !799)
!5353 = !DILocalVariable(name: "condition", arg: 3, scope: !5346, file: !5112, line: 413, type: !781)
!5354 = !DILocation(line: 413, column: 26, scope: !5346)
!5355 = !DILocation(line: 413, column: 37, scope: !5346)
!5356 = !DILocation(line: 413, column: 68, scope: !5346)
!5357 = !DILocation(line: 415, column: 23, scope: !5346)
!5358 = !DILocation(line: 415, column: 58, scope: !5346)
!5359 = !DILocation(line: 414, column: 9, scope: !5346)
!5360 = !DILocation(line: 416, column: 6, scope: !5346)
!5361 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h7145e04814e2af00E", scope: !5297, file: !5112, line: 419, type: !5362, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5364)
!5362 = !DISubroutineType(types: !5363)
!5363 = !{!789, !5333, !799}
!5364 = !{!5365, !5366, !5367}
!5365 = !DILocalVariable(name: "self", arg: 1, scope: !5361, file: !5112, line: 419, type: !5333)
!5366 = !DILocalVariable(name: "n", arg: 2, scope: !5361, file: !5112, line: 419, type: !799)
!5367 = !DILocalVariable(name: "size", scope: !5368, file: !5112, line: 420, type: !20, align: 8)
!5368 = distinct !DILexicalBlock(scope: !5361, file: !5112, line: 420, column: 9)
!5369 = !DILocation(line: 419, column: 17, scope: !5361)
!5370 = !DILocation(line: 419, column: 24, scope: !5361)
!5371 = !DILocation(line: 420, column: 39, scope: !5361)
!5372 = !DILocation(line: 420, column: 20, scope: !5361)
!5373 = !DILocation(line: 420, column: 13, scope: !5368)
!5374 = !DILocation(line: 421, column: 9, scope: !5368)
!5375 = !DILocation(line: 422, column: 6, scope: !5361)
!5376 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17hd7896de1ce303ef3E", scope: !5297, file: !5112, line: 425, type: !5377, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5379)
!5377 = !DISubroutineType(types: !5378)
!5378 = !{null, !5349, !799, !789}
!5379 = !{!5380, !5381, !5382}
!5380 = !DILocalVariable(name: "self", arg: 1, scope: !5376, file: !5112, line: 425, type: !5349)
!5381 = !DILocalVariable(name: "n", arg: 2, scope: !5376, file: !5112, line: 425, type: !799)
!5382 = !DILocalVariable(name: "size", arg: 3, scope: !5376, file: !5112, line: 425, type: !789)
!5383 = !DILocation(line: 425, column: 21, scope: !5376)
!5384 = !DILocation(line: 425, column: 32, scope: !5376)
!5385 = !DILocation(line: 425, column: 63, scope: !5376)
!5386 = !DILocation(line: 427, column: 23, scope: !5376)
!5387 = !DILocation(line: 427, column: 53, scope: !5376)
!5388 = !DILocation(line: 426, column: 9, scope: !5376)
!5389 = !DILocation(line: 428, column: 6, scope: !5376)
!5390 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17ha8b7848072bde2cbE", scope: !5049, file: !5391, line: 88, type: !5392, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5394)
!5391 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5392 = !DISubroutineType(types: !5393)
!5393 = !{!35, !5049}
!5394 = !{!5395}
!5395 = !DILocalVariable(name: "self", arg: 1, scope: !5390, file: !5391, line: 88, type: !5049)
!5396 = !DILocation(line: 88, column: 18, scope: !5390)
!5397 = !DILocation(line: 89, column: 9, scope: !5390)
!5398 = !DILocation(line: 90, column: 6, scope: !5390)
!5399 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h27ef2b9ad362ef16E", scope: !5049, file: !5391, line: 94, type: !5400, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5402)
!5400 = !DISubroutineType(types: !5401)
!5401 = !{!259, !5049}
!5402 = !{!5403}
!5403 = !DILocalVariable(name: "self", arg: 1, scope: !5399, file: !5391, line: 94, type: !5049)
!5404 = !DILocation(line: 94, column: 16, scope: !5399)
!5405 = !DILocation(line: 95, column: 50, scope: !5399)
!5406 = !DILocation(line: 95, column: 34, scope: !5399)
!5407 = !DILocation(line: 95, column: 9, scope: !5399)
!5408 = !DILocation(line: 96, column: 6, scope: !5399)
!5409 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h7a662fd3e4b4dd9fE", scope: !5410, file: !5391, line: 106, type: !5411, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5414)
!5410 = !DINamespace(name: "{impl#1}", scope: !5050)
!5411 = !DISubroutineType(types: !5412)
!5412 = !{!192, !5413, !210}
!5413 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !5049, size: 64, align: 64, dwarfAddressSpace: 0)
!5414 = !{!5415, !5416, !5417}
!5415 = !DILocalVariable(name: "self", arg: 1, scope: !5409, file: !5391, line: 106, type: !5413)
!5416 = !DILocalVariable(name: "f", arg: 2, scope: !5409, file: !5391, line: 106, type: !210)
!5417 = !DILocalVariable(name: "s", scope: !5418, file: !5391, line: 107, type: !5419, align: 8)
!5418 = distinct !DILexicalBlock(scope: !5409, file: !5391, line: 107, column: 9)
!5419 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1632, file: !2, size: 128, align: 64, elements: !5420, templateParams: !21, identifier: "ddb0b5f1be8e2af54e8e4f5da752f5be")
!5420 = !{!5421, !5422, !5423}
!5421 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5419, file: !2, baseType: !210, size: 64, align: 64)
!5422 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5419, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!5423 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5419, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!5424 = !DILocation(line: 106, column: 12, scope: !5409)
!5425 = !DILocation(line: 106, column: 19, scope: !5409)
!5426 = !DILocation(line: 107, column: 13, scope: !5418)
!5427 = !DILocation(line: 107, column: 21, scope: !5409)
!5428 = !DILocation(line: 108, column: 27, scope: !5418)
!5429 = !DILocation(line: 108, column: 9, scope: !5418)
!5430 = !DILocation(line: 109, column: 25, scope: !5418)
!5431 = !DILocation(line: 109, column: 9, scope: !5418)
!5432 = !DILocation(line: 110, column: 9, scope: !5418)
!5433 = !DILocation(line: 111, column: 6, scope: !5409)
!5434 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h08133c8a0b0ced29E", scope: !5436, file: !5435, line: 177, type: !5441, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5448)
!5435 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5436 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5437, file: !2, size: 576, align: 64, elements: !5438, templateParams: !21, identifier: "70df3c12e7899283a47394b16fe3bad")
!5437 = !DINamespace(name: "gdt", scope: !16)
!5438 = !{!5439, !5440}
!5439 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5436, file: !2, baseType: !418, size: 512, align: 64)
!5440 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5436, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5441 = !DISubroutineType(types: !5442)
!5442 = !{!5443, !5447}
!5443 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !16, file: !2, size: 80, align: 16, elements: !5444, templateParams: !21, identifier: "2ee258bc5e9a8c249f5301680cd1228b")
!5444 = !{!5445, !5446}
!5445 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5443, file: !2, baseType: !35, size: 16, align: 16)
!5446 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5443, file: !2, baseType: !60, size: 64, align: 64, offset: 16)
!5447 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5436, size: 64, align: 64, dwarfAddressSpace: 0)
!5448 = !{!5449}
!5449 = !DILocalVariable(name: "self", arg: 1, scope: !5434, file: !5435, line: 177, type: !5447)
!5450 = !DILocation(line: 177, column: 16, scope: !5434)
!5451 = !DILocation(line: 476, column: 25, scope: !2911, inlinedAt: !5452)
!5452 = distinct !DILocation(line: 180, column: 40, scope: !5434)
!5453 = !DILocation(line: 180, column: 40, scope: !5434)
!5454 = !DILocation(line: 180, column: 19, scope: !5434)
!5455 = !DILocation(line: 181, column: 21, scope: !5434)
!5456 = !DILocation(line: 181, column: 20, scope: !5434)
!5457 = !DILocation(line: 179, column: 9, scope: !5434)
!5458 = !DILocation(line: 183, column: 6, scope: !5434)
!5459 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h1dc36f5145d9d98cE", scope: !5461, file: !5460, line: 482, type: !5489, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5492)
!5460 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5461 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !32, file: !2, size: 32768, align: 128, elements: !5462, templateParams: !21, identifier: "75a55a11a2c244cb4e2a66d524f9dfcd")
!5462 = !{!5463, !5464, !5465, !5466, !5467, !5468, !5469, !5470, !5471, !5472, !5473, !5474, !5475, !5476, !5477, !5478, !5479, !5480, !5481, !5482, !5483, !5484, !5485, !5486, !5487, !5488}
!5463 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5461, file: !2, baseType: !31, size: 128, align: 32)
!5464 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 128)
!5465 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 256)
!5466 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 384)
!5467 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 512)
!5468 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 640)
!5469 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 768)
!5470 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 896)
!5471 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5461, file: !2, baseType: !446, size: 128, align: 32, offset: 1024)
!5472 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 1152)
!5473 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 1280)
!5474 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 1408)
!5475 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 1536)
!5476 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 1664)
!5477 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5461, file: !2, baseType: !497, size: 128, align: 32, offset: 1792)
!5478 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 1920)
!5479 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 2048)
!5480 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 2176)
!5481 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5461, file: !2, baseType: !525, size: 128, align: 32, offset: 2304)
!5482 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 2432)
!5483 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 2560)
!5484 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5461, file: !2, baseType: !550, size: 1024, align: 32, offset: 2688)
!5485 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 3712)
!5486 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5461, file: !2, baseType: !472, size: 128, align: 32, offset: 3840)
!5487 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5461, file: !2, baseType: !31, size: 128, align: 32, offset: 3968)
!5488 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5461, file: !2, baseType: !560, size: 28672, align: 32, offset: 4096)
!5489 = !DISubroutineType(types: !5490)
!5490 = !{!5443, !5491}
!5491 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5461, size: 64, align: 64, dwarfAddressSpace: 0)
!5492 = !{!5493}
!5493 = !DILocalVariable(name: "self", arg: 1, scope: !5459, file: !5460, line: 482, type: !5491)
!5494 = !DILocation(line: 482, column: 16, scope: !5459)
!5495 = !DILocation(line: 485, column: 33, scope: !5459)
!5496 = !DILocation(line: 485, column: 19, scope: !5459)
!5497 = !DILocation(line: 486, column: 20, scope: !5459)
!5498 = !DILocation(line: 484, column: 9, scope: !5459)
!5499 = !DILocation(line: 488, column: 6, scope: !5459)
!5500 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f098c29c1e4ea59E", scope: !5501, file: !5460, line: 617, type: !5502, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !49, retainedNodes: !5504)
!5501 = !DINamespace(name: "{impl#3}", scope: !32)
!5502 = !DISubroutineType(types: !5503)
!5503 = !{!192, !30, !210}
!5504 = !{!5505, !5506}
!5505 = !DILocalVariable(name: "self", arg: 1, scope: !5500, file: !5460, line: 617, type: !30)
!5506 = !DILocalVariable(name: "f", arg: 2, scope: !5500, file: !5460, line: 617, type: !210)
!5507 = !DILocation(line: 617, column: 12, scope: !5500)
!5508 = !DILocation(line: 617, column: 19, scope: !5500)
!5509 = !DILocation(line: 618, column: 9, scope: !5500)
!5510 = !DILocation(line: 619, column: 59, scope: !5500)
!5511 = !DILocation(line: 619, column: 37, scope: !5500)
!5512 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5513)
!5513 = distinct !DILocation(line: 619, column: 37, scope: !5500)
!5514 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5513)
!5515 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5513)
!5516 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5513)
!5517 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5513)
!5518 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5513)
!5519 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5513)
!5520 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5513)
!5521 = !DILocation(line: 620, column: 36, scope: !5500)
!5522 = !DILocation(line: 621, column: 31, scope: !5500)
!5523 = !DILocation(line: 623, column: 6, scope: !5500)
!5524 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2f038ba9cb0484bdE", scope: !5501, file: !5460, line: 617, type: !5525, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !482, retainedNodes: !5528)
!5525 = !DISubroutineType(types: !5526)
!5526 = !{!192, !5527, !210}
!5527 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!5528 = !{!5529, !5530}
!5529 = !DILocalVariable(name: "self", arg: 1, scope: !5524, file: !5460, line: 617, type: !5527)
!5530 = !DILocalVariable(name: "f", arg: 2, scope: !5524, file: !5460, line: 617, type: !210)
!5531 = !DILocation(line: 617, column: 12, scope: !5524)
!5532 = !DILocation(line: 617, column: 19, scope: !5524)
!5533 = !DILocation(line: 618, column: 9, scope: !5524)
!5534 = !DILocation(line: 619, column: 59, scope: !5524)
!5535 = !DILocation(line: 619, column: 37, scope: !5524)
!5536 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5537)
!5537 = distinct !DILocation(line: 619, column: 37, scope: !5524)
!5538 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5537)
!5539 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5537)
!5540 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5537)
!5541 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5537)
!5542 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5537)
!5543 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5537)
!5544 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5537)
!5545 = !DILocation(line: 620, column: 36, scope: !5524)
!5546 = !DILocation(line: 621, column: 31, scope: !5524)
!5547 = !DILocation(line: 623, column: 6, scope: !5524)
!5548 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h38d45ac7709f1097E", scope: !5501, file: !5460, line: 617, type: !5549, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !507, retainedNodes: !5552)
!5549 = !DISubroutineType(types: !5550)
!5550 = !{!192, !5551, !210}
!5551 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!5552 = !{!5553, !5554}
!5553 = !DILocalVariable(name: "self", arg: 1, scope: !5548, file: !5460, line: 617, type: !5551)
!5554 = !DILocalVariable(name: "f", arg: 2, scope: !5548, file: !5460, line: 617, type: !210)
!5555 = !DILocation(line: 617, column: 12, scope: !5548)
!5556 = !DILocation(line: 617, column: 19, scope: !5548)
!5557 = !DILocation(line: 618, column: 9, scope: !5548)
!5558 = !DILocation(line: 619, column: 59, scope: !5548)
!5559 = !DILocation(line: 619, column: 37, scope: !5548)
!5560 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5561)
!5561 = distinct !DILocation(line: 619, column: 37, scope: !5548)
!5562 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5561)
!5563 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5561)
!5564 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5561)
!5565 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5561)
!5566 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5561)
!5567 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5561)
!5568 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5561)
!5569 = !DILocation(line: 620, column: 36, scope: !5548)
!5570 = !DILocation(line: 621, column: 31, scope: !5548)
!5571 = !DILocation(line: 623, column: 6, scope: !5548)
!5572 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h642eaa09e378c329E", scope: !5501, file: !5460, line: 617, type: !5573, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !456, retainedNodes: !5576)
!5573 = !DISubroutineType(types: !5574)
!5574 = !{!192, !5575, !210}
!5575 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!5576 = !{!5577, !5578}
!5577 = !DILocalVariable(name: "self", arg: 1, scope: !5572, file: !5460, line: 617, type: !5575)
!5578 = !DILocalVariable(name: "f", arg: 2, scope: !5572, file: !5460, line: 617, type: !210)
!5579 = !DILocation(line: 617, column: 12, scope: !5572)
!5580 = !DILocation(line: 617, column: 19, scope: !5572)
!5581 = !DILocation(line: 618, column: 9, scope: !5572)
!5582 = !DILocation(line: 619, column: 59, scope: !5572)
!5583 = !DILocation(line: 619, column: 37, scope: !5572)
!5584 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5585)
!5585 = distinct !DILocation(line: 619, column: 37, scope: !5572)
!5586 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5585)
!5587 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5585)
!5588 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5585)
!5589 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5585)
!5590 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5585)
!5591 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5585)
!5592 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5585)
!5593 = !DILocation(line: 620, column: 36, scope: !5572)
!5594 = !DILocation(line: 621, column: 31, scope: !5572)
!5595 = !DILocation(line: 623, column: 6, scope: !5572)
!5596 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h84fedf233d9c01a1E", scope: !5501, file: !5460, line: 617, type: !5597, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !535, retainedNodes: !5600)
!5597 = !DISubroutineType(types: !5598)
!5598 = !{!192, !5599, !210}
!5599 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!5600 = !{!5601, !5602}
!5601 = !DILocalVariable(name: "self", arg: 1, scope: !5596, file: !5460, line: 617, type: !5599)
!5602 = !DILocalVariable(name: "f", arg: 2, scope: !5596, file: !5460, line: 617, type: !210)
!5603 = !DILocation(line: 617, column: 12, scope: !5596)
!5604 = !DILocation(line: 617, column: 19, scope: !5596)
!5605 = !DILocation(line: 618, column: 9, scope: !5596)
!5606 = !DILocation(line: 619, column: 59, scope: !5596)
!5607 = !DILocation(line: 619, column: 37, scope: !5596)
!5608 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5609)
!5609 = distinct !DILocation(line: 619, column: 37, scope: !5596)
!5610 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5609)
!5611 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5609)
!5612 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5609)
!5613 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5609)
!5614 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5609)
!5615 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5609)
!5616 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5609)
!5617 = !DILocation(line: 620, column: 36, scope: !5596)
!5618 = !DILocation(line: 621, column: 31, scope: !5596)
!5619 = !DILocation(line: 623, column: 6, scope: !5596)
!5620 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h15864afe1dc7082dE", scope: !497, file: !5460, line: 738, type: !5621, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !515, retainedNodes: !5623)
!5621 = !DISubroutineType(types: !5622)
!5622 = !{!60, !5551}
!5623 = !{!5624, !5625}
!5624 = !DILocalVariable(name: "self", arg: 1, scope: !5620, file: !5460, line: 738, type: !5551)
!5625 = !DILocalVariable(name: "addr", scope: !5626, file: !5460, line: 739, type: !20, align: 8)
!5626 = distinct !DILexicalBlock(scope: !5620, file: !5460, line: 739, column: 9)
!5627 = !DILocation(line: 738, column: 25, scope: !5620)
!5628 = !DILocation(line: 739, column: 20, scope: !5620)
!5629 = !DILocation(line: 740, column: 16, scope: !5620)
!5630 = !DILocation(line: 740, column: 15, scope: !5620)
!5631 = !DILocation(line: 741, column: 16, scope: !5620)
!5632 = !DILocation(line: 741, column: 15, scope: !5620)
!5633 = !DILocation(line: 739, column: 13, scope: !5626)
!5634 = !DILocation(line: 744, column: 9, scope: !5626)
!5635 = !DILocation(line: 745, column: 6, scope: !5620)
!5636 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4b9c9410b2d06356E", scope: !446, file: !5460, line: 738, type: !5637, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !462, retainedNodes: !5639)
!5637 = !DISubroutineType(types: !5638)
!5638 = !{!60, !5575}
!5639 = !{!5640, !5641}
!5640 = !DILocalVariable(name: "self", arg: 1, scope: !5636, file: !5460, line: 738, type: !5575)
!5641 = !DILocalVariable(name: "addr", scope: !5642, file: !5460, line: 739, type: !20, align: 8)
!5642 = distinct !DILexicalBlock(scope: !5636, file: !5460, line: 739, column: 9)
!5643 = !DILocation(line: 738, column: 25, scope: !5636)
!5644 = !DILocation(line: 739, column: 20, scope: !5636)
!5645 = !DILocation(line: 740, column: 16, scope: !5636)
!5646 = !DILocation(line: 740, column: 15, scope: !5636)
!5647 = !DILocation(line: 741, column: 16, scope: !5636)
!5648 = !DILocation(line: 741, column: 15, scope: !5636)
!5649 = !DILocation(line: 739, column: 13, scope: !5642)
!5650 = !DILocation(line: 744, column: 9, scope: !5642)
!5651 = !DILocation(line: 745, column: 6, scope: !5636)
!5652 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h6d35c08fa15a8b2dE", scope: !472, file: !5460, line: 738, type: !5653, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !487, retainedNodes: !5655)
!5653 = !DISubroutineType(types: !5654)
!5654 = !{!60, !5527}
!5655 = !{!5656, !5657}
!5656 = !DILocalVariable(name: "self", arg: 1, scope: !5652, file: !5460, line: 738, type: !5527)
!5657 = !DILocalVariable(name: "addr", scope: !5658, file: !5460, line: 739, type: !20, align: 8)
!5658 = distinct !DILexicalBlock(scope: !5652, file: !5460, line: 739, column: 9)
!5659 = !DILocation(line: 738, column: 25, scope: !5652)
!5660 = !DILocation(line: 739, column: 20, scope: !5652)
!5661 = !DILocation(line: 740, column: 16, scope: !5652)
!5662 = !DILocation(line: 740, column: 15, scope: !5652)
!5663 = !DILocation(line: 741, column: 16, scope: !5652)
!5664 = !DILocation(line: 741, column: 15, scope: !5652)
!5665 = !DILocation(line: 739, column: 13, scope: !5658)
!5666 = !DILocation(line: 744, column: 9, scope: !5658)
!5667 = !DILocation(line: 745, column: 6, scope: !5652)
!5668 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9fa5e191821b2a70E", scope: !31, file: !5460, line: 738, type: !5669, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !68, retainedNodes: !5671)
!5669 = !DISubroutineType(types: !5670)
!5670 = !{!60, !30}
!5671 = !{!5672, !5673}
!5672 = !DILocalVariable(name: "self", arg: 1, scope: !5668, file: !5460, line: 738, type: !30)
!5673 = !DILocalVariable(name: "addr", scope: !5674, file: !5460, line: 739, type: !20, align: 8)
!5674 = distinct !DILexicalBlock(scope: !5668, file: !5460, line: 739, column: 9)
!5675 = !DILocation(line: 738, column: 25, scope: !5668)
!5676 = !DILocation(line: 739, column: 20, scope: !5668)
!5677 = !DILocation(line: 740, column: 16, scope: !5668)
!5678 = !DILocation(line: 740, column: 15, scope: !5668)
!5679 = !DILocation(line: 741, column: 16, scope: !5668)
!5680 = !DILocation(line: 741, column: 15, scope: !5668)
!5681 = !DILocation(line: 739, column: 13, scope: !5674)
!5682 = !DILocation(line: 744, column: 9, scope: !5674)
!5683 = !DILocation(line: 745, column: 6, scope: !5668)
!5684 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hf5558635582ca8dbE", scope: !525, file: !5460, line: 738, type: !5685, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !540, retainedNodes: !5687)
!5685 = !DISubroutineType(types: !5686)
!5686 = !{!60, !5599}
!5687 = !{!5688, !5689}
!5688 = !DILocalVariable(name: "self", arg: 1, scope: !5684, file: !5460, line: 738, type: !5599)
!5689 = !DILocalVariable(name: "addr", scope: !5690, file: !5460, line: 739, type: !20, align: 8)
!5690 = distinct !DILexicalBlock(scope: !5684, file: !5460, line: 739, column: 9)
!5691 = !DILocation(line: 738, column: 25, scope: !5684)
!5692 = !DILocation(line: 739, column: 20, scope: !5684)
!5693 = !DILocation(line: 740, column: 16, scope: !5684)
!5694 = !DILocation(line: 740, column: 15, scope: !5684)
!5695 = !DILocation(line: 741, column: 16, scope: !5684)
!5696 = !DILocation(line: 741, column: 15, scope: !5684)
!5697 = !DILocation(line: 739, column: 13, scope: !5690)
!5698 = !DILocation(line: 744, column: 9, scope: !5690)
!5699 = !DILocation(line: 745, column: 6, scope: !5684)
!5700 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h7c2712b911a1ecd8E", scope: !5701, file: !5460, line: 783, type: !5702, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5705)
!5701 = !DINamespace(name: "{impl#6}", scope: !32)
!5702 = !DISubroutineType(types: !5703)
!5703 = !{!192, !5704, !210}
!5704 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!5705 = !{!5706, !5707}
!5706 = !DILocalVariable(name: "self", arg: 1, scope: !5700, file: !5460, line: 783, type: !5704)
!5707 = !DILocalVariable(name: "f", arg: 2, scope: !5700, file: !5460, line: 783, type: !210)
!5708 = !DILocation(line: 783, column: 12, scope: !5700)
!5709 = !DILocation(line: 783, column: 19, scope: !5700)
!5710 = !DILocation(line: 784, column: 9, scope: !5700)
!5711 = !DILocation(line: 785, column: 21, scope: !5700)
!5712 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5713)
!5713 = distinct !DILocation(line: 785, column: 21, scope: !5700)
!5714 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5713)
!5715 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5713)
!5716 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5713)
!5717 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5713)
!5718 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5713)
!5719 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5713)
!5720 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5713)
!5721 = !DILocation(line: 787, column: 6, scope: !5700)
!5722 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5efdd47077f7067E", scope: !299, file: !5460, line: 912, type: !5723, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5726)
!5723 = !DISubroutineType(types: !5724)
!5724 = !{!192, !5725, !210}
!5725 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !57, size: 64, align: 64, dwarfAddressSpace: 0)
!5726 = !{!5727, !5728, !5729}
!5727 = !DILocalVariable(name: "self", arg: 1, scope: !5722, file: !5460, line: 912, type: !5725)
!5728 = !DILocalVariable(name: "f", arg: 2, scope: !5722, file: !5460, line: 912, type: !210)
!5729 = !DILocalVariable(name: "s", scope: !5730, file: !5460, line: 920, type: !5419, align: 8)
!5730 = distinct !DILexicalBlock(scope: !5722, file: !5460, line: 920, column: 9)
!5731 = !DILocation(line: 912, column: 12, scope: !5722)
!5732 = !DILocation(line: 912, column: 19, scope: !5722)
!5733 = !DILocation(line: 920, column: 13, scope: !5730)
!5734 = !DILocation(line: 920, column: 21, scope: !5722)
!5735 = !DILocation(line: 921, column: 9, scope: !5730)
!5736 = !DILocation(line: 922, column: 33, scope: !5730)
!5737 = !DILocation(line: 922, column: 9, scope: !5730)
!5738 = !DILocation(line: 923, column: 35, scope: !5730)
!5739 = !DILocation(line: 923, column: 31, scope: !5730)
!5740 = !DILocation(line: 923, column: 9, scope: !5730)
!5741 = !DILocation(line: 924, column: 34, scope: !5730)
!5742 = !DILocation(line: 924, column: 9, scope: !5730)
!5743 = !DILocation(line: 925, column: 34, scope: !5730)
!5744 = !DILocation(line: 925, column: 9, scope: !5730)
!5745 = !DILocation(line: 926, column: 9, scope: !5730)
!5746 = !DILocation(line: 927, column: 6, scope: !5722)
!5747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h19e6a95bf6d344c5E", scope: !5748, file: !5460, line: 915, type: !5749, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5752)
!5748 = !DINamespace(name: "{impl#0}", scope: !298)
!5749 = !DISubroutineType(types: !5750)
!5750 = !{!192, !5751, !210}
!5751 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!5752 = !{!5753, !5754}
!5753 = !DILocalVariable(name: "self", arg: 1, scope: !5747, file: !5460, line: 915, type: !5751)
!5754 = !DILocalVariable(name: "f", arg: 2, scope: !5747, file: !5460, line: 915, type: !210)
!5755 = !DILocation(line: 915, column: 20, scope: !5747)
!5756 = !DILocation(line: 915, column: 27, scope: !5747)
!5757 = !DILocation(line: 916, column: 17, scope: !5747)
!5758 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5759)
!5759 = distinct !DILocation(line: 916, column: 17, scope: !5747)
!5760 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5759)
!5761 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5759)
!5762 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5759)
!5763 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5759)
!5764 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5759)
!5765 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5759)
!5766 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5759)
!5767 = !DILocation(line: 917, column: 14, scope: !5747)
!5768 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h46295026798de6b6E", scope: !5769, file: !5460, line: 986, type: !5772, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5787)
!5769 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !32, file: !2, size: 64, align: 64, elements: !5770, templateParams: !21, identifier: "c90aae94d5db4a537f41ee69ae6b67d0")
!5770 = !{!5771}
!5771 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5769, file: !2, baseType: !20, size: 64, align: 64)
!5772 = !DISubroutineType(types: !5773)
!5773 = !{!5774, !20}
!5774 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5775, templateParams: !21, identifier: "1e006f03369fd54d79d23111830df43e")
!5775 = !{!5776}
!5776 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5774, file: !2, size: 128, align: 64, elements: !5777, templateParams: !21, identifier: "bcf6e818dfb59da9adbd6f4fdcccb38e", discriminator: !5786)
!5777 = !{!5778, !5782}
!5778 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5776, file: !2, baseType: !5779, size: 128, align: 64, extraData: i64 0)
!5779 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5774, file: !2, size: 128, align: 64, elements: !21, templateParams: !5780, identifier: "d8d43b17c98f6fe34e9c3cb57ce51401")
!5780 = !{!5781}
!5781 = !DITemplateTypeParameter(name: "T", type: !5769)
!5782 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5776, file: !2, baseType: !5783, size: 128, align: 64, extraData: i64 1)
!5783 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5774, file: !2, size: 128, align: 64, elements: !5784, templateParams: !5780, identifier: "5c4ab0e7ed9930cdc1c02ef7230fc9bf")
!5784 = !{!5785}
!5785 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5783, file: !2, baseType: !5769, size: 64, align: 64, offset: 64)
!5786 = !DIDerivedType(tag: DW_TAG_member, scope: !5774, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!5787 = !{!5788}
!5788 = !DILocalVariable(name: "value", arg: 1, scope: !5768, file: !5460, line: 986, type: !20)
!5789 = !DILocation(line: 986, column: 22, scope: !5768)
!5790 = !DILocation(line: 987, column: 12, scope: !5768)
!5791 = !DILocation(line: 990, column: 18, scope: !5768)
!5792 = !DILocation(line: 990, column: 13, scope: !5768)
!5793 = !DILocation(line: 987, column: 9, scope: !5768)
!5794 = !DILocation(line: 988, column: 13, scope: !5768)
!5795 = !DILocation(line: 992, column: 6, scope: !5768)
!5796 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17hea8eda27c04561fdE", scope: !5769, file: !5460, line: 995, type: !5797, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5799)
!5797 = !DISubroutineType(types: !5798)
!5798 = !{!5769, !20}
!5799 = !{!5800}
!5800 = !DILocalVariable(name: "value", arg: 1, scope: !5796, file: !5460, line: 995, type: !20)
!5801 = !DILocation(line: 995, column: 31, scope: !5796)
!5802 = !DILocation(line: 997, column: 20, scope: !5796)
!5803 = !DILocation(line: 996, column: 9, scope: !5796)
!5804 = !DILocation(line: 999, column: 6, scope: !5796)
!5805 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb9daca88efa70e8fE", scope: !5769, file: !5460, line: 1003, type: !5806, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5809)
!5806 = !DISubroutineType(types: !5807)
!5807 = !{!310, !5808}
!5808 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5769, size: 64, align: 64, dwarfAddressSpace: 0)
!5809 = !{!5810}
!5810 = !DILocalVariable(name: "self", arg: 1, scope: !5805, file: !5460, line: 1003, type: !5808)
!5811 = !DILocation(line: 1003, column: 21, scope: !5805)
!5812 = !DILocation(line: 1004, column: 9, scope: !5805)
!5813 = !DILocation(line: 1005, column: 6, scope: !5805)
!5814 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb4504e7cfb662788E", scope: !5769, file: !5460, line: 1008, type: !5815, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5817)
!5815 = !DISubroutineType(types: !5816)
!5816 = !{!319, !5808}
!5817 = !{!5818}
!5818 = !DILocalVariable(name: "self", arg: 1, scope: !5814, file: !5460, line: 1008, type: !5808)
!5819 = !DILocation(line: 1008, column: 29, scope: !5814)
!5820 = !DILocation(line: 1009, column: 35, scope: !5814)
!5821 = !DILocation(line: 1009, column: 15, scope: !5814)
!5822 = !DILocation(line: 1009, column: 9, scope: !5814)
!5823 = !DILocation(line: 1014, column: 18, scope: !5814)
!5824 = !DILocation(line: 1010, column: 21, scope: !5814)
!5825 = !DILocation(line: 1011, column: 21, scope: !5814)
!5826 = !DILocation(line: 1012, column: 21, scope: !5814)
!5827 = !DILocation(line: 1013, column: 21, scope: !5814)
!5828 = !DILocation(line: 1016, column: 6, scope: !5814)
!5829 = !{i8 0, i8 3}
!5830 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17h0acf25a4624c9a24E", scope: !5769, file: !5460, line: 1019, type: !5831, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5833)
!5831 = !DISubroutineType(types: !5832)
!5832 = !{!20, !5808}
!5833 = !{!5834}
!5834 = !DILocalVariable(name: "self", arg: 1, scope: !5830, file: !5460, line: 1019, type: !5808)
!5835 = !DILocation(line: 1019, column: 18, scope: !5830)
!5836 = !DILocation(line: 1020, column: 29, scope: !5830)
!5837 = !DILocation(line: 1020, column: 9, scope: !5830)
!5838 = !DILocation(line: 1021, column: 6, scope: !5830)
!5839 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17hdd77d22740b711f3E", scope: !5769, file: !5460, line: 1024, type: !5806, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5840)
!5840 = !{!5841}
!5841 = !DILocalVariable(name: "self", arg: 1, scope: !5839, file: !5460, line: 1024, type: !5808)
!5842 = !DILocation(line: 1024, column: 20, scope: !5839)
!5843 = !DILocation(line: 1025, column: 9, scope: !5839)
!5844 = !DILocation(line: 1026, column: 6, scope: !5839)
!5845 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17habccac5168d86b4cE", scope: !5846, file: !5460, line: 1030, type: !5847, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5849)
!5846 = !DINamespace(name: "{impl#13}", scope: !32)
!5847 = !DISubroutineType(types: !5848)
!5848 = !{!192, !5808, !210}
!5849 = !{!5850, !5851, !5852}
!5850 = !DILocalVariable(name: "self", arg: 1, scope: !5845, file: !5460, line: 1030, type: !5808)
!5851 = !DILocalVariable(name: "f", arg: 2, scope: !5845, file: !5460, line: 1030, type: !210)
!5852 = !DILocalVariable(name: "s", scope: !5853, file: !5460, line: 1031, type: !5419, align: 8)
!5853 = distinct !DILexicalBlock(scope: !5845, file: !5460, line: 1031, column: 9)
!5854 = !DILocation(line: 1030, column: 12, scope: !5845)
!5855 = !DILocation(line: 1030, column: 19, scope: !5845)
!5856 = !DILocation(line: 1031, column: 13, scope: !5853)
!5857 = !DILocation(line: 1031, column: 21, scope: !5845)
!5858 = !DILocation(line: 1032, column: 30, scope: !5853)
!5859 = !DILocation(line: 1032, column: 9, scope: !5853)
!5860 = !DILocation(line: 1033, column: 38, scope: !5853)
!5861 = !DILocation(line: 1033, column: 9, scope: !5853)
!5862 = !DILocation(line: 1034, column: 27, scope: !5853)
!5863 = !DILocation(line: 1034, column: 9, scope: !5853)
!5864 = !DILocation(line: 1035, column: 9, scope: !5853)
!5865 = !DILocation(line: 1036, column: 6, scope: !5845)
!5866 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7488db7a0c8121dbE", scope: !698, file: !5867, line: 24, type: !5868, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5870)
!5867 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5868 = !DISubroutineType(types: !5869)
!5869 = !{!3438, !355}
!5870 = !{!5871}
!5871 = !DILocalVariable(name: "address", arg: 1, scope: !5866, file: !5867, line: 24, type: !355)
!5872 = !DILocation(line: 24, column: 31, scope: !5866)
!5873 = !DILocation(line: 25, column: 13, scope: !5866)
!5874 = !DILocation(line: 25, column: 12, scope: !5866)
!5875 = !DILocation(line: 30, column: 21, scope: !5866)
!5876 = !DILocation(line: 30, column: 9, scope: !5866)
!5877 = !DILocation(line: 31, column: 6, scope: !5866)
!5878 = !DILocation(line: 26, column: 20, scope: !5866)
!5879 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7e6d11fe1bc3281bE", scope: !682, file: !5867, line: 24, type: !5880, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5882)
!5880 = !DISubroutineType(types: !5881)
!5881 = !{!3584, !355}
!5882 = !{!5883}
!5883 = !DILocalVariable(name: "address", arg: 1, scope: !5879, file: !5867, line: 24, type: !355)
!5884 = !DILocation(line: 24, column: 31, scope: !5879)
!5885 = !DILocation(line: 25, column: 13, scope: !5879)
!5886 = !DILocation(line: 25, column: 12, scope: !5879)
!5887 = !DILocation(line: 30, column: 21, scope: !5879)
!5888 = !DILocation(line: 30, column: 9, scope: !5879)
!5889 = !DILocation(line: 31, column: 6, scope: !5879)
!5890 = !DILocation(line: 26, column: 20, scope: !5879)
!5891 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf852b1fab40c9b08E", scope: !664, file: !5867, line: 24, type: !5892, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5894)
!5892 = !DISubroutineType(types: !5893)
!5893 = !{!3363, !355}
!5894 = !{!5895}
!5895 = !DILocalVariable(name: "address", arg: 1, scope: !5891, file: !5867, line: 24, type: !355)
!5896 = !DILocation(line: 24, column: 31, scope: !5891)
!5897 = !DILocation(line: 25, column: 13, scope: !5891)
!5898 = !DILocation(line: 25, column: 12, scope: !5891)
!5899 = !DILocation(line: 30, column: 21, scope: !5891)
!5900 = !DILocation(line: 30, column: 9, scope: !5891)
!5901 = !DILocation(line: 31, column: 6, scope: !5891)
!5902 = !DILocation(line: 26, column: 20, scope: !5891)
!5903 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1635a89d0e26008cE", scope: !664, file: !5867, line: 49, type: !5904, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5906)
!5904 = !DISubroutineType(types: !5905)
!5905 = !{!664, !355}
!5906 = !{!5907}
!5907 = !DILocalVariable(name: "address", arg: 1, scope: !5903, file: !5867, line: 49, type: !355)
!5908 = !DILocation(line: 49, column: 31, scope: !5903)
!5909 = !DILocation(line: 51, column: 28, scope: !5903)
!5910 = !DILocation(line: 50, column: 9, scope: !5903)
!5911 = !DILocation(line: 54, column: 6, scope: !5903)
!5912 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h465aa452511bde9fE", scope: !698, file: !5867, line: 49, type: !5913, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5915)
!5913 = !DISubroutineType(types: !5914)
!5914 = !{!698, !355}
!5915 = !{!5916}
!5916 = !DILocalVariable(name: "address", arg: 1, scope: !5912, file: !5867, line: 49, type: !355)
!5917 = !DILocation(line: 49, column: 31, scope: !5912)
!5918 = !DILocation(line: 51, column: 28, scope: !5912)
!5919 = !DILocation(line: 50, column: 9, scope: !5912)
!5920 = !DILocation(line: 54, column: 6, scope: !5912)
!5921 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h65e48e42115e4c1dE", scope: !682, file: !5867, line: 49, type: !5922, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5924)
!5922 = !DISubroutineType(types: !5923)
!5923 = !{!682, !355}
!5924 = !{!5925}
!5925 = !DILocalVariable(name: "address", arg: 1, scope: !5921, file: !5867, line: 49, type: !355)
!5926 = !DILocation(line: 49, column: 31, scope: !5921)
!5927 = !DILocation(line: 51, column: 28, scope: !5921)
!5928 = !DILocation(line: 50, column: 9, scope: !5921)
!5929 = !DILocation(line: 54, column: 6, scope: !5921)
!5930 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h375178248619326dE", scope: !5931, file: !5867, line: 86, type: !5932, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5934)
!5931 = !DINamespace(name: "{impl#1}", scope: !665)
!5932 = !DISubroutineType(types: !5933)
!5933 = !{!192, !728, !210}
!5934 = !{!5935, !5936}
!5935 = !DILocalVariable(name: "self", arg: 1, scope: !5930, file: !5867, line: 86, type: !728)
!5936 = !DILocalVariable(name: "f", arg: 2, scope: !5930, file: !5867, line: 86, type: !210)
!5937 = !DILocation(line: 86, column: 12, scope: !5930)
!5938 = !DILocation(line: 86, column: 19, scope: !5930)
!5939 = !DILocation(line: 87, column: 21, scope: !5930)
!5940 = !DILocation(line: 90, column: 13, scope: !5930)
!5941 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5942)
!5942 = distinct !DILocation(line: 87, column: 21, scope: !5930)
!5943 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5942)
!5944 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5942)
!5945 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5942)
!5946 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5942)
!5947 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5942)
!5948 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5942)
!5949 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5942)
!5950 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5951)
!5951 = distinct !DILocation(line: 87, column: 21, scope: !5930)
!5952 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5951)
!5953 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5951)
!5954 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5951)
!5955 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5951)
!5956 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5951)
!5957 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5951)
!5958 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5951)
!5959 = !DILocation(line: 87, column: 9, scope: !5930)
!5960 = !DILocation(line: 92, column: 6, scope: !5930)
!5961 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d7ce302aef45903E", scope: !5931, file: !5867, line: 86, type: !5962, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5964)
!5962 = !DISubroutineType(types: !5963)
!5963 = !{!192, !737, !210}
!5964 = !{!5965, !5966}
!5965 = !DILocalVariable(name: "self", arg: 1, scope: !5961, file: !5867, line: 86, type: !737)
!5966 = !DILocalVariable(name: "f", arg: 2, scope: !5961, file: !5867, line: 86, type: !210)
!5967 = !DILocation(line: 86, column: 12, scope: !5961)
!5968 = !DILocation(line: 86, column: 19, scope: !5961)
!5969 = !DILocation(line: 87, column: 21, scope: !5961)
!5970 = !DILocation(line: 90, column: 13, scope: !5961)
!5971 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5972)
!5972 = distinct !DILocation(line: 87, column: 21, scope: !5961)
!5973 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5972)
!5974 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5972)
!5975 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5972)
!5976 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5972)
!5977 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5972)
!5978 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5972)
!5979 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5972)
!5980 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !5981)
!5981 = distinct !DILocation(line: 87, column: 21, scope: !5961)
!5982 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !5981)
!5983 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !5981)
!5984 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !5981)
!5985 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !5981)
!5986 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !5981)
!5987 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !5981)
!5988 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !5981)
!5989 = !DILocation(line: 87, column: 9, scope: !5961)
!5990 = !DILocation(line: 92, column: 6, scope: !5961)
!5991 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb44d47878290376fE", scope: !5931, file: !5867, line: 86, type: !5992, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5994)
!5992 = !DISubroutineType(types: !5993)
!5993 = !{!192, !746, !210}
!5994 = !{!5995, !5996}
!5995 = !DILocalVariable(name: "self", arg: 1, scope: !5991, file: !5867, line: 86, type: !746)
!5996 = !DILocalVariable(name: "f", arg: 2, scope: !5991, file: !5867, line: 86, type: !210)
!5997 = !DILocation(line: 86, column: 12, scope: !5991)
!5998 = !DILocation(line: 86, column: 19, scope: !5991)
!5999 = !DILocation(line: 87, column: 21, scope: !5991)
!6000 = !DILocation(line: 90, column: 13, scope: !5991)
!6001 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !6002)
!6002 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6003 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !6002)
!6004 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !6002)
!6005 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !6002)
!6006 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !6002)
!6007 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !6002)
!6008 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !6002)
!6009 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !6002)
!6010 = !DILocation(line: 28, column: 9, scope: !4585, inlinedAt: !6011)
!6011 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6012 = !DILocation(line: 29, column: 9, scope: !4585, inlinedAt: !6011)
!6013 = !DILocation(line: 30, column: 9, scope: !4585, inlinedAt: !6011)
!6014 = !DILocation(line: 31, column: 9, scope: !4585, inlinedAt: !6011)
!6015 = !DILocation(line: 32, column: 9, scope: !4585, inlinedAt: !6011)
!6016 = !DILocation(line: 33, column: 9, scope: !4585, inlinedAt: !6011)
!6017 = !DILocation(line: 35, column: 34, scope: !4585, inlinedAt: !6011)
!6018 = !DILocation(line: 35, column: 9, scope: !4585, inlinedAt: !6011)
!6019 = !DILocation(line: 87, column: 9, scope: !5991)
!6020 = !DILocation(line: 92, column: 6, scope: !5991)
!6021 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h522a401a4bc6f295E", scope: !615, file: !6022, line: 41, type: !6023, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6026)
!6022 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6023 = !DISubroutineType(types: !6024)
!6024 = !{!590, !6025}
!6025 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!6026 = !{!6027}
!6027 = !DILocalVariable(name: "self", arg: 1, scope: !6021, file: !6022, line: 41, type: !6025)
!6028 = !DILocation(line: 41, column: 26, scope: !6021)
!6029 = !DILocation(line: 42, column: 9, scope: !6021)
!6030 = !DILocation(line: 43, column: 6, scope: !6021)
!6031 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hb9cc338652546166E", scope: !615, file: !6022, line: 46, type: !6032, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6034)
!6032 = !DISubroutineType(types: !6033)
!6033 = !{!605, !614}
!6034 = !{!6035}
!6035 = !DILocalVariable(name: "self", arg: 1, scope: !6031, file: !6022, line: 46, type: !614)
!6036 = !DILocation(line: 46, column: 37, scope: !6031)
!6037 = !DILocation(line: 48, column: 6, scope: !6031)
!6038 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hb84337c3240e0ddfE", scope: !6040, file: !6039, line: 42, type: !6043, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6046)
!6039 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6040 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !576, file: !2, size: 128, align: 64, elements: !6041, templateParams: !21, identifier: "6f99fd61e0e388f253d96a2c3087fca7")
!6041 = !{!6042}
!6042 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6040, file: !2, baseType: !615, size: 128, align: 64)
!6043 = !DISubroutineType(types: !6044)
!6044 = !{!590, !6045}
!6045 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6040, size: 64, align: 64, dwarfAddressSpace: 0)
!6046 = !{!6047}
!6047 = !DILocalVariable(name: "self", arg: 1, scope: !6038, file: !6039, line: 42, type: !6045)
!6048 = !DILocation(line: 42, column: 26, scope: !6038)
!6049 = !DILocation(line: 43, column: 9, scope: !6038)
!6050 = !DILocation(line: 44, column: 6, scope: !6038)
!6051 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17hfe68253fd7d08b18E", scope: !6040, file: !6039, line: 47, type: !6052, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6055)
!6052 = !DISubroutineType(types: !6053)
!6053 = !{!60, !6054}
!6054 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6040, size: 64, align: 64, dwarfAddressSpace: 0)
!6055 = !{!6056}
!6056 = !DILocalVariable(name: "self", arg: 1, scope: !6051, file: !6039, line: 47, type: !6054)
!6057 = !DILocation(line: 47, column: 24, scope: !6051)
!6058 = !DILocation(line: 48, column: 9, scope: !6051)
!6059 = !DILocation(line: 49, column: 6, scope: !6051)
!6060 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h549ace62ba2300fbE", scope: !6061, file: !6039, line: 58, type: !6062, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6064)
!6061 = !DINamespace(name: "{impl#1}", scope: !576)
!6062 = !DISubroutineType(types: !6063)
!6063 = !{!4664, !605, !664}
!6064 = !{!6065, !6066, !6067}
!6065 = !DILocalVariable(name: "self", arg: 1, scope: !6060, file: !6039, line: 58, type: !605)
!6066 = !DILocalVariable(name: "frame", arg: 2, scope: !6060, file: !6039, line: 58, type: !664)
!6067 = !DILocalVariable(name: "virt", scope: !6068, file: !6039, line: 59, type: !60, align: 8)
!6068 = distinct !DILexicalBlock(scope: !6060, file: !6039, line: 59, column: 9)
!6069 = !DILocation(line: 58, column: 25, scope: !6060)
!6070 = !DILocation(line: 58, column: 32, scope: !6060)
!6071 = !DILocation(line: 59, column: 20, scope: !6060)
!6072 = !DILocation(line: 59, column: 34, scope: !6060)
!6073 = !DILocation(line: 59, column: 13, scope: !6068)
!6074 = !DILocation(line: 60, column: 9, scope: !6068)
!6075 = !DILocation(line: 61, column: 6, scope: !6060)
!6076 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17hbc764b1821cd6eaeE", scope: !6078, file: !6077, line: 87, type: !6082, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6085)
!6077 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6078 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !810, file: !2, size: 128, align: 64, elements: !6079, templateParams: !21, identifier: "5f95aaf984e828cf3fa1f7dc828797a1")
!6079 = !{!6080, !6081}
!6080 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6078, file: !2, baseType: !590, size: 64, align: 64)
!6081 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6078, file: !2, baseType: !636, size: 16, align: 16, offset: 64)
!6082 = !DISubroutineType(types: !6083)
!6083 = !{!590, !6084}
!6084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6078, size: 64, align: 64, dwarfAddressSpace: 0)
!6085 = !{!6086}
!6086 = !DILocalVariable(name: "self", arg: 1, scope: !6076, file: !6077, line: 87, type: !6084)
!6087 = !DILocation(line: 87, column: 26, scope: !6076)
!6088 = !DILocation(line: 88, column: 9, scope: !6076)
!6089 = !DILocation(line: 89, column: 6, scope: !6076)
!6090 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h5fc0c6cb34bd5e6aE", scope: !3470, file: !6077, line: 307, type: !6091, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6093)
!6091 = !DISubroutineType(types: !6092)
!6092 = !{!996, !6084, !1011}
!6093 = !{!6094, !6095, !6096, !6099, !6101, !6103, !6105, !6107, !6109, !6111, !6113, !6115}
!6094 = !DILocalVariable(name: "self", arg: 1, scope: !6090, file: !6077, line: 308, type: !6084)
!6095 = !DILocalVariable(name: "page", arg: 2, scope: !6090, file: !6077, line: 309, type: !1011)
!6096 = !DILocalVariable(name: "p4", scope: !6097, file: !6077, line: 311, type: !6098, align: 8)
!6097 = distinct !DILexicalBlock(scope: !6090, file: !6077, line: 311, column: 9)
!6098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!6099 = !DILocalVariable(name: "p4_entry", scope: !6100, file: !6077, line: 312, type: !12, align: 8)
!6100 = distinct !DILexicalBlock(scope: !6097, file: !6077, line: 312, column: 9)
!6101 = !DILocalVariable(name: "residual", scope: !6102, file: !6077, line: 317, type: !899, align: 8)
!6102 = distinct !DILexicalBlock(scope: !6100, file: !6077, line: 317, column: 11)
!6103 = !DILocalVariable(name: "val", scope: !6104, file: !6077, line: 314, type: !664, align: 8)
!6104 = distinct !DILexicalBlock(scope: !6100, file: !6077, line: 314, column: 9)
!6105 = !DILocalVariable(name: "p3", scope: !6106, file: !6077, line: 319, type: !590, align: 8)
!6106 = distinct !DILexicalBlock(scope: !6100, file: !6077, line: 319, column: 9)
!6107 = !DILocalVariable(name: "p3_entry", scope: !6108, file: !6077, line: 320, type: !3690, align: 8)
!6108 = distinct !DILexicalBlock(scope: !6106, file: !6077, line: 320, column: 9)
!6109 = !DILocalVariable(name: "flags", scope: !6110, file: !6077, line: 321, type: !366, align: 8)
!6110 = distinct !DILexicalBlock(scope: !6108, file: !6077, line: 321, column: 9)
!6111 = !DILocalVariable(name: "frame", scope: !6112, file: !6077, line: 330, type: !698, align: 8)
!6112 = distinct !DILexicalBlock(scope: !6110, file: !6077, line: 330, column: 9)
!6113 = !DILocalVariable(name: "residual", scope: !6114, file: !6077, line: 331, type: !899, align: 8)
!6114 = distinct !DILexicalBlock(scope: !6110, file: !6077, line: 331, column: 91)
!6115 = !DILocalVariable(name: "val", scope: !6116, file: !6077, line: 330, type: !698, align: 8)
!6116 = distinct !DILexicalBlock(scope: !6110, file: !6077, line: 330, column: 21)
!6117 = !DILocation(line: 308, column: 9, scope: !6090)
!6118 = !DILocation(line: 309, column: 9, scope: !6090)
!6119 = !DILocation(line: 314, column: 9, scope: !6104)
!6120 = !DILocation(line: 320, column: 13, scope: !6108)
!6121 = !DILocation(line: 321, column: 13, scope: !6110)
!6122 = !DILocation(line: 330, column: 13, scope: !6112)
!6123 = !DILocation(line: 330, column: 21, scope: !6116)
!6124 = !DILocation(line: 311, column: 18, scope: !6090)
!6125 = !DILocation(line: 311, column: 13, scope: !6097)
!6126 = !DILocation(line: 312, column: 25, scope: !6097)
!6127 = !DILocation(line: 312, column: 28, scope: !6097)
!6128 = !DILocation(line: 312, column: 24, scope: !6097)
!6129 = !DILocation(line: 312, column: 13, scope: !6100)
!6130 = !DILocation(line: 314, column: 9, scope: !6100)
!6131 = !DILocation(line: 319, column: 47, scope: !6100)
!6132 = !DILocation(line: 319, column: 33, scope: !6100)
!6133 = !DILocation(line: 319, column: 27, scope: !6100)
!6134 = !DILocation(line: 319, column: 13, scope: !6106)
!6135 = !DILocation(line: 320, column: 32, scope: !6106)
!6136 = !DILocation(line: 320, column: 29, scope: !6106)
!6137 = !DILocation(line: 320, column: 24, scope: !6106)
!6138 = !DILocation(line: 321, column: 21, scope: !6108)
!6139 = !DILocation(line: 323, column: 13, scope: !6110)
!6140 = !DILocation(line: 323, column: 12, scope: !6110)
!6141 = !DILocation(line: 317, column: 11, scope: !6100)
!6142 = !DILocation(line: 317, column: 11, scope: !6102)
!6143 = !DILocation(line: 314, column: 9, scope: !6102)
!6144 = !DILocation(line: 335, column: 6, scope: !6090)
!6145 = !DILocation(line: 326, column: 13, scope: !6110)
!6146 = !DILocation(line: 326, column: 12, scope: !6110)
!6147 = !DILocation(line: 324, column: 24, scope: !6110)
!6148 = !DILocation(line: 324, column: 20, scope: !6110)
!6149 = !DILocation(line: 1, column: 1, scope: !6150)
!6150 = !DILexicalBlockFile(scope: !6110, file: !4829, discriminator: 0)
!6151 = !DILocation(line: 330, column: 51, scope: !6110)
!6152 = !DILocation(line: 330, column: 21, scope: !6110)
!6153 = !DILocation(line: 331, column: 22, scope: !6110)
!6154 = !DILocation(line: 327, column: 24, scope: !6110)
!6155 = !DILocation(line: 327, column: 20, scope: !6110)
!6156 = !DILocation(line: 333, column: 9, scope: !6112)
!6157 = !DILocation(line: 334, column: 20, scope: !6112)
!6158 = !DILocation(line: 334, column: 12, scope: !6112)
!6159 = !DILocation(line: 334, column: 9, scope: !6112)
!6160 = !DILocation(line: 331, column: 91, scope: !6110)
!6161 = !DILocation(line: 331, column: 91, scope: !6114)
!6162 = !DILocation(line: 330, column: 21, scope: !6114)
!6163 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51fc786148f294f4E", scope: !3500, file: !6077, line: 314, type: !6164, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6166)
!6164 = !DISubroutineType(types: !6165)
!6165 = !{!881, !3499, !795}
!6166 = !{!6167, !6168}
!6167 = !DILocalVariable(name: "err", arg: 2, scope: !6163, file: !6077, line: 314, type: !795)
!6168 = !DILocalVariable(arg: 1, scope: !6163, file: !6077, line: 314, type: !3499)
!6169 = !DILocation(line: 314, column: 34, scope: !6163)
!6170 = !DILocation(line: 314, column: 35, scope: !6163)
!6171 = !DILocation(line: 314, column: 46, scope: !6163)
!6172 = !DILocation(line: 314, column: 40, scope: !6163)
!6173 = !DILocation(line: 315, column: 44, scope: !6163)
!6174 = !DILocation(line: 316, column: 38, scope: !6163)
!6175 = !DILocation(line: 317, column: 10, scope: !6163)
!6176 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8ce749597f58aff7E", scope: !3500, file: !6077, line: 331, type: !6177, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6179)
!6177 = !DISubroutineType(types: !6178)
!6178 = !{!881, !3686, !3373}
!6179 = !{!6180, !6181}
!6180 = !DILocalVariable(name: "p3_entry", scope: !6176, file: !6077, line: 320, type: !3690, align: 8)
!6181 = !DILocalVariable(arg: 2, scope: !6176, file: !6077, line: 331, type: !3373)
!6182 = !DILocation(line: 320, column: 13, scope: !6176)
!6183 = !DILocation(line: 331, column: 23, scope: !6176)
!6184 = !DILocation(line: 331, column: 74, scope: !6176)
!6185 = !DILocation(line: 331, column: 42, scope: !6176)
!6186 = !DILocation(line: 331, column: 90, scope: !6176)
!6187 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17ha7c7091b6abe48d3E", scope: !3470, file: !6077, line: 337, type: !6188, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6206)
!6188 = !DISubroutineType(types: !6189)
!6189 = !{!6190, !6084, !1011, !366}
!6190 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6191, templateParams: !21, identifier: "708dfc51dff37432a5c720d82a39b9a3")
!6191 = !{!6192}
!6192 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6190, file: !2, size: 128, align: 64, elements: !6193, templateParams: !21, identifier: "cee44aaa8e8cc0cf73df028cd28daf66", discriminator: !6205)
!6193 = !{!6194, !6201}
!6194 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6192, file: !2, baseType: !6195, size: 128, align: 64, extraData: i64 0)
!6195 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6190, file: !2, size: 128, align: 64, elements: !6196, templateParams: !6198, identifier: "f19ad3db065373d351729ddacc84eb9c")
!6196 = !{!6197}
!6197 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6195, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!6198 = !{!6199, !6200}
!6199 = !DITemplateTypeParameter(name: "T", type: !1008)
!6200 = !DITemplateTypeParameter(name: "E", type: !805)
!6201 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6192, file: !2, baseType: !6202, size: 128, align: 64, extraData: i64 1)
!6202 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6190, file: !2, size: 128, align: 64, elements: !6203, templateParams: !6198, identifier: "4a340e6c16867772d44b646c85d6fbdc")
!6203 = !{!6204}
!6204 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6202, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6205 = !DIDerivedType(tag: DW_TAG_member, scope: !6190, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6206 = !{!6207, !6208, !6209, !6210, !6212}
!6207 = !DILocalVariable(name: "self", arg: 1, scope: !6187, file: !6077, line: 338, type: !6084)
!6208 = !DILocalVariable(name: "page", arg: 2, scope: !6187, file: !6077, line: 339, type: !1011)
!6209 = !DILocalVariable(name: "flags", arg: 3, scope: !6187, file: !6077, line: 340, type: !366)
!6210 = !DILocalVariable(name: "p4", scope: !6211, file: !6077, line: 343, type: !6098, align: 8)
!6211 = distinct !DILexicalBlock(scope: !6187, file: !6077, line: 343, column: 9)
!6212 = !DILocalVariable(name: "p3", scope: !6213, file: !6077, line: 349, type: !590, align: 8)
!6213 = distinct !DILexicalBlock(scope: !6211, file: !6077, line: 349, column: 9)
!6214 = !DILocation(line: 338, column: 9, scope: !6187)
!6215 = !DILocation(line: 339, column: 9, scope: !6187)
!6216 = !DILocation(line: 340, column: 9, scope: !6187)
!6217 = !DILocation(line: 343, column: 18, scope: !6187)
!6218 = !DILocation(line: 343, column: 13, scope: !6211)
!6219 = !DILocation(line: 345, column: 12, scope: !6211)
!6220 = !DILocation(line: 345, column: 15, scope: !6211)
!6221 = !DILocation(line: 349, column: 47, scope: !6211)
!6222 = !DILocation(line: 349, column: 33, scope: !6211)
!6223 = !DILocation(line: 349, column: 27, scope: !6211)
!6224 = !DILocation(line: 349, column: 13, scope: !6213)
!6225 = !DILocation(line: 351, column: 15, scope: !6213)
!6226 = !DILocation(line: 351, column: 12, scope: !6213)
!6227 = !DILocation(line: 346, column: 24, scope: !6211)
!6228 = !DILocation(line: 346, column: 20, scope: !6211)
!6229 = !DILocation(line: 1, column: 1, scope: !6230)
!6230 = !DILexicalBlockFile(scope: !6211, file: !4829, discriminator: 0)
!6231 = !DILocation(line: 357, column: 6, scope: !6187)
!6232 = !DILocation(line: 354, column: 12, scope: !6213)
!6233 = !DILocation(line: 354, column: 9, scope: !6213)
!6234 = !DILocation(line: 354, column: 39, scope: !6213)
!6235 = !DILocation(line: 356, column: 12, scope: !6213)
!6236 = !DILocation(line: 356, column: 9, scope: !6213)
!6237 = !DILocation(line: 352, column: 24, scope: !6213)
!6238 = !DILocation(line: 352, column: 20, scope: !6213)
!6239 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h1010050efd5065a5E", scope: !3470, file: !6077, line: 359, type: !6240, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6260)
!6240 = !DISubroutineType(types: !6241)
!6241 = !{!6242, !6084, !1011, !366}
!6242 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 8, align: 8, elements: !6243, templateParams: !21, identifier: "af354e51e6e59b9ad395ed916b46c333")
!6243 = !{!6244}
!6244 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6242, file: !2, size: 8, align: 8, elements: !6245, templateParams: !21, identifier: "b67d854f282b9d679416c6a056674a88", discriminator: !6259)
!6245 = !{!6246, !6255}
!6246 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6244, file: !2, baseType: !6247, size: 8, align: 8, extraData: i64 2)
!6247 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6242, file: !2, size: 8, align: 8, elements: !6248, templateParams: !6253, identifier: "d1f00c895f5aeaea5a6e854366c4c721")
!6248 = !{!6249}
!6249 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6247, file: !2, baseType: !6250, align: 8)
!6250 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !326, file: !2, align: 8, elements: !6251, templateParams: !21, identifier: "bc66d4182f15204e6ba92755b3b3176")
!6251 = !{!6252}
!6252 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6250, file: !2, baseType: !7, align: 8)
!6253 = !{!6254, !6200}
!6254 = !DITemplateTypeParameter(name: "T", type: !6250)
!6255 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6244, file: !2, baseType: !6256, size: 8, align: 8)
!6256 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6242, file: !2, size: 8, align: 8, elements: !6257, templateParams: !6253, identifier: "be8cdc0c625eb1ef9ae48abcb0524fb0")
!6257 = !{!6258}
!6258 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6256, file: !2, baseType: !805, size: 8, align: 8)
!6259 = !DIDerivedType(tag: DW_TAG_member, scope: !6242, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6260 = !{!6261, !6262, !6263, !6264, !6266}
!6261 = !DILocalVariable(name: "self", arg: 1, scope: !6239, file: !6077, line: 360, type: !6084)
!6262 = !DILocalVariable(name: "page", arg: 2, scope: !6239, file: !6077, line: 361, type: !1011)
!6263 = !DILocalVariable(name: "flags", arg: 3, scope: !6239, file: !6077, line: 362, type: !366)
!6264 = !DILocalVariable(name: "p4", scope: !6265, file: !6077, line: 364, type: !6098, align: 8)
!6265 = distinct !DILexicalBlock(scope: !6239, file: !6077, line: 364, column: 9)
!6266 = !DILocalVariable(name: "p4_entry", scope: !6267, file: !6077, line: 365, type: !3690, align: 8)
!6267 = distinct !DILexicalBlock(scope: !6265, file: !6077, line: 365, column: 9)
!6268 = !DILocation(line: 360, column: 9, scope: !6239)
!6269 = !DILocation(line: 361, column: 9, scope: !6239)
!6270 = !DILocation(line: 362, column: 9, scope: !6239)
!6271 = !DILocation(line: 364, column: 18, scope: !6239)
!6272 = !DILocation(line: 364, column: 13, scope: !6265)
!6273 = !DILocation(line: 365, column: 29, scope: !6265)
!6274 = !DILocation(line: 365, column: 32, scope: !6265)
!6275 = !DILocation(line: 365, column: 24, scope: !6265)
!6276 = !DILocation(line: 365, column: 13, scope: !6267)
!6277 = !DILocation(line: 367, column: 12, scope: !6267)
!6278 = !DILocation(line: 371, column: 9, scope: !6267)
!6279 = !DILocation(line: 373, column: 12, scope: !6267)
!6280 = !DILocation(line: 373, column: 9, scope: !6267)
!6281 = !DILocation(line: 374, column: 6, scope: !6239)
!6282 = !DILocation(line: 368, column: 24, scope: !6267)
!6283 = !DILocation(line: 368, column: 20, scope: !6267)
!6284 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h29ffdff6102ba6e8E", scope: !3470, file: !6077, line: 376, type: !6240, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6285)
!6285 = !{!6286, !6287, !6288}
!6286 = !DILocalVariable(name: "self", arg: 1, scope: !6284, file: !6077, line: 377, type: !6084)
!6287 = !DILocalVariable(name: "_page", arg: 2, scope: !6284, file: !6077, line: 378, type: !1011)
!6288 = !DILocalVariable(name: "_flags", arg: 3, scope: !6284, file: !6077, line: 379, type: !366)
!6289 = !DILocation(line: 377, column: 9, scope: !6284)
!6290 = !DILocation(line: 378, column: 9, scope: !6284)
!6291 = !DILocation(line: 379, column: 9, scope: !6284)
!6292 = !DILocation(line: 381, column: 13, scope: !6284)
!6293 = !DILocation(line: 381, column: 9, scope: !6284)
!6294 = !DILocation(line: 382, column: 6, scope: !6284)
!6295 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17ha55930b422d1620aE", scope: !3470, file: !6077, line: 384, type: !6240, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6296)
!6296 = !{!6297, !6298, !6299}
!6297 = !DILocalVariable(name: "self", arg: 1, scope: !6295, file: !6077, line: 385, type: !6084)
!6298 = !DILocalVariable(name: "_page", arg: 2, scope: !6295, file: !6077, line: 386, type: !1011)
!6299 = !DILocalVariable(name: "_flags", arg: 3, scope: !6295, file: !6077, line: 387, type: !366)
!6300 = !DILocation(line: 385, column: 9, scope: !6295)
!6301 = !DILocation(line: 386, column: 9, scope: !6295)
!6302 = !DILocation(line: 387, column: 9, scope: !6295)
!6303 = !DILocation(line: 389, column: 13, scope: !6295)
!6304 = !DILocation(line: 389, column: 9, scope: !6295)
!6305 = !DILocation(line: 390, column: 6, scope: !6295)
!6306 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h95fec296302c1905E", scope: !3470, file: !6077, line: 392, type: !6307, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6310)
!6307 = !DISubroutineType(types: !6308)
!6308 = !{!3454, !6309, !1011}
!6309 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6078, size: 64, align: 64, dwarfAddressSpace: 0)
!6310 = !{!6311, !6312, !6313, !6315, !6318}
!6311 = !DILocalVariable(name: "self", arg: 1, scope: !6306, file: !6077, line: 392, type: !6309)
!6312 = !DILocalVariable(name: "page", arg: 2, scope: !6306, file: !6077, line: 392, type: !1011)
!6313 = !DILocalVariable(name: "p4", scope: !6314, file: !6077, line: 393, type: !589, align: 8)
!6314 = distinct !DILexicalBlock(scope: !6306, file: !6077, line: 393, column: 9)
!6315 = !DILocalVariable(name: "p3", scope: !6316, file: !6077, line: 399, type: !6317, align: 8)
!6316 = distinct !DILexicalBlock(scope: !6314, file: !6077, line: 399, column: 9)
!6317 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!6318 = !DILocalVariable(name: "p3_entry", scope: !6319, file: !6077, line: 400, type: !12, align: 8)
!6319 = distinct !DILexicalBlock(scope: !6316, file: !6077, line: 400, column: 9)
!6320 = !DILocation(line: 392, column: 23, scope: !6306)
!6321 = !DILocation(line: 392, column: 30, scope: !6306)
!6322 = !DILocation(line: 400, column: 13, scope: !6319)
!6323 = !DILocation(line: 393, column: 18, scope: !6306)
!6324 = !DILocation(line: 393, column: 13, scope: !6314)
!6325 = !DILocation(line: 395, column: 12, scope: !6314)
!6326 = !DILocation(line: 395, column: 15, scope: !6314)
!6327 = !DILocation(line: 399, column: 43, scope: !6314)
!6328 = !DILocation(line: 399, column: 29, scope: !6314)
!6329 = !DILocation(line: 399, column: 27, scope: !6314)
!6330 = !DILocation(line: 399, column: 13, scope: !6316)
!6331 = !DILocation(line: 400, column: 28, scope: !6316)
!6332 = !DILocation(line: 400, column: 25, scope: !6316)
!6333 = !DILocation(line: 400, column: 24, scope: !6316)
!6334 = !DILocation(line: 402, column: 12, scope: !6319)
!6335 = !DILocation(line: 396, column: 24, scope: !6314)
!6336 = !DILocation(line: 396, column: 20, scope: !6314)
!6337 = !DILocation(line: 1, column: 1, scope: !6338)
!6338 = !DILexicalBlockFile(scope: !6314, file: !4829, discriminator: 0)
!6339 = !DILocation(line: 408, column: 6, scope: !6306)
!6340 = !DILocation(line: 406, column: 39, scope: !6319)
!6341 = !DILocation(line: 406, column: 9, scope: !6319)
!6342 = !DILocation(line: 407, column: 22, scope: !6319)
!6343 = !DILocation(line: 403, column: 24, scope: !6319)
!6344 = !DILocation(line: 403, column: 20, scope: !6319)
!6345 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc3f6004cb287f93cE", scope: !3469, file: !6077, line: 407, type: !6346, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6348)
!6346 = !DISubroutineType(types: !6347)
!6347 = !{!3391, !3468, !3373}
!6348 = !{!6349, !6350}
!6349 = !DILocalVariable(name: "p3_entry", scope: !6345, file: !6077, line: 400, type: !12, align: 8)
!6350 = !DILocalVariable(arg: 2, scope: !6345, file: !6077, line: 407, type: !3373)
!6351 = !DILocation(line: 400, column: 13, scope: !6345)
!6352 = !DILocation(line: 407, column: 23, scope: !6345)
!6353 = !DILocation(line: 407, column: 78, scope: !6345)
!6354 = !DILocation(line: 407, column: 42, scope: !6345)
!6355 = !DILocation(line: 407, column: 94, scope: !6345)
!6356 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h49e52532a3f8a986E", scope: !3558, file: !6077, line: 427, type: !6357, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6359)
!6357 = !DISubroutineType(types: !6358)
!6358 = !{!859, !6084, !874}
!6359 = !{!6360, !6361, !6362, !6364, !6366, !6368, !6370, !6372, !6374, !6376, !6378, !6380, !6382, !6384, !6386, !6388}
!6360 = !DILocalVariable(name: "self", arg: 1, scope: !6356, file: !6077, line: 428, type: !6084)
!6361 = !DILocalVariable(name: "page", arg: 2, scope: !6356, file: !6077, line: 429, type: !874)
!6362 = !DILocalVariable(name: "p4", scope: !6363, file: !6077, line: 431, type: !6098, align: 8)
!6363 = distinct !DILexicalBlock(scope: !6356, file: !6077, line: 431, column: 9)
!6364 = !DILocalVariable(name: "p4_entry", scope: !6365, file: !6077, line: 432, type: !12, align: 8)
!6365 = distinct !DILexicalBlock(scope: !6363, file: !6077, line: 432, column: 9)
!6366 = !DILocalVariable(name: "residual", scope: !6367, file: !6077, line: 436, type: !899, align: 8)
!6367 = distinct !DILexicalBlock(scope: !6365, file: !6077, line: 436, column: 11)
!6368 = !DILocalVariable(name: "val", scope: !6369, file: !6077, line: 433, type: !664, align: 8)
!6369 = distinct !DILexicalBlock(scope: !6365, file: !6077, line: 433, column: 9)
!6370 = !DILocalVariable(name: "p3", scope: !6371, file: !6077, line: 438, type: !590, align: 8)
!6371 = distinct !DILexicalBlock(scope: !6365, file: !6077, line: 438, column: 9)
!6372 = !DILocalVariable(name: "p3_entry", scope: !6373, file: !6077, line: 439, type: !12, align: 8)
!6373 = distinct !DILexicalBlock(scope: !6371, file: !6077, line: 439, column: 9)
!6374 = !DILocalVariable(name: "residual", scope: !6375, file: !6077, line: 443, type: !899, align: 8)
!6375 = distinct !DILexicalBlock(scope: !6373, file: !6077, line: 443, column: 11)
!6376 = !DILocalVariable(name: "val", scope: !6377, file: !6077, line: 440, type: !664, align: 8)
!6377 = distinct !DILexicalBlock(scope: !6373, file: !6077, line: 440, column: 9)
!6378 = !DILocalVariable(name: "p2", scope: !6379, file: !6077, line: 445, type: !590, align: 8)
!6379 = distinct !DILexicalBlock(scope: !6373, file: !6077, line: 445, column: 9)
!6380 = !DILocalVariable(name: "p2_entry", scope: !6381, file: !6077, line: 446, type: !3690, align: 8)
!6381 = distinct !DILexicalBlock(scope: !6379, file: !6077, line: 446, column: 9)
!6382 = !DILocalVariable(name: "flags", scope: !6383, file: !6077, line: 447, type: !366, align: 8)
!6383 = distinct !DILexicalBlock(scope: !6381, file: !6077, line: 447, column: 9)
!6384 = !DILocalVariable(name: "frame", scope: !6385, file: !6077, line: 456, type: !682, align: 8)
!6385 = distinct !DILexicalBlock(scope: !6383, file: !6077, line: 456, column: 9)
!6386 = !DILocalVariable(name: "residual", scope: !6387, file: !6077, line: 457, type: !899, align: 8)
!6387 = distinct !DILexicalBlock(scope: !6383, file: !6077, line: 457, column: 91)
!6388 = !DILocalVariable(name: "val", scope: !6389, file: !6077, line: 456, type: !682, align: 8)
!6389 = distinct !DILexicalBlock(scope: !6383, file: !6077, line: 456, column: 21)
!6390 = !DILocation(line: 428, column: 9, scope: !6356)
!6391 = !DILocation(line: 429, column: 9, scope: !6356)
!6392 = !DILocation(line: 433, column: 9, scope: !6369)
!6393 = !DILocation(line: 440, column: 9, scope: !6377)
!6394 = !DILocation(line: 446, column: 13, scope: !6381)
!6395 = !DILocation(line: 447, column: 13, scope: !6383)
!6396 = !DILocation(line: 456, column: 13, scope: !6385)
!6397 = !DILocation(line: 456, column: 21, scope: !6389)
!6398 = !DILocation(line: 431, column: 18, scope: !6356)
!6399 = !DILocation(line: 431, column: 13, scope: !6363)
!6400 = !DILocation(line: 432, column: 25, scope: !6363)
!6401 = !DILocation(line: 432, column: 28, scope: !6363)
!6402 = !DILocation(line: 432, column: 24, scope: !6363)
!6403 = !DILocation(line: 432, column: 13, scope: !6365)
!6404 = !DILocation(line: 433, column: 9, scope: !6365)
!6405 = !DILocation(line: 438, column: 47, scope: !6365)
!6406 = !DILocation(line: 438, column: 33, scope: !6365)
!6407 = !DILocation(line: 438, column: 27, scope: !6365)
!6408 = !DILocation(line: 438, column: 13, scope: !6371)
!6409 = !DILocation(line: 439, column: 28, scope: !6371)
!6410 = !DILocation(line: 439, column: 25, scope: !6371)
!6411 = !DILocation(line: 439, column: 24, scope: !6371)
!6412 = !DILocation(line: 439, column: 13, scope: !6373)
!6413 = !DILocation(line: 440, column: 9, scope: !6373)
!6414 = !DILocation(line: 436, column: 11, scope: !6365)
!6415 = !DILocation(line: 436, column: 11, scope: !6367)
!6416 = !DILocation(line: 433, column: 9, scope: !6367)
!6417 = !DILocation(line: 461, column: 6, scope: !6356)
!6418 = !DILocation(line: 445, column: 47, scope: !6373)
!6419 = !DILocation(line: 445, column: 33, scope: !6373)
!6420 = !DILocation(line: 445, column: 27, scope: !6373)
!6421 = !DILocation(line: 445, column: 13, scope: !6379)
!6422 = !DILocation(line: 446, column: 32, scope: !6379)
!6423 = !DILocation(line: 446, column: 29, scope: !6379)
!6424 = !DILocation(line: 446, column: 24, scope: !6379)
!6425 = !DILocation(line: 447, column: 21, scope: !6381)
!6426 = !DILocation(line: 449, column: 13, scope: !6383)
!6427 = !DILocation(line: 449, column: 12, scope: !6383)
!6428 = !DILocation(line: 443, column: 11, scope: !6373)
!6429 = !DILocation(line: 443, column: 11, scope: !6375)
!6430 = !DILocation(line: 440, column: 9, scope: !6375)
!6431 = !DILocation(line: 452, column: 13, scope: !6383)
!6432 = !DILocation(line: 452, column: 12, scope: !6383)
!6433 = !DILocation(line: 450, column: 24, scope: !6383)
!6434 = !DILocation(line: 450, column: 20, scope: !6383)
!6435 = !DILocation(line: 1, column: 1, scope: !6436)
!6436 = !DILexicalBlockFile(scope: !6383, file: !4829, discriminator: 0)
!6437 = !DILocation(line: 456, column: 51, scope: !6383)
!6438 = !DILocation(line: 456, column: 21, scope: !6383)
!6439 = !DILocation(line: 457, column: 22, scope: !6383)
!6440 = !DILocation(line: 453, column: 24, scope: !6383)
!6441 = !DILocation(line: 453, column: 20, scope: !6383)
!6442 = !DILocation(line: 459, column: 9, scope: !6385)
!6443 = !DILocation(line: 460, column: 20, scope: !6385)
!6444 = !DILocation(line: 460, column: 12, scope: !6385)
!6445 = !DILocation(line: 460, column: 9, scope: !6385)
!6446 = !DILocation(line: 457, column: 91, scope: !6383)
!6447 = !DILocation(line: 457, column: 91, scope: !6387)
!6448 = !DILocation(line: 456, column: 21, scope: !6387)
!6449 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3bcb7972cf52b873E", scope: !3557, file: !6077, line: 433, type: !6450, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6452)
!6450 = !DISubroutineType(types: !6451)
!6451 = !{!881, !3760, !795}
!6452 = !{!6453, !6454}
!6453 = !DILocalVariable(name: "err", arg: 2, scope: !6449, file: !6077, line: 433, type: !795)
!6454 = !DILocalVariable(arg: 1, scope: !6449, file: !6077, line: 433, type: !3760)
!6455 = !DILocation(line: 433, column: 34, scope: !6449)
!6456 = !DILocation(line: 433, column: 35, scope: !6449)
!6457 = !DILocation(line: 433, column: 46, scope: !6449)
!6458 = !DILocation(line: 433, column: 40, scope: !6449)
!6459 = !DILocation(line: 434, column: 44, scope: !6449)
!6460 = !DILocation(line: 435, column: 38, scope: !6449)
!6461 = !DILocation(line: 436, column: 10, scope: !6449)
!6462 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfed6a435b05ca442E", scope: !3557, file: !6077, line: 440, type: !6463, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6465)
!6463 = !DISubroutineType(types: !6464)
!6464 = !{!881, !3556, !795}
!6465 = !{!6466, !6467}
!6466 = !DILocalVariable(name: "err", arg: 2, scope: !6462, file: !6077, line: 440, type: !795)
!6467 = !DILocalVariable(arg: 1, scope: !6462, file: !6077, line: 440, type: !3556)
!6468 = !DILocation(line: 440, column: 34, scope: !6462)
!6469 = !DILocation(line: 440, column: 35, scope: !6462)
!6470 = !DILocation(line: 440, column: 46, scope: !6462)
!6471 = !DILocation(line: 440, column: 40, scope: !6462)
!6472 = !DILocation(line: 441, column: 44, scope: !6462)
!6473 = !DILocation(line: 442, column: 38, scope: !6462)
!6474 = !DILocation(line: 443, column: 10, scope: !6462)
!6475 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc74ea5a1d05558b3E", scope: !3557, file: !6077, line: 457, type: !6476, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6478)
!6476 = !DISubroutineType(types: !6477)
!6477 = !{!881, !3731, !3373}
!6478 = !{!6479, !6480}
!6479 = !DILocalVariable(name: "p2_entry", scope: !6475, file: !6077, line: 446, type: !3690, align: 8)
!6480 = !DILocalVariable(arg: 2, scope: !6475, file: !6077, line: 457, type: !3373)
!6481 = !DILocation(line: 446, column: 13, scope: !6475)
!6482 = !DILocation(line: 457, column: 23, scope: !6475)
!6483 = !DILocation(line: 457, column: 74, scope: !6475)
!6484 = !DILocation(line: 457, column: 42, scope: !6475)
!6485 = !DILocation(line: 457, column: 90, scope: !6475)
!6486 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h1ae1779475c0d8c9E", scope: !3558, file: !6077, line: 463, type: !6487, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6504)
!6487 = !DISubroutineType(types: !6488)
!6488 = !{!6489, !6084, !874, !366}
!6489 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6490, templateParams: !21, identifier: "a109ed75e5f3cd5dea3ce26b0cdd334b")
!6490 = !{!6491}
!6491 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6489, file: !2, size: 128, align: 64, elements: !6492, templateParams: !21, identifier: "cb8d6e063c264124e3036f53f034abde", discriminator: !6503)
!6492 = !{!6493, !6499}
!6493 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6491, file: !2, baseType: !6494, size: 128, align: 64, extraData: i64 0)
!6494 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6489, file: !2, size: 128, align: 64, elements: !6495, templateParams: !6497, identifier: "381bdbe0a833f4e08d3b6b837758a04e")
!6495 = !{!6496}
!6496 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6494, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!6497 = !{!6498, !6200}
!6498 = !DITemplateTypeParameter(name: "T", type: !871)
!6499 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6491, file: !2, baseType: !6500, size: 128, align: 64, extraData: i64 1)
!6500 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6489, file: !2, size: 128, align: 64, elements: !6501, templateParams: !6497, identifier: "15da361da1a6829674ba32e524c773c4")
!6501 = !{!6502}
!6502 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6500, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6503 = !DIDerivedType(tag: DW_TAG_member, scope: !6489, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6504 = !{!6505, !6506, !6507, !6508, !6510, !6512}
!6505 = !DILocalVariable(name: "self", arg: 1, scope: !6486, file: !6077, line: 464, type: !6084)
!6506 = !DILocalVariable(name: "page", arg: 2, scope: !6486, file: !6077, line: 465, type: !874)
!6507 = !DILocalVariable(name: "flags", arg: 3, scope: !6486, file: !6077, line: 466, type: !366)
!6508 = !DILocalVariable(name: "p4", scope: !6509, file: !6077, line: 469, type: !6098, align: 8)
!6509 = distinct !DILexicalBlock(scope: !6486, file: !6077, line: 469, column: 9)
!6510 = !DILocalVariable(name: "p3", scope: !6511, file: !6077, line: 475, type: !590, align: 8)
!6511 = distinct !DILexicalBlock(scope: !6509, file: !6077, line: 475, column: 9)
!6512 = !DILocalVariable(name: "p2", scope: !6513, file: !6077, line: 481, type: !590, align: 8)
!6513 = distinct !DILexicalBlock(scope: !6511, file: !6077, line: 481, column: 9)
!6514 = !DILocation(line: 464, column: 9, scope: !6486)
!6515 = !DILocation(line: 465, column: 9, scope: !6486)
!6516 = !DILocation(line: 466, column: 9, scope: !6486)
!6517 = !DILocation(line: 469, column: 18, scope: !6486)
!6518 = !DILocation(line: 469, column: 13, scope: !6509)
!6519 = !DILocation(line: 471, column: 12, scope: !6509)
!6520 = !DILocation(line: 471, column: 15, scope: !6509)
!6521 = !DILocation(line: 475, column: 47, scope: !6509)
!6522 = !DILocation(line: 475, column: 33, scope: !6509)
!6523 = !DILocation(line: 475, column: 27, scope: !6509)
!6524 = !DILocation(line: 475, column: 13, scope: !6511)
!6525 = !DILocation(line: 477, column: 15, scope: !6511)
!6526 = !DILocation(line: 477, column: 12, scope: !6511)
!6527 = !DILocation(line: 472, column: 24, scope: !6509)
!6528 = !DILocation(line: 472, column: 20, scope: !6509)
!6529 = !DILocation(line: 1, column: 1, scope: !6530)
!6530 = !DILexicalBlockFile(scope: !6509, file: !4829, discriminator: 0)
!6531 = !DILocation(line: 490, column: 6, scope: !6486)
!6532 = !DILocation(line: 481, column: 47, scope: !6511)
!6533 = !DILocation(line: 481, column: 33, scope: !6511)
!6534 = !DILocation(line: 481, column: 27, scope: !6511)
!6535 = !DILocation(line: 481, column: 13, scope: !6513)
!6536 = !DILocation(line: 483, column: 15, scope: !6513)
!6537 = !DILocation(line: 483, column: 12, scope: !6513)
!6538 = !DILocation(line: 478, column: 24, scope: !6511)
!6539 = !DILocation(line: 478, column: 20, scope: !6511)
!6540 = !DILocation(line: 1, column: 1, scope: !6541)
!6541 = !DILexicalBlockFile(scope: !6511, file: !4829, discriminator: 0)
!6542 = !DILocation(line: 487, column: 12, scope: !6513)
!6543 = !DILocation(line: 487, column: 9, scope: !6513)
!6544 = !DILocation(line: 487, column: 39, scope: !6513)
!6545 = !DILocation(line: 489, column: 12, scope: !6513)
!6546 = !DILocation(line: 489, column: 9, scope: !6513)
!6547 = !DILocation(line: 484, column: 24, scope: !6513)
!6548 = !DILocation(line: 484, column: 20, scope: !6513)
!6549 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h094b05e1d1b1644bE", scope: !3558, file: !6077, line: 492, type: !6550, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6552)
!6550 = !DISubroutineType(types: !6551)
!6551 = !{!6242, !6084, !874, !366}
!6552 = !{!6553, !6554, !6555, !6556, !6558}
!6553 = !DILocalVariable(name: "self", arg: 1, scope: !6549, file: !6077, line: 493, type: !6084)
!6554 = !DILocalVariable(name: "page", arg: 2, scope: !6549, file: !6077, line: 494, type: !874)
!6555 = !DILocalVariable(name: "flags", arg: 3, scope: !6549, file: !6077, line: 495, type: !366)
!6556 = !DILocalVariable(name: "p4", scope: !6557, file: !6077, line: 497, type: !6098, align: 8)
!6557 = distinct !DILexicalBlock(scope: !6549, file: !6077, line: 497, column: 9)
!6558 = !DILocalVariable(name: "p4_entry", scope: !6559, file: !6077, line: 498, type: !3690, align: 8)
!6559 = distinct !DILexicalBlock(scope: !6557, file: !6077, line: 498, column: 9)
!6560 = !DILocation(line: 493, column: 9, scope: !6549)
!6561 = !DILocation(line: 494, column: 9, scope: !6549)
!6562 = !DILocation(line: 495, column: 9, scope: !6549)
!6563 = !DILocation(line: 497, column: 18, scope: !6549)
!6564 = !DILocation(line: 497, column: 13, scope: !6557)
!6565 = !DILocation(line: 498, column: 29, scope: !6557)
!6566 = !DILocation(line: 498, column: 32, scope: !6557)
!6567 = !DILocation(line: 498, column: 24, scope: !6557)
!6568 = !DILocation(line: 498, column: 13, scope: !6559)
!6569 = !DILocation(line: 500, column: 12, scope: !6559)
!6570 = !DILocation(line: 504, column: 9, scope: !6559)
!6571 = !DILocation(line: 506, column: 12, scope: !6559)
!6572 = !DILocation(line: 506, column: 9, scope: !6559)
!6573 = !DILocation(line: 507, column: 6, scope: !6549)
!6574 = !DILocation(line: 501, column: 24, scope: !6559)
!6575 = !DILocation(line: 501, column: 20, scope: !6559)
!6576 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h3481b86caa444366E", scope: !3558, file: !6077, line: 509, type: !6550, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6577)
!6577 = !{!6578, !6579, !6580, !6581, !6583, !6585}
!6578 = !DILocalVariable(name: "self", arg: 1, scope: !6576, file: !6077, line: 510, type: !6084)
!6579 = !DILocalVariable(name: "page", arg: 2, scope: !6576, file: !6077, line: 511, type: !874)
!6580 = !DILocalVariable(name: "flags", arg: 3, scope: !6576, file: !6077, line: 512, type: !366)
!6581 = !DILocalVariable(name: "p4", scope: !6582, file: !6077, line: 514, type: !6098, align: 8)
!6582 = distinct !DILexicalBlock(scope: !6576, file: !6077, line: 514, column: 9)
!6583 = !DILocalVariable(name: "p3", scope: !6584, file: !6077, line: 520, type: !590, align: 8)
!6584 = distinct !DILexicalBlock(scope: !6582, file: !6077, line: 520, column: 9)
!6585 = !DILocalVariable(name: "p3_entry", scope: !6586, file: !6077, line: 521, type: !3690, align: 8)
!6586 = distinct !DILexicalBlock(scope: !6584, file: !6077, line: 521, column: 9)
!6587 = !DILocation(line: 510, column: 9, scope: !6576)
!6588 = !DILocation(line: 511, column: 9, scope: !6576)
!6589 = !DILocation(line: 512, column: 9, scope: !6576)
!6590 = !DILocation(line: 514, column: 18, scope: !6576)
!6591 = !DILocation(line: 514, column: 13, scope: !6582)
!6592 = !DILocation(line: 516, column: 12, scope: !6582)
!6593 = !DILocation(line: 516, column: 15, scope: !6582)
!6594 = !DILocation(line: 520, column: 47, scope: !6582)
!6595 = !DILocation(line: 520, column: 33, scope: !6582)
!6596 = !DILocation(line: 520, column: 27, scope: !6582)
!6597 = !DILocation(line: 520, column: 13, scope: !6584)
!6598 = !DILocation(line: 521, column: 32, scope: !6584)
!6599 = !DILocation(line: 521, column: 29, scope: !6584)
!6600 = !DILocation(line: 521, column: 24, scope: !6584)
!6601 = !DILocation(line: 521, column: 13, scope: !6586)
!6602 = !DILocation(line: 523, column: 12, scope: !6586)
!6603 = !DILocation(line: 517, column: 24, scope: !6582)
!6604 = !DILocation(line: 517, column: 20, scope: !6582)
!6605 = !DILocation(line: 1, column: 1, scope: !6606)
!6606 = !DILexicalBlockFile(scope: !6582, file: !4829, discriminator: 0)
!6607 = !DILocation(line: 530, column: 6, scope: !6576)
!6608 = !DILocation(line: 527, column: 9, scope: !6586)
!6609 = !DILocation(line: 529, column: 12, scope: !6586)
!6610 = !DILocation(line: 529, column: 9, scope: !6586)
!6611 = !DILocation(line: 524, column: 24, scope: !6586)
!6612 = !DILocation(line: 524, column: 20, scope: !6586)
!6613 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h94054a195eb84d16E", scope: !3558, file: !6077, line: 532, type: !6550, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6614)
!6614 = !{!6615, !6616, !6617}
!6615 = !DILocalVariable(name: "self", arg: 1, scope: !6613, file: !6077, line: 533, type: !6084)
!6616 = !DILocalVariable(name: "_page", arg: 2, scope: !6613, file: !6077, line: 534, type: !874)
!6617 = !DILocalVariable(name: "_flags", arg: 3, scope: !6613, file: !6077, line: 535, type: !366)
!6618 = !DILocation(line: 533, column: 9, scope: !6613)
!6619 = !DILocation(line: 534, column: 9, scope: !6613)
!6620 = !DILocation(line: 535, column: 9, scope: !6613)
!6621 = !DILocation(line: 537, column: 13, scope: !6613)
!6622 = !DILocation(line: 537, column: 9, scope: !6613)
!6623 = !DILocation(line: 538, column: 6, scope: !6613)
!6624 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17hc5012df9896f52e6E", scope: !3558, file: !6077, line: 540, type: !6625, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6627)
!6625 = !DISubroutineType(types: !6626)
!6626 = !{!3600, !6309, !874}
!6627 = !{!6628, !6629, !6630, !6632, !6634, !6636, !6638}
!6628 = !DILocalVariable(name: "self", arg: 1, scope: !6624, file: !6077, line: 540, type: !6309)
!6629 = !DILocalVariable(name: "page", arg: 2, scope: !6624, file: !6077, line: 540, type: !874)
!6630 = !DILocalVariable(name: "p4", scope: !6631, file: !6077, line: 541, type: !589, align: 8)
!6631 = distinct !DILexicalBlock(scope: !6624, file: !6077, line: 541, column: 9)
!6632 = !DILocalVariable(name: "p3", scope: !6633, file: !6077, line: 547, type: !6317, align: 8)
!6633 = distinct !DILexicalBlock(scope: !6631, file: !6077, line: 547, column: 9)
!6634 = !DILocalVariable(name: "p3_entry", scope: !6635, file: !6077, line: 548, type: !12, align: 8)
!6635 = distinct !DILexicalBlock(scope: !6633, file: !6077, line: 548, column: 9)
!6636 = !DILocalVariable(name: "p2", scope: !6637, file: !6077, line: 554, type: !6317, align: 8)
!6637 = distinct !DILexicalBlock(scope: !6635, file: !6077, line: 554, column: 9)
!6638 = !DILocalVariable(name: "p2_entry", scope: !6639, file: !6077, line: 555, type: !12, align: 8)
!6639 = distinct !DILexicalBlock(scope: !6637, file: !6077, line: 555, column: 9)
!6640 = !DILocation(line: 540, column: 23, scope: !6624)
!6641 = !DILocation(line: 540, column: 30, scope: !6624)
!6642 = !DILocation(line: 555, column: 13, scope: !6639)
!6643 = !DILocation(line: 541, column: 18, scope: !6624)
!6644 = !DILocation(line: 541, column: 13, scope: !6631)
!6645 = !DILocation(line: 543, column: 12, scope: !6631)
!6646 = !DILocation(line: 543, column: 15, scope: !6631)
!6647 = !DILocation(line: 547, column: 43, scope: !6631)
!6648 = !DILocation(line: 547, column: 29, scope: !6631)
!6649 = !DILocation(line: 547, column: 27, scope: !6631)
!6650 = !DILocation(line: 547, column: 13, scope: !6633)
!6651 = !DILocation(line: 548, column: 28, scope: !6633)
!6652 = !DILocation(line: 548, column: 25, scope: !6633)
!6653 = !DILocation(line: 548, column: 24, scope: !6633)
!6654 = !DILocation(line: 548, column: 13, scope: !6635)
!6655 = !DILocation(line: 550, column: 12, scope: !6635)
!6656 = !DILocation(line: 544, column: 24, scope: !6631)
!6657 = !DILocation(line: 544, column: 20, scope: !6631)
!6658 = !DILocation(line: 1, column: 1, scope: !6659)
!6659 = !DILexicalBlockFile(scope: !6631, file: !4829, discriminator: 0)
!6660 = !DILocation(line: 563, column: 6, scope: !6624)
!6661 = !DILocation(line: 554, column: 43, scope: !6635)
!6662 = !DILocation(line: 554, column: 29, scope: !6635)
!6663 = !DILocation(line: 554, column: 27, scope: !6635)
!6664 = !DILocation(line: 554, column: 13, scope: !6637)
!6665 = !DILocation(line: 555, column: 28, scope: !6637)
!6666 = !DILocation(line: 555, column: 25, scope: !6637)
!6667 = !DILocation(line: 555, column: 24, scope: !6637)
!6668 = !DILocation(line: 557, column: 12, scope: !6639)
!6669 = !DILocation(line: 551, column: 24, scope: !6635)
!6670 = !DILocation(line: 551, column: 20, scope: !6635)
!6671 = !DILocation(line: 1, column: 1, scope: !6672)
!6672 = !DILexicalBlockFile(scope: !6635, file: !4829, discriminator: 0)
!6673 = !DILocation(line: 561, column: 39, scope: !6639)
!6674 = !DILocation(line: 561, column: 9, scope: !6639)
!6675 = !DILocation(line: 562, column: 22, scope: !6639)
!6676 = !DILocation(line: 558, column: 24, scope: !6639)
!6677 = !DILocation(line: 558, column: 20, scope: !6639)
!6678 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h6bdfc2326b7bd8deE", scope: !3615, file: !6077, line: 562, type: !6679, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6681)
!6679 = !DISubroutineType(types: !6680)
!6680 = !{!3391, !3614, !3373}
!6681 = !{!6682, !6683}
!6682 = !DILocalVariable(name: "p2_entry", scope: !6678, file: !6077, line: 555, type: !12, align: 8)
!6683 = !DILocalVariable(arg: 2, scope: !6678, file: !6077, line: 562, type: !3373)
!6684 = !DILocation(line: 555, column: 13, scope: !6678)
!6685 = !DILocation(line: 562, column: 23, scope: !6678)
!6686 = !DILocation(line: 562, column: 78, scope: !6678)
!6687 = !DILocation(line: 562, column: 42, scope: !6678)
!6688 = !DILocation(line: 562, column: 94, scope: !6678)
!6689 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17hd09b3a7700f7538eE", scope: !3337, file: !6077, line: 582, type: !6690, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6692)
!6690 = !DISubroutineType(types: !6691)
!6691 = !{!953, !6084, !968}
!6692 = !{!6693, !6694, !6695, !6697, !6699, !6701, !6703, !6705, !6707, !6709, !6711, !6713, !6715, !6717, !6719, !6721, !6723, !6725, !6727}
!6693 = !DILocalVariable(name: "self", arg: 1, scope: !6689, file: !6077, line: 583, type: !6084)
!6694 = !DILocalVariable(name: "page", arg: 2, scope: !6689, file: !6077, line: 584, type: !968)
!6695 = !DILocalVariable(name: "p4", scope: !6696, file: !6077, line: 586, type: !6098, align: 8)
!6696 = distinct !DILexicalBlock(scope: !6689, file: !6077, line: 586, column: 9)
!6697 = !DILocalVariable(name: "p4_entry", scope: !6698, file: !6077, line: 587, type: !12, align: 8)
!6698 = distinct !DILexicalBlock(scope: !6696, file: !6077, line: 587, column: 9)
!6699 = !DILocalVariable(name: "residual", scope: !6700, file: !6077, line: 591, type: !899, align: 8)
!6700 = distinct !DILexicalBlock(scope: !6698, file: !6077, line: 591, column: 11)
!6701 = !DILocalVariable(name: "val", scope: !6702, file: !6077, line: 588, type: !664, align: 8)
!6702 = distinct !DILexicalBlock(scope: !6698, file: !6077, line: 588, column: 9)
!6703 = !DILocalVariable(name: "p3", scope: !6704, file: !6077, line: 593, type: !590, align: 8)
!6704 = distinct !DILexicalBlock(scope: !6698, file: !6077, line: 593, column: 9)
!6705 = !DILocalVariable(name: "p3_entry", scope: !6706, file: !6077, line: 594, type: !12, align: 8)
!6706 = distinct !DILexicalBlock(scope: !6704, file: !6077, line: 594, column: 9)
!6707 = !DILocalVariable(name: "residual", scope: !6708, file: !6077, line: 598, type: !899, align: 8)
!6708 = distinct !DILexicalBlock(scope: !6706, file: !6077, line: 598, column: 11)
!6709 = !DILocalVariable(name: "val", scope: !6710, file: !6077, line: 595, type: !664, align: 8)
!6710 = distinct !DILexicalBlock(scope: !6706, file: !6077, line: 595, column: 9)
!6711 = !DILocalVariable(name: "p2", scope: !6712, file: !6077, line: 600, type: !590, align: 8)
!6712 = distinct !DILexicalBlock(scope: !6706, file: !6077, line: 600, column: 9)
!6713 = !DILocalVariable(name: "p2_entry", scope: !6714, file: !6077, line: 601, type: !12, align: 8)
!6714 = distinct !DILexicalBlock(scope: !6712, file: !6077, line: 601, column: 9)
!6715 = !DILocalVariable(name: "residual", scope: !6716, file: !6077, line: 605, type: !899, align: 8)
!6716 = distinct !DILexicalBlock(scope: !6714, file: !6077, line: 605, column: 11)
!6717 = !DILocalVariable(name: "val", scope: !6718, file: !6077, line: 602, type: !664, align: 8)
!6718 = distinct !DILexicalBlock(scope: !6714, file: !6077, line: 602, column: 9)
!6719 = !DILocalVariable(name: "p1", scope: !6720, file: !6077, line: 607, type: !590, align: 8)
!6720 = distinct !DILexicalBlock(scope: !6714, file: !6077, line: 607, column: 9)
!6721 = !DILocalVariable(name: "p1_entry", scope: !6722, file: !6077, line: 608, type: !3690, align: 8)
!6722 = distinct !DILexicalBlock(scope: !6720, file: !6077, line: 608, column: 9)
!6723 = !DILocalVariable(name: "frame", scope: !6724, file: !6077, line: 610, type: !664, align: 8)
!6724 = distinct !DILexicalBlock(scope: !6722, file: !6077, line: 610, column: 9)
!6725 = !DILocalVariable(name: "residual", scope: !6726, file: !6077, line: 613, type: !899, align: 8)
!6726 = distinct !DILexicalBlock(scope: !6722, file: !6077, line: 613, column: 11)
!6727 = !DILocalVariable(name: "val", scope: !6728, file: !6077, line: 610, type: !664, align: 8)
!6728 = distinct !DILexicalBlock(scope: !6722, file: !6077, line: 610, column: 21)
!6729 = !DILocation(line: 583, column: 9, scope: !6689)
!6730 = !DILocation(line: 584, column: 9, scope: !6689)
!6731 = !DILocation(line: 588, column: 9, scope: !6702)
!6732 = !DILocation(line: 595, column: 9, scope: !6710)
!6733 = !DILocation(line: 602, column: 9, scope: !6718)
!6734 = !DILocation(line: 610, column: 13, scope: !6724)
!6735 = !DILocation(line: 610, column: 21, scope: !6728)
!6736 = !DILocation(line: 586, column: 18, scope: !6689)
!6737 = !DILocation(line: 586, column: 13, scope: !6696)
!6738 = !DILocation(line: 587, column: 25, scope: !6696)
!6739 = !DILocation(line: 587, column: 28, scope: !6696)
!6740 = !DILocation(line: 587, column: 24, scope: !6696)
!6741 = !DILocation(line: 587, column: 13, scope: !6698)
!6742 = !DILocation(line: 588, column: 9, scope: !6698)
!6743 = !DILocation(line: 593, column: 47, scope: !6698)
!6744 = !DILocation(line: 593, column: 33, scope: !6698)
!6745 = !DILocation(line: 593, column: 27, scope: !6698)
!6746 = !DILocation(line: 593, column: 13, scope: !6704)
!6747 = !DILocation(line: 594, column: 28, scope: !6704)
!6748 = !DILocation(line: 594, column: 25, scope: !6704)
!6749 = !DILocation(line: 594, column: 24, scope: !6704)
!6750 = !DILocation(line: 594, column: 13, scope: !6706)
!6751 = !DILocation(line: 595, column: 9, scope: !6706)
!6752 = !DILocation(line: 591, column: 11, scope: !6698)
!6753 = !DILocation(line: 591, column: 11, scope: !6700)
!6754 = !DILocation(line: 588, column: 9, scope: !6700)
!6755 = !DILocation(line: 617, column: 6, scope: !6689)
!6756 = !DILocation(line: 600, column: 47, scope: !6706)
!6757 = !DILocation(line: 600, column: 33, scope: !6706)
!6758 = !DILocation(line: 600, column: 27, scope: !6706)
!6759 = !DILocation(line: 600, column: 13, scope: !6712)
!6760 = !DILocation(line: 601, column: 28, scope: !6712)
!6761 = !DILocation(line: 601, column: 25, scope: !6712)
!6762 = !DILocation(line: 601, column: 24, scope: !6712)
!6763 = !DILocation(line: 601, column: 13, scope: !6714)
!6764 = !DILocation(line: 602, column: 9, scope: !6714)
!6765 = !DILocation(line: 598, column: 11, scope: !6706)
!6766 = !DILocation(line: 598, column: 11, scope: !6708)
!6767 = !DILocation(line: 595, column: 9, scope: !6708)
!6768 = !DILocation(line: 607, column: 47, scope: !6714)
!6769 = !DILocation(line: 607, column: 33, scope: !6714)
!6770 = !DILocation(line: 607, column: 27, scope: !6714)
!6771 = !DILocation(line: 607, column: 13, scope: !6720)
!6772 = !DILocation(line: 608, column: 32, scope: !6720)
!6773 = !DILocation(line: 608, column: 29, scope: !6720)
!6774 = !DILocation(line: 608, column: 24, scope: !6720)
!6775 = !DILocation(line: 608, column: 13, scope: !6722)
!6776 = !DILocation(line: 610, column: 21, scope: !6722)
!6777 = !DILocation(line: 605, column: 11, scope: !6714)
!6778 = !DILocation(line: 605, column: 11, scope: !6716)
!6779 = !DILocation(line: 602, column: 9, scope: !6716)
!6780 = !DILocation(line: 615, column: 9, scope: !6724)
!6781 = !DILocation(line: 616, column: 20, scope: !6724)
!6782 = !DILocation(line: 616, column: 12, scope: !6724)
!6783 = !DILocation(line: 616, column: 9, scope: !6724)
!6784 = !DILocation(line: 613, column: 11, scope: !6722)
!6785 = !DILocation(line: 613, column: 11, scope: !6726)
!6786 = !DILocation(line: 610, column: 21, scope: !6726)
!6787 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he658bf10c9e84d0dE", scope: !3336, file: !6077, line: 588, type: !6788, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6790)
!6788 = !DISubroutineType(types: !6789)
!6789 = !{!881, !3644, !795}
!6790 = !{!6791, !6792}
!6791 = !DILocalVariable(name: "err", arg: 2, scope: !6787, file: !6077, line: 588, type: !795)
!6792 = !DILocalVariable(arg: 1, scope: !6787, file: !6077, line: 588, type: !3644)
!6793 = !DILocation(line: 588, column: 34, scope: !6787)
!6794 = !DILocation(line: 588, column: 35, scope: !6787)
!6795 = !DILocation(line: 588, column: 46, scope: !6787)
!6796 = !DILocation(line: 588, column: 40, scope: !6787)
!6797 = !DILocation(line: 589, column: 44, scope: !6787)
!6798 = !DILocation(line: 590, column: 38, scope: !6787)
!6799 = !DILocation(line: 591, column: 10, scope: !6787)
!6800 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9a62b92aefa3387dE", scope: !3336, file: !6077, line: 595, type: !6801, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6803)
!6801 = !DISubroutineType(types: !6802)
!6802 = !{!881, !3528, !795}
!6803 = !{!6804, !6805}
!6804 = !DILocalVariable(name: "err", arg: 2, scope: !6800, file: !6077, line: 595, type: !795)
!6805 = !DILocalVariable(arg: 1, scope: !6800, file: !6077, line: 595, type: !3528)
!6806 = !DILocation(line: 595, column: 34, scope: !6800)
!6807 = !DILocation(line: 595, column: 35, scope: !6800)
!6808 = !DILocation(line: 595, column: 46, scope: !6800)
!6809 = !DILocation(line: 595, column: 40, scope: !6800)
!6810 = !DILocation(line: 596, column: 44, scope: !6800)
!6811 = !DILocation(line: 597, column: 38, scope: !6800)
!6812 = !DILocation(line: 598, column: 10, scope: !6800)
!6813 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h39b9f057ba134f03E", scope: !3336, file: !6077, line: 602, type: !6814, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6816)
!6814 = !DISubroutineType(types: !6815)
!6815 = !{!881, !3788, !795}
!6816 = !{!6817, !6818}
!6817 = !DILocalVariable(name: "err", arg: 2, scope: !6813, file: !6077, line: 602, type: !795)
!6818 = !DILocalVariable(arg: 1, scope: !6813, file: !6077, line: 602, type: !3788)
!6819 = !DILocation(line: 602, column: 34, scope: !6813)
!6820 = !DILocation(line: 602, column: 35, scope: !6813)
!6821 = !DILocation(line: 602, column: 46, scope: !6813)
!6822 = !DILocation(line: 602, column: 40, scope: !6813)
!6823 = !DILocation(line: 603, column: 44, scope: !6813)
!6824 = !DILocation(line: 604, column: 38, scope: !6813)
!6825 = !DILocation(line: 605, column: 10, scope: !6813)
!6826 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h60eae99b8ed2e82aE", scope: !3336, file: !6077, line: 610, type: !6827, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6829)
!6827 = !DISubroutineType(types: !6828)
!6828 = !{!881, !3335, !795}
!6829 = !{!6830, !6831}
!6830 = !DILocalVariable(name: "err", arg: 2, scope: !6826, file: !6077, line: 610, type: !795)
!6831 = !DILocalVariable(arg: 1, scope: !6826, file: !6077, line: 610, type: !3335)
!6832 = !DILocation(line: 610, column: 46, scope: !6826)
!6833 = !DILocation(line: 610, column: 47, scope: !6826)
!6834 = !DILocation(line: 610, column: 58, scope: !6826)
!6835 = !DILocation(line: 610, column: 52, scope: !6826)
!6836 = !DILocation(line: 611, column: 44, scope: !6826)
!6837 = !DILocation(line: 612, column: 38, scope: !6826)
!6838 = !DILocation(line: 613, column: 10, scope: !6826)
!6839 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17haea7c926188d71dcE", scope: !3337, file: !6077, line: 619, type: !6840, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6857)
!6840 = !DISubroutineType(types: !6841)
!6841 = !{!6842, !6084, !968, !366}
!6842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6843, templateParams: !21, identifier: "20275a8e2562f69c503c3ee58d23518")
!6843 = !{!6844}
!6844 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6842, file: !2, size: 128, align: 64, elements: !6845, templateParams: !21, identifier: "ba7ce0745bd948db9aea518c16fe46f3", discriminator: !6856)
!6845 = !{!6846, !6852}
!6846 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6844, file: !2, baseType: !6847, size: 128, align: 64, extraData: i64 0)
!6847 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6842, file: !2, size: 128, align: 64, elements: !6848, templateParams: !6850, identifier: "4154267634260054c66b34cf661116be")
!6848 = !{!6849}
!6849 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6847, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!6850 = !{!6851, !6200}
!6851 = !DITemplateTypeParameter(name: "T", type: !965)
!6852 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6844, file: !2, baseType: !6853, size: 128, align: 64, extraData: i64 1)
!6853 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6842, file: !2, size: 128, align: 64, elements: !6854, templateParams: !6850, identifier: "aba206d00fc7b1784f1a2c8a84b0156a")
!6854 = !{!6855}
!6855 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6853, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6856 = !DIDerivedType(tag: DW_TAG_member, scope: !6842, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6857 = !{!6858, !6859, !6860, !6861, !6863, !6865, !6867}
!6858 = !DILocalVariable(name: "self", arg: 1, scope: !6839, file: !6077, line: 620, type: !6084)
!6859 = !DILocalVariable(name: "page", arg: 2, scope: !6839, file: !6077, line: 621, type: !968)
!6860 = !DILocalVariable(name: "flags", arg: 3, scope: !6839, file: !6077, line: 622, type: !366)
!6861 = !DILocalVariable(name: "p4", scope: !6862, file: !6077, line: 624, type: !6098, align: 8)
!6862 = distinct !DILexicalBlock(scope: !6839, file: !6077, line: 624, column: 9)
!6863 = !DILocalVariable(name: "p3", scope: !6864, file: !6077, line: 630, type: !590, align: 8)
!6864 = distinct !DILexicalBlock(scope: !6862, file: !6077, line: 630, column: 9)
!6865 = !DILocalVariable(name: "p2", scope: !6866, file: !6077, line: 636, type: !590, align: 8)
!6866 = distinct !DILexicalBlock(scope: !6864, file: !6077, line: 636, column: 9)
!6867 = !DILocalVariable(name: "p1", scope: !6868, file: !6077, line: 642, type: !590, align: 8)
!6868 = distinct !DILexicalBlock(scope: !6866, file: !6077, line: 642, column: 9)
!6869 = !DILocation(line: 620, column: 9, scope: !6839)
!6870 = !DILocation(line: 621, column: 9, scope: !6839)
!6871 = !DILocation(line: 622, column: 9, scope: !6839)
!6872 = !DILocation(line: 624, column: 18, scope: !6839)
!6873 = !DILocation(line: 624, column: 13, scope: !6862)
!6874 = !DILocation(line: 626, column: 12, scope: !6862)
!6875 = !DILocation(line: 626, column: 15, scope: !6862)
!6876 = !DILocation(line: 630, column: 47, scope: !6862)
!6877 = !DILocation(line: 630, column: 33, scope: !6862)
!6878 = !DILocation(line: 630, column: 27, scope: !6862)
!6879 = !DILocation(line: 630, column: 13, scope: !6864)
!6880 = !DILocation(line: 632, column: 15, scope: !6864)
!6881 = !DILocation(line: 632, column: 12, scope: !6864)
!6882 = !DILocation(line: 627, column: 24, scope: !6862)
!6883 = !DILocation(line: 627, column: 20, scope: !6862)
!6884 = !DILocation(line: 1, column: 1, scope: !6885)
!6885 = !DILexicalBlockFile(scope: !6862, file: !4829, discriminator: 0)
!6886 = !DILocation(line: 651, column: 6, scope: !6839)
!6887 = !DILocation(line: 636, column: 47, scope: !6864)
!6888 = !DILocation(line: 636, column: 33, scope: !6864)
!6889 = !DILocation(line: 636, column: 27, scope: !6864)
!6890 = !DILocation(line: 636, column: 13, scope: !6866)
!6891 = !DILocation(line: 638, column: 15, scope: !6866)
!6892 = !DILocation(line: 638, column: 12, scope: !6866)
!6893 = !DILocation(line: 633, column: 24, scope: !6864)
!6894 = !DILocation(line: 633, column: 20, scope: !6864)
!6895 = !DILocation(line: 1, column: 1, scope: !6896)
!6896 = !DILexicalBlockFile(scope: !6864, file: !4829, discriminator: 0)
!6897 = !DILocation(line: 642, column: 47, scope: !6866)
!6898 = !DILocation(line: 642, column: 33, scope: !6866)
!6899 = !DILocation(line: 642, column: 27, scope: !6866)
!6900 = !DILocation(line: 642, column: 13, scope: !6868)
!6901 = !DILocation(line: 644, column: 15, scope: !6868)
!6902 = !DILocation(line: 644, column: 12, scope: !6868)
!6903 = !DILocation(line: 639, column: 24, scope: !6866)
!6904 = !DILocation(line: 639, column: 20, scope: !6866)
!6905 = !DILocation(line: 1, column: 1, scope: !6906)
!6906 = !DILexicalBlockFile(scope: !6866, file: !4829, discriminator: 0)
!6907 = !DILocation(line: 648, column: 12, scope: !6868)
!6908 = !DILocation(line: 648, column: 9, scope: !6868)
!6909 = !DILocation(line: 650, column: 12, scope: !6868)
!6910 = !DILocation(line: 650, column: 9, scope: !6868)
!6911 = !DILocation(line: 645, column: 24, scope: !6868)
!6912 = !DILocation(line: 645, column: 20, scope: !6868)
!6913 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haffaa01155bea8e5E", scope: !3337, file: !6077, line: 653, type: !6914, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6916)
!6914 = !DISubroutineType(types: !6915)
!6915 = !{!6242, !6084, !968, !366}
!6916 = !{!6917, !6918, !6919, !6920, !6922}
!6917 = !DILocalVariable(name: "self", arg: 1, scope: !6913, file: !6077, line: 654, type: !6084)
!6918 = !DILocalVariable(name: "page", arg: 2, scope: !6913, file: !6077, line: 655, type: !968)
!6919 = !DILocalVariable(name: "flags", arg: 3, scope: !6913, file: !6077, line: 656, type: !366)
!6920 = !DILocalVariable(name: "p4", scope: !6921, file: !6077, line: 658, type: !6098, align: 8)
!6921 = distinct !DILexicalBlock(scope: !6913, file: !6077, line: 658, column: 9)
!6922 = !DILocalVariable(name: "p4_entry", scope: !6923, file: !6077, line: 659, type: !3690, align: 8)
!6923 = distinct !DILexicalBlock(scope: !6921, file: !6077, line: 659, column: 9)
!6924 = !DILocation(line: 654, column: 9, scope: !6913)
!6925 = !DILocation(line: 655, column: 9, scope: !6913)
!6926 = !DILocation(line: 656, column: 9, scope: !6913)
!6927 = !DILocation(line: 658, column: 18, scope: !6913)
!6928 = !DILocation(line: 658, column: 13, scope: !6921)
!6929 = !DILocation(line: 659, column: 29, scope: !6921)
!6930 = !DILocation(line: 659, column: 32, scope: !6921)
!6931 = !DILocation(line: 659, column: 24, scope: !6921)
!6932 = !DILocation(line: 659, column: 13, scope: !6923)
!6933 = !DILocation(line: 661, column: 12, scope: !6923)
!6934 = !DILocation(line: 665, column: 9, scope: !6923)
!6935 = !DILocation(line: 667, column: 12, scope: !6923)
!6936 = !DILocation(line: 667, column: 9, scope: !6923)
!6937 = !DILocation(line: 668, column: 6, scope: !6913)
!6938 = !DILocation(line: 662, column: 24, scope: !6923)
!6939 = !DILocation(line: 662, column: 20, scope: !6923)
!6940 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h286f5f299cad459dE", scope: !3337, file: !6077, line: 670, type: !6914, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6941)
!6941 = !{!6942, !6943, !6944, !6945, !6947, !6949}
!6942 = !DILocalVariable(name: "self", arg: 1, scope: !6940, file: !6077, line: 671, type: !6084)
!6943 = !DILocalVariable(name: "page", arg: 2, scope: !6940, file: !6077, line: 672, type: !968)
!6944 = !DILocalVariable(name: "flags", arg: 3, scope: !6940, file: !6077, line: 673, type: !366)
!6945 = !DILocalVariable(name: "p4", scope: !6946, file: !6077, line: 675, type: !6098, align: 8)
!6946 = distinct !DILexicalBlock(scope: !6940, file: !6077, line: 675, column: 9)
!6947 = !DILocalVariable(name: "p3", scope: !6948, file: !6077, line: 681, type: !590, align: 8)
!6948 = distinct !DILexicalBlock(scope: !6946, file: !6077, line: 681, column: 9)
!6949 = !DILocalVariable(name: "p3_entry", scope: !6950, file: !6077, line: 682, type: !3690, align: 8)
!6950 = distinct !DILexicalBlock(scope: !6948, file: !6077, line: 682, column: 9)
!6951 = !DILocation(line: 671, column: 9, scope: !6940)
!6952 = !DILocation(line: 672, column: 9, scope: !6940)
!6953 = !DILocation(line: 673, column: 9, scope: !6940)
!6954 = !DILocation(line: 675, column: 18, scope: !6940)
!6955 = !DILocation(line: 675, column: 13, scope: !6946)
!6956 = !DILocation(line: 677, column: 12, scope: !6946)
!6957 = !DILocation(line: 677, column: 15, scope: !6946)
!6958 = !DILocation(line: 681, column: 47, scope: !6946)
!6959 = !DILocation(line: 681, column: 33, scope: !6946)
!6960 = !DILocation(line: 681, column: 27, scope: !6946)
!6961 = !DILocation(line: 681, column: 13, scope: !6948)
!6962 = !DILocation(line: 682, column: 32, scope: !6948)
!6963 = !DILocation(line: 682, column: 29, scope: !6948)
!6964 = !DILocation(line: 682, column: 24, scope: !6948)
!6965 = !DILocation(line: 682, column: 13, scope: !6950)
!6966 = !DILocation(line: 684, column: 12, scope: !6950)
!6967 = !DILocation(line: 678, column: 24, scope: !6946)
!6968 = !DILocation(line: 678, column: 20, scope: !6946)
!6969 = !DILocation(line: 1, column: 1, scope: !6970)
!6970 = !DILexicalBlockFile(scope: !6946, file: !4829, discriminator: 0)
!6971 = !DILocation(line: 691, column: 6, scope: !6940)
!6972 = !DILocation(line: 688, column: 9, scope: !6950)
!6973 = !DILocation(line: 690, column: 12, scope: !6950)
!6974 = !DILocation(line: 690, column: 9, scope: !6950)
!6975 = !DILocation(line: 685, column: 24, scope: !6950)
!6976 = !DILocation(line: 685, column: 20, scope: !6950)
!6977 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h13a330fd34d301f3E", scope: !3337, file: !6077, line: 693, type: !6914, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6978)
!6978 = !{!6979, !6980, !6981, !6982, !6984, !6986, !6988}
!6979 = !DILocalVariable(name: "self", arg: 1, scope: !6977, file: !6077, line: 694, type: !6084)
!6980 = !DILocalVariable(name: "page", arg: 2, scope: !6977, file: !6077, line: 695, type: !968)
!6981 = !DILocalVariable(name: "flags", arg: 3, scope: !6977, file: !6077, line: 696, type: !366)
!6982 = !DILocalVariable(name: "p4", scope: !6983, file: !6077, line: 698, type: !6098, align: 8)
!6983 = distinct !DILexicalBlock(scope: !6977, file: !6077, line: 698, column: 9)
!6984 = !DILocalVariable(name: "p3", scope: !6985, file: !6077, line: 704, type: !590, align: 8)
!6985 = distinct !DILexicalBlock(scope: !6983, file: !6077, line: 704, column: 9)
!6986 = !DILocalVariable(name: "p2", scope: !6987, file: !6077, line: 710, type: !590, align: 8)
!6987 = distinct !DILexicalBlock(scope: !6985, file: !6077, line: 710, column: 9)
!6988 = !DILocalVariable(name: "p2_entry", scope: !6989, file: !6077, line: 711, type: !3690, align: 8)
!6989 = distinct !DILexicalBlock(scope: !6987, file: !6077, line: 711, column: 9)
!6990 = !DILocation(line: 694, column: 9, scope: !6977)
!6991 = !DILocation(line: 695, column: 9, scope: !6977)
!6992 = !DILocation(line: 696, column: 9, scope: !6977)
!6993 = !DILocation(line: 698, column: 18, scope: !6977)
!6994 = !DILocation(line: 698, column: 13, scope: !6983)
!6995 = !DILocation(line: 700, column: 12, scope: !6983)
!6996 = !DILocation(line: 700, column: 15, scope: !6983)
!6997 = !DILocation(line: 704, column: 47, scope: !6983)
!6998 = !DILocation(line: 704, column: 33, scope: !6983)
!6999 = !DILocation(line: 704, column: 27, scope: !6983)
!7000 = !DILocation(line: 704, column: 13, scope: !6985)
!7001 = !DILocation(line: 706, column: 15, scope: !6985)
!7002 = !DILocation(line: 706, column: 12, scope: !6985)
!7003 = !DILocation(line: 701, column: 24, scope: !6983)
!7004 = !DILocation(line: 701, column: 20, scope: !6983)
!7005 = !DILocation(line: 1, column: 1, scope: !7006)
!7006 = !DILexicalBlockFile(scope: !6983, file: !4829, discriminator: 0)
!7007 = !DILocation(line: 720, column: 6, scope: !6977)
!7008 = !DILocation(line: 710, column: 47, scope: !6985)
!7009 = !DILocation(line: 710, column: 33, scope: !6985)
!7010 = !DILocation(line: 710, column: 27, scope: !6985)
!7011 = !DILocation(line: 710, column: 13, scope: !6987)
!7012 = !DILocation(line: 711, column: 32, scope: !6987)
!7013 = !DILocation(line: 711, column: 29, scope: !6987)
!7014 = !DILocation(line: 711, column: 24, scope: !6987)
!7015 = !DILocation(line: 711, column: 13, scope: !6989)
!7016 = !DILocation(line: 713, column: 12, scope: !6989)
!7017 = !DILocation(line: 707, column: 24, scope: !6985)
!7018 = !DILocation(line: 707, column: 20, scope: !6985)
!7019 = !DILocation(line: 1, column: 1, scope: !7020)
!7020 = !DILexicalBlockFile(scope: !6985, file: !4829, discriminator: 0)
!7021 = !DILocation(line: 717, column: 9, scope: !6989)
!7022 = !DILocation(line: 719, column: 12, scope: !6989)
!7023 = !DILocation(line: 719, column: 9, scope: !6989)
!7024 = !DILocation(line: 714, column: 24, scope: !6989)
!7025 = !DILocation(line: 714, column: 20, scope: !6989)
!7026 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17ha3211abdcc9e3f7eE", scope: !3337, file: !6077, line: 722, type: !7027, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7029)
!7027 = !DISubroutineType(types: !7028)
!7028 = !{!3381, !6309, !968}
!7029 = !{!7030, !7031, !7032, !7034, !7036, !7038, !7040, !7042, !7044}
!7030 = !DILocalVariable(name: "self", arg: 1, scope: !7026, file: !6077, line: 722, type: !6309)
!7031 = !DILocalVariable(name: "page", arg: 2, scope: !7026, file: !6077, line: 722, type: !968)
!7032 = !DILocalVariable(name: "p4", scope: !7033, file: !6077, line: 723, type: !589, align: 8)
!7033 = distinct !DILexicalBlock(scope: !7026, file: !6077, line: 723, column: 9)
!7034 = !DILocalVariable(name: "p3", scope: !7035, file: !6077, line: 729, type: !6317, align: 8)
!7035 = distinct !DILexicalBlock(scope: !7033, file: !6077, line: 729, column: 9)
!7036 = !DILocalVariable(name: "p3_entry", scope: !7037, file: !6077, line: 730, type: !12, align: 8)
!7037 = distinct !DILexicalBlock(scope: !7035, file: !6077, line: 730, column: 9)
!7038 = !DILocalVariable(name: "p2", scope: !7039, file: !6077, line: 736, type: !6317, align: 8)
!7039 = distinct !DILexicalBlock(scope: !7037, file: !6077, line: 736, column: 9)
!7040 = !DILocalVariable(name: "p2_entry", scope: !7041, file: !6077, line: 737, type: !12, align: 8)
!7041 = distinct !DILexicalBlock(scope: !7039, file: !6077, line: 737, column: 9)
!7042 = !DILocalVariable(name: "p1", scope: !7043, file: !6077, line: 743, type: !6317, align: 8)
!7043 = distinct !DILexicalBlock(scope: !7041, file: !6077, line: 743, column: 9)
!7044 = !DILocalVariable(name: "p1_entry", scope: !7045, file: !6077, line: 744, type: !12, align: 8)
!7045 = distinct !DILexicalBlock(scope: !7043, file: !6077, line: 744, column: 9)
!7046 = !DILocation(line: 722, column: 23, scope: !7026)
!7047 = !DILocation(line: 722, column: 30, scope: !7026)
!7048 = !DILocation(line: 744, column: 13, scope: !7045)
!7049 = !DILocation(line: 723, column: 18, scope: !7026)
!7050 = !DILocation(line: 723, column: 13, scope: !7033)
!7051 = !DILocation(line: 725, column: 12, scope: !7033)
!7052 = !DILocation(line: 725, column: 15, scope: !7033)
!7053 = !DILocation(line: 729, column: 43, scope: !7033)
!7054 = !DILocation(line: 729, column: 29, scope: !7033)
!7055 = !DILocation(line: 729, column: 27, scope: !7033)
!7056 = !DILocation(line: 729, column: 13, scope: !7035)
!7057 = !DILocation(line: 730, column: 28, scope: !7035)
!7058 = !DILocation(line: 730, column: 25, scope: !7035)
!7059 = !DILocation(line: 730, column: 24, scope: !7035)
!7060 = !DILocation(line: 730, column: 13, scope: !7037)
!7061 = !DILocation(line: 732, column: 12, scope: !7037)
!7062 = !DILocation(line: 726, column: 24, scope: !7033)
!7063 = !DILocation(line: 726, column: 20, scope: !7033)
!7064 = !DILocation(line: 1, column: 1, scope: !7065)
!7065 = !DILexicalBlockFile(scope: !7033, file: !4829, discriminator: 0)
!7066 = !DILocation(line: 752, column: 6, scope: !7026)
!7067 = !DILocation(line: 736, column: 43, scope: !7037)
!7068 = !DILocation(line: 736, column: 29, scope: !7037)
!7069 = !DILocation(line: 736, column: 27, scope: !7037)
!7070 = !DILocation(line: 736, column: 13, scope: !7039)
!7071 = !DILocation(line: 737, column: 28, scope: !7039)
!7072 = !DILocation(line: 737, column: 25, scope: !7039)
!7073 = !DILocation(line: 737, column: 24, scope: !7039)
!7074 = !DILocation(line: 737, column: 13, scope: !7041)
!7075 = !DILocation(line: 739, column: 12, scope: !7041)
!7076 = !DILocation(line: 733, column: 24, scope: !7037)
!7077 = !DILocation(line: 733, column: 20, scope: !7037)
!7078 = !DILocation(line: 1, column: 1, scope: !7079)
!7079 = !DILexicalBlockFile(scope: !7037, file: !4829, discriminator: 0)
!7080 = !DILocation(line: 743, column: 43, scope: !7041)
!7081 = !DILocation(line: 743, column: 29, scope: !7041)
!7082 = !DILocation(line: 743, column: 27, scope: !7041)
!7083 = !DILocation(line: 743, column: 13, scope: !7043)
!7084 = !DILocation(line: 744, column: 28, scope: !7043)
!7085 = !DILocation(line: 744, column: 25, scope: !7043)
!7086 = !DILocation(line: 744, column: 24, scope: !7043)
!7087 = !DILocation(line: 746, column: 12, scope: !7045)
!7088 = !DILocation(line: 740, column: 24, scope: !7041)
!7089 = !DILocation(line: 740, column: 20, scope: !7041)
!7090 = !DILocation(line: 1, column: 1, scope: !7091)
!7091 = !DILexicalBlockFile(scope: !7041, file: !4829, discriminator: 0)
!7092 = !DILocation(line: 750, column: 39, scope: !7045)
!7093 = !DILocation(line: 750, column: 9, scope: !7045)
!7094 = !DILocation(line: 751, column: 22, scope: !7045)
!7095 = !DILocation(line: 747, column: 24, scope: !7045)
!7096 = !DILocation(line: 747, column: 20, scope: !7045)
!7097 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h72bdcd994589dddaE", scope: !3410, file: !6077, line: 751, type: !7098, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7100)
!7098 = !DISubroutineType(types: !7099)
!7099 = !{!3391, !3409, !3373}
!7100 = !{!7101, !7102}
!7101 = !DILocalVariable(name: "p1_entry", scope: !7097, file: !6077, line: 744, type: !12, align: 8)
!7102 = !DILocalVariable(arg: 2, scope: !7097, file: !6077, line: 751, type: !3373)
!7103 = !DILocation(line: 744, column: 13, scope: !7097)
!7104 = !DILocation(line: 751, column: 23, scope: !7097)
!7105 = !DILocation(line: 751, column: 78, scope: !7097)
!7106 = !DILocation(line: 751, column: 42, scope: !7097)
!7107 = !DILocation(line: 751, column: 94, scope: !7097)
!7108 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h90868cbe6c189427E", scope: !7109, file: !6077, line: 757, type: !7110, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7129)
!7109 = !DINamespace(name: "{impl#4}", scope: !810)
!7110 = !DISubroutineType(types: !7111)
!7111 = !{!7112, !6309, !60}
!7112 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !326, file: !2, size: 256, align: 64, elements: !7113, templateParams: !21, identifier: "b978eb954a9ae9a4434b3250c66ee96d")
!7113 = !{!7114}
!7114 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7112, file: !2, size: 256, align: 64, elements: !7115, templateParams: !21, identifier: "b59fc348fed8f8ab4245b222c9638f0e", discriminator: !7128)
!7115 = !{!7116, !7122, !7124}
!7116 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7114, file: !2, baseType: !7117, size: 256, align: 64)
!7117 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7112, file: !2, size: 256, align: 64, elements: !7118, templateParams: !21, identifier: "d3012701a5c9327d20db087a54ed4cd5")
!7118 = !{!7119, !7120, !7121}
!7119 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7117, file: !2, baseType: !656, size: 128, align: 64)
!7120 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7117, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!7121 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7117, file: !2, baseType: !366, size: 64, align: 64, offset: 192)
!7122 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7114, file: !2, baseType: !7123, size: 256, align: 64, extraData: i64 3)
!7123 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7112, file: !2, size: 256, align: 64, elements: !21, identifier: "6ae09e8fc5c46335b7a826b4cf0f0287")
!7124 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7114, file: !2, baseType: !7125, size: 256, align: 64, extraData: i64 4)
!7125 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7112, file: !2, size: 256, align: 64, elements: !7126, templateParams: !21, identifier: "65d294f11fa8d0e682ccd2c0f535f798")
!7126 = !{!7127}
!7127 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7125, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!7128 = !DIDerivedType(tag: DW_TAG_member, scope: !7112, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!7129 = !{!7130, !7131, !7132, !7134, !7136, !7138, !7140, !7142, !7144, !7146, !7148, !7150, !7152, !7154, !7156, !7158, !7160, !7162, !7164, !7166, !7168, !7170, !7172}
!7130 = !DILocalVariable(name: "self", arg: 1, scope: !7108, file: !6077, line: 757, type: !6309)
!7131 = !DILocalVariable(name: "addr", arg: 2, scope: !7108, file: !6077, line: 757, type: !60)
!7132 = !DILocalVariable(name: "page", scope: !7133, file: !6077, line: 758, type: !968, align: 8)
!7133 = distinct !DILexicalBlock(scope: !7108, file: !6077, line: 758, column: 9)
!7134 = !DILocalVariable(name: "p4", scope: !7135, file: !6077, line: 760, type: !589, align: 8)
!7135 = distinct !DILexicalBlock(scope: !7133, file: !6077, line: 760, column: 9)
!7136 = !DILocalVariable(name: "p4_entry", scope: !7137, file: !6077, line: 761, type: !12, align: 8)
!7137 = distinct !DILexicalBlock(scope: !7135, file: !6077, line: 761, column: 9)
!7138 = !DILocalVariable(name: "p3", scope: !7139, file: !6077, line: 769, type: !6317, align: 8)
!7139 = distinct !DILexicalBlock(scope: !7137, file: !6077, line: 769, column: 9)
!7140 = !DILocalVariable(name: "p3_entry", scope: !7141, file: !6077, line: 770, type: !12, align: 8)
!7141 = distinct !DILexicalBlock(scope: !7139, file: !6077, line: 770, column: 9)
!7142 = !DILocalVariable(name: "entry", scope: !7143, file: !6077, line: 775, type: !12, align: 8)
!7143 = distinct !DILexicalBlock(scope: !7141, file: !6077, line: 775, column: 13)
!7144 = !DILocalVariable(name: "frame", scope: !7145, file: !6077, line: 776, type: !698, align: 8)
!7145 = distinct !DILexicalBlock(scope: !7143, file: !6077, line: 776, column: 13)
!7146 = !DILocalVariable(name: "offset", scope: !7147, file: !6077, line: 777, type: !20, align: 8)
!7147 = distinct !DILexicalBlock(scope: !7145, file: !6077, line: 777, column: 13)
!7148 = !DILocalVariable(name: "flags", scope: !7149, file: !6077, line: 778, type: !366, align: 8)
!7149 = distinct !DILexicalBlock(scope: !7147, file: !6077, line: 778, column: 13)
!7150 = !DILocalVariable(name: "p2", scope: !7151, file: !6077, line: 786, type: !6317, align: 8)
!7151 = distinct !DILexicalBlock(scope: !7141, file: !6077, line: 786, column: 9)
!7152 = !DILocalVariable(name: "p2_entry", scope: !7153, file: !6077, line: 787, type: !12, align: 8)
!7153 = distinct !DILexicalBlock(scope: !7151, file: !6077, line: 787, column: 9)
!7154 = !DILocalVariable(name: "entry", scope: !7155, file: !6077, line: 792, type: !12, align: 8)
!7155 = distinct !DILexicalBlock(scope: !7153, file: !6077, line: 792, column: 13)
!7156 = !DILocalVariable(name: "frame", scope: !7157, file: !6077, line: 793, type: !682, align: 8)
!7157 = distinct !DILexicalBlock(scope: !7155, file: !6077, line: 793, column: 13)
!7158 = !DILocalVariable(name: "offset", scope: !7159, file: !6077, line: 794, type: !20, align: 8)
!7159 = distinct !DILexicalBlock(scope: !7157, file: !6077, line: 794, column: 13)
!7160 = !DILocalVariable(name: "flags", scope: !7161, file: !6077, line: 795, type: !366, align: 8)
!7161 = distinct !DILexicalBlock(scope: !7159, file: !6077, line: 795, column: 13)
!7162 = !DILocalVariable(name: "p1", scope: !7163, file: !6077, line: 803, type: !6317, align: 8)
!7163 = distinct !DILexicalBlock(scope: !7153, file: !6077, line: 803, column: 9)
!7164 = !DILocalVariable(name: "p1_entry", scope: !7165, file: !6077, line: 804, type: !12, align: 8)
!7165 = distinct !DILexicalBlock(scope: !7163, file: !6077, line: 804, column: 9)
!7166 = !DILocalVariable(name: "frame", scope: !7167, file: !6077, line: 812, type: !664, align: 8)
!7167 = distinct !DILexicalBlock(scope: !7165, file: !6077, line: 812, column: 9)
!7168 = !DILocalVariable(name: "frame", scope: !7169, file: !6077, line: 813, type: !664, align: 8)
!7169 = distinct !DILexicalBlock(scope: !7165, file: !6077, line: 813, column: 13)
!7170 = !DILocalVariable(name: "offset", scope: !7171, file: !6077, line: 816, type: !20, align: 8)
!7171 = distinct !DILexicalBlock(scope: !7167, file: !6077, line: 816, column: 9)
!7172 = !DILocalVariable(name: "flags", scope: !7173, file: !6077, line: 817, type: !366, align: 8)
!7173 = distinct !DILexicalBlock(scope: !7171, file: !6077, line: 817, column: 9)
!7174 = !DILocation(line: 757, column: 18, scope: !7108)
!7175 = !DILocation(line: 757, column: 25, scope: !7108)
!7176 = !DILocation(line: 758, column: 13, scope: !7133)
!7177 = !DILocation(line: 776, column: 17, scope: !7145)
!7178 = !DILocation(line: 793, column: 17, scope: !7157)
!7179 = !DILocation(line: 812, column: 13, scope: !7167)
!7180 = !DILocation(line: 813, column: 16, scope: !7169)
!7181 = !DILocation(line: 758, column: 20, scope: !7108)
!7182 = !DILocation(line: 760, column: 18, scope: !7133)
!7183 = !DILocation(line: 760, column: 13, scope: !7135)
!7184 = !DILocation(line: 761, column: 25, scope: !7135)
!7185 = !DILocation(line: 761, column: 28, scope: !7135)
!7186 = !DILocation(line: 761, column: 24, scope: !7135)
!7187 = !DILocation(line: 761, column: 13, scope: !7137)
!7188 = !DILocation(line: 762, column: 12, scope: !7137)
!7189 = !DILocation(line: 765, column: 12, scope: !7137)
!7190 = !DILocation(line: 763, column: 20, scope: !7137)
!7191 = !DILocation(line: 1, column: 1, scope: !7192)
!7192 = !DILexicalBlockFile(scope: !7137, file: !4829, discriminator: 0)
!7193 = !DILocation(line: 823, column: 6, scope: !7108)
!7194 = !DILocation(line: 769, column: 37, scope: !7137)
!7195 = !DILocation(line: 769, column: 43, scope: !7137)
!7196 = !DILocation(line: 769, column: 29, scope: !7137)
!7197 = !DILocation(line: 769, column: 27, scope: !7137)
!7198 = !DILocation(line: 769, column: 13, scope: !7139)
!7199 = !DILocation(line: 770, column: 28, scope: !7139)
!7200 = !DILocation(line: 770, column: 25, scope: !7139)
!7201 = !DILocation(line: 770, column: 24, scope: !7139)
!7202 = !DILocation(line: 770, column: 13, scope: !7141)
!7203 = !DILocation(line: 771, column: 12, scope: !7141)
!7204 = !DILocation(line: 766, column: 13, scope: !7137)
!7205 = !DILocation(line: 774, column: 12, scope: !7141)
!7206 = !DILocation(line: 772, column: 20, scope: !7141)
!7207 = !DILocation(line: 1, column: 1, scope: !7208)
!7208 = !DILexicalBlockFile(scope: !7141, file: !4829, discriminator: 0)
!7209 = !DILocation(line: 786, column: 37, scope: !7141)
!7210 = !DILocation(line: 786, column: 43, scope: !7141)
!7211 = !DILocation(line: 786, column: 29, scope: !7141)
!7212 = !DILocation(line: 786, column: 27, scope: !7141)
!7213 = !DILocation(line: 786, column: 13, scope: !7151)
!7214 = !DILocation(line: 787, column: 28, scope: !7151)
!7215 = !DILocation(line: 787, column: 25, scope: !7151)
!7216 = !DILocation(line: 787, column: 24, scope: !7151)
!7217 = !DILocation(line: 787, column: 13, scope: !7153)
!7218 = !DILocation(line: 788, column: 12, scope: !7153)
!7219 = !DILocation(line: 775, column: 29, scope: !7141)
!7220 = !DILocation(line: 775, column: 26, scope: !7141)
!7221 = !DILocation(line: 775, column: 25, scope: !7141)
!7222 = !DILocation(line: 775, column: 17, scope: !7143)
!7223 = !DILocation(line: 776, column: 55, scope: !7143)
!7224 = !DILocation(line: 776, column: 25, scope: !7143)
!7225 = !DILocation(line: 777, column: 26, scope: !7145)
!7226 = !DILocation(line: 777, column: 17, scope: !7147)
!7227 = !DILocation(line: 778, column: 25, scope: !7147)
!7228 = !DILocation(line: 778, column: 17, scope: !7149)
!7229 = !DILocation(line: 780, column: 46, scope: !7149)
!7230 = !DILocation(line: 780, column: 24, scope: !7149)
!7231 = !DILocation(line: 779, column: 20, scope: !7149)
!7232 = !DILocation(line: 791, column: 12, scope: !7153)
!7233 = !DILocation(line: 789, column: 20, scope: !7153)
!7234 = !DILocation(line: 1, column: 1, scope: !7235)
!7235 = !DILexicalBlockFile(scope: !7153, file: !4829, discriminator: 0)
!7236 = !DILocation(line: 803, column: 37, scope: !7153)
!7237 = !DILocation(line: 803, column: 43, scope: !7153)
!7238 = !DILocation(line: 803, column: 29, scope: !7153)
!7239 = !DILocation(line: 803, column: 27, scope: !7153)
!7240 = !DILocation(line: 803, column: 13, scope: !7163)
!7241 = !DILocation(line: 804, column: 28, scope: !7163)
!7242 = !DILocation(line: 804, column: 25, scope: !7163)
!7243 = !DILocation(line: 804, column: 24, scope: !7163)
!7244 = !DILocation(line: 804, column: 13, scope: !7165)
!7245 = !DILocation(line: 805, column: 12, scope: !7165)
!7246 = !DILocation(line: 792, column: 29, scope: !7153)
!7247 = !DILocation(line: 792, column: 26, scope: !7153)
!7248 = !DILocation(line: 792, column: 25, scope: !7153)
!7249 = !DILocation(line: 792, column: 17, scope: !7155)
!7250 = !DILocation(line: 793, column: 55, scope: !7155)
!7251 = !DILocation(line: 793, column: 25, scope: !7155)
!7252 = !DILocation(line: 794, column: 26, scope: !7157)
!7253 = !DILocation(line: 794, column: 17, scope: !7159)
!7254 = !DILocation(line: 795, column: 25, scope: !7159)
!7255 = !DILocation(line: 795, column: 17, scope: !7161)
!7256 = !DILocation(line: 797, column: 46, scope: !7161)
!7257 = !DILocation(line: 797, column: 24, scope: !7161)
!7258 = !DILocation(line: 796, column: 20, scope: !7161)
!7259 = !DILocation(line: 808, column: 12, scope: !7165)
!7260 = !DILocation(line: 806, column: 20, scope: !7165)
!7261 = !DILocation(line: 1, column: 1, scope: !7262)
!7262 = !DILexicalBlockFile(scope: !7165, file: !4829, discriminator: 0)
!7263 = !DILocation(line: 812, column: 57, scope: !7165)
!7264 = !DILocation(line: 812, column: 27, scope: !7165)
!7265 = !DILocation(line: 812, column: 21, scope: !7165)
!7266 = !DILocation(line: 809, column: 13, scope: !7165)
!7267 = !DILocation(line: 813, column: 16, scope: !7165)
!7268 = !DILocation(line: 816, column: 32, scope: !7167)
!7269 = !DILocation(line: 816, column: 22, scope: !7167)
!7270 = !DILocation(line: 816, column: 13, scope: !7171)
!7271 = !DILocation(line: 817, column: 21, scope: !7171)
!7272 = !DILocation(line: 817, column: 13, scope: !7173)
!7273 = !DILocation(line: 819, column: 20, scope: !7173)
!7274 = !DILocation(line: 818, column: 9, scope: !7173)
!7275 = !DILocation(line: 814, column: 83, scope: !7165)
!7276 = !DILocation(line: 814, column: 46, scope: !7165)
!7277 = !DILocation(line: 762, column: 33, scope: !7137)
!7278 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hd8f6bf1f05325cf0E", scope: !7279, file: !6077, line: 936, type: !7280, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7283)
!7279 = !DINamespace(name: "{impl#6}", scope: !810)
!7280 = !DISubroutineType(types: !7281)
!7281 = !{!192, !7282, !210}
!7282 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !809, size: 64, align: 64, dwarfAddressSpace: 0)
!7283 = !{!7284, !7285}
!7284 = !DILocalVariable(name: "self", arg: 1, scope: !7278, file: !6077, line: 936, type: !7282)
!7285 = !DILocalVariable(name: "f", arg: 2, scope: !7278, file: !6077, line: 936, type: !210)
!7286 = !DILocation(line: 936, column: 12, scope: !7278)
!7287 = !DILocation(line: 936, column: 19, scope: !7278)
!7288 = !DILocation(line: 937, column: 15, scope: !7278)
!7289 = !DILocation(line: 937, column: 9, scope: !7278)
!7290 = !DILocation(line: 939, column: 17, scope: !7278)
!7291 = !DILocation(line: 941, column: 44, scope: !7278)
!7292 = !DILocation(line: 943, column: 6, scope: !7278)
!7293 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h853a5ea297931082E", scope: !810, file: !6077, line: 947, type: !7294, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7296)
!7294 = !DISubroutineType(types: !7295)
!7295 = !{!4664, !968, !636}
!7296 = !{!7297, !7298}
!7297 = !DILocalVariable(name: "page", arg: 1, scope: !7293, file: !6077, line: 947, type: !968)
!7298 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7293, file: !6077, line: 947, type: !636)
!7299 = !DILocation(line: 947, column: 24, scope: !7293)
!7300 = !DILocation(line: 947, column: 39, scope: !7293)
!7301 = !DILocation(line: 948, column: 5, scope: !7293)
!7302 = !DILocation(line: 949, column: 2, scope: !7293)
!7303 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8979cba7cbfa11c9E", scope: !810, file: !6077, line: 947, type: !7304, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7306)
!7304 = !DISubroutineType(types: !7305)
!7305 = !{!4664, !874, !636}
!7306 = !{!7307, !7308}
!7307 = !DILocalVariable(name: "page", arg: 1, scope: !7303, file: !6077, line: 947, type: !874)
!7308 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7303, file: !6077, line: 947, type: !636)
!7309 = !DILocation(line: 947, column: 24, scope: !7303)
!7310 = !DILocation(line: 947, column: 39, scope: !7303)
!7311 = !DILocation(line: 948, column: 5, scope: !7303)
!7312 = !DILocation(line: 949, column: 2, scope: !7303)
!7313 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha2f76d023d961ccdE", scope: !810, file: !6077, line: 947, type: !7314, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7316)
!7314 = !DISubroutineType(types: !7315)
!7315 = !{!4664, !1011, !636}
!7316 = !{!7317, !7318}
!7317 = !DILocalVariable(name: "page", arg: 1, scope: !7313, file: !6077, line: 947, type: !1011)
!7318 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7313, file: !6077, line: 947, type: !636)
!7319 = !DILocation(line: 947, column: 24, scope: !7313)
!7320 = !DILocation(line: 947, column: 39, scope: !7313)
!7321 = !DILocation(line: 948, column: 5, scope: !7313)
!7322 = !DILocation(line: 949, column: 2, scope: !7313)
!7323 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3daa4ed328f2a063E", scope: !810, file: !6077, line: 952, type: !7324, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7326)
!7324 = !DISubroutineType(types: !7325)
!7325 = !{!968, !874, !636}
!7326 = !{!7327, !7328}
!7327 = !DILocalVariable(name: "page", arg: 1, scope: !7323, file: !6077, line: 952, type: !874)
!7328 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7323, file: !6077, line: 952, type: !636)
!7329 = !DILocation(line: 952, column: 25, scope: !7323)
!7330 = !DILocation(line: 952, column: 40, scope: !7323)
!7331 = !DILocation(line: 957, column: 9, scope: !7323)
!7332 = !DILocation(line: 953, column: 5, scope: !7323)
!7333 = !DILocation(line: 959, column: 2, scope: !7323)
!7334 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h43b12faa96bfeefcE", scope: !810, file: !6077, line: 952, type: !7335, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7337)
!7335 = !DISubroutineType(types: !7336)
!7336 = !{!968, !968, !636}
!7337 = !{!7338, !7339}
!7338 = !DILocalVariable(name: "page", arg: 1, scope: !7334, file: !6077, line: 952, type: !968)
!7339 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7334, file: !6077, line: 952, type: !636)
!7340 = !DILocation(line: 952, column: 25, scope: !7334)
!7341 = !DILocation(line: 952, column: 40, scope: !7334)
!7342 = !DILocation(line: 957, column: 9, scope: !7334)
!7343 = !DILocation(line: 953, column: 5, scope: !7334)
!7344 = !DILocation(line: 959, column: 2, scope: !7334)
!7345 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9be677fa14fc36f6E", scope: !810, file: !6077, line: 952, type: !7346, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7348)
!7346 = !DISubroutineType(types: !7347)
!7347 = !{!968, !1011, !636}
!7348 = !{!7349, !7350}
!7349 = !DILocalVariable(name: "page", arg: 1, scope: !7345, file: !6077, line: 952, type: !1011)
!7350 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7345, file: !6077, line: 952, type: !636)
!7351 = !DILocation(line: 952, column: 25, scope: !7345)
!7352 = !DILocation(line: 952, column: 40, scope: !7345)
!7353 = !DILocation(line: 957, column: 9, scope: !7345)
!7354 = !DILocation(line: 953, column: 5, scope: !7345)
!7355 = !DILocation(line: 959, column: 2, scope: !7345)
!7356 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h52ffec9b2d02c2fcE", scope: !810, file: !6077, line: 962, type: !7294, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7357)
!7357 = !{!7358, !7359}
!7358 = !DILocalVariable(name: "page", arg: 1, scope: !7356, file: !6077, line: 962, type: !968)
!7359 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7356, file: !6077, line: 962, type: !636)
!7360 = !DILocation(line: 962, column: 32, scope: !7356)
!7361 = !DILocation(line: 962, column: 47, scope: !7356)
!7362 = !DILocation(line: 963, column: 5, scope: !7356)
!7363 = !DILocation(line: 964, column: 2, scope: !7356)
!7364 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hba8a62f4b528240cE", scope: !810, file: !6077, line: 962, type: !7304, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7365)
!7365 = !{!7366, !7367}
!7366 = !DILocalVariable(name: "page", arg: 1, scope: !7364, file: !6077, line: 962, type: !874)
!7367 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7364, file: !6077, line: 962, type: !636)
!7368 = !DILocation(line: 962, column: 32, scope: !7364)
!7369 = !DILocation(line: 962, column: 47, scope: !7364)
!7370 = !DILocation(line: 963, column: 5, scope: !7364)
!7371 = !DILocation(line: 964, column: 2, scope: !7364)
!7372 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h2f12d97cbe592426E", scope: !810, file: !6077, line: 967, type: !7324, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7373)
!7373 = !{!7374, !7375}
!7374 = !DILocalVariable(name: "page", arg: 1, scope: !7372, file: !6077, line: 967, type: !874)
!7375 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7372, file: !6077, line: 967, type: !636)
!7376 = !DILocation(line: 967, column: 33, scope: !7372)
!7377 = !DILocation(line: 967, column: 48, scope: !7372)
!7378 = !DILocation(line: 971, column: 9, scope: !7372)
!7379 = !DILocation(line: 972, column: 9, scope: !7372)
!7380 = !DILocation(line: 968, column: 5, scope: !7372)
!7381 = !DILocation(line: 974, column: 2, scope: !7372)
!7382 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he0edf439361ffa86E", scope: !810, file: !6077, line: 967, type: !7335, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7383)
!7383 = !{!7384, !7385}
!7384 = !DILocalVariable(name: "page", arg: 1, scope: !7382, file: !6077, line: 967, type: !968)
!7385 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7382, file: !6077, line: 967, type: !636)
!7386 = !DILocation(line: 967, column: 33, scope: !7382)
!7387 = !DILocation(line: 967, column: 48, scope: !7382)
!7388 = !DILocation(line: 971, column: 9, scope: !7382)
!7389 = !DILocation(line: 972, column: 9, scope: !7382)
!7390 = !DILocation(line: 968, column: 5, scope: !7382)
!7391 = !DILocation(line: 974, column: 2, scope: !7382)
!7392 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h51c611c721f37d95E", scope: !810, file: !6077, line: 977, type: !7294, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7393)
!7393 = !{!7394, !7395}
!7394 = !DILocalVariable(name: "page", arg: 1, scope: !7392, file: !6077, line: 977, type: !968)
!7395 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7392, file: !6077, line: 977, type: !636)
!7396 = !DILocation(line: 977, column: 11, scope: !7392)
!7397 = !DILocation(line: 977, column: 33, scope: !7392)
!7398 = !DILocation(line: 978, column: 5, scope: !7392)
!7399 = !DILocation(line: 979, column: 2, scope: !7392)
!7400 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb21d427310e8332dE", scope: !810, file: !6077, line: 982, type: !7335, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7401)
!7401 = !{!7402, !7403}
!7402 = !DILocalVariable(name: "page", arg: 1, scope: !7400, file: !6077, line: 982, type: !968)
!7403 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7400, file: !6077, line: 982, type: !636)
!7404 = !DILocation(line: 982, column: 12, scope: !7400)
!7405 = !DILocation(line: 982, column: 34, scope: !7400)
!7406 = !DILocation(line: 985, column: 9, scope: !7400)
!7407 = !DILocation(line: 986, column: 9, scope: !7400)
!7408 = !DILocation(line: 987, column: 9, scope: !7400)
!7409 = !DILocation(line: 983, column: 5, scope: !7400)
!7410 = !DILocation(line: 989, column: 2, scope: !7400)
!7411 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h5439fa474727c647E", scope: !656, file: !327, line: 91, type: !7412, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7415)
!7412 = !DISubroutineType(types: !7413)
!7413 = !{!355, !7414}
!7414 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!7415 = !{!7416, !7417, !7419, !7421}
!7416 = !DILocalVariable(name: "self", arg: 1, scope: !7411, file: !327, line: 91, type: !7414)
!7417 = !DILocalVariable(name: "frame", scope: !7418, file: !327, line: 93, type: !746, align: 8)
!7418 = distinct !DILexicalBlock(scope: !7411, file: !327, line: 93, column: 13)
!7419 = !DILocalVariable(name: "frame", scope: !7420, file: !327, line: 94, type: !737, align: 8)
!7420 = distinct !DILexicalBlock(scope: !7411, file: !327, line: 94, column: 13)
!7421 = !DILocalVariable(name: "frame", scope: !7422, file: !327, line: 95, type: !728, align: 8)
!7422 = distinct !DILexicalBlock(scope: !7411, file: !327, line: 95, column: 13)
!7423 = !DILocation(line: 91, column: 32, scope: !7411)
!7424 = !DILocation(line: 92, column: 15, scope: !7411)
!7425 = !DILocation(line: 92, column: 9, scope: !7411)
!7426 = !DILocation(line: 93, column: 35, scope: !7411)
!7427 = !DILocation(line: 93, column: 35, scope: !7418)
!7428 = !DILocation(line: 93, column: 45, scope: !7418)
!7429 = !DILocation(line: 93, column: 63, scope: !7411)
!7430 = !DILocation(line: 94, column: 35, scope: !7411)
!7431 = !DILocation(line: 94, column: 35, scope: !7420)
!7432 = !DILocation(line: 94, column: 45, scope: !7420)
!7433 = !DILocation(line: 94, column: 63, scope: !7411)
!7434 = !DILocation(line: 95, column: 35, scope: !7411)
!7435 = !DILocation(line: 95, column: 35, scope: !7422)
!7436 = !DILocation(line: 95, column: 45, scope: !7422)
!7437 = !DILocation(line: 95, column: 63, scope: !7411)
!7438 = !DILocation(line: 97, column: 6, scope: !7411)
!7439 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h34660e2cb9a2fe39E", scope: !656, file: !327, line: 100, type: !7440, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7442)
!7440 = !DISubroutineType(types: !7441)
!7441 = !{!20, !7414}
!7442 = !{!7443}
!7443 = !DILocalVariable(name: "self", arg: 1, scope: !7439, file: !327, line: 100, type: !7414)
!7444 = !DILocation(line: 100, column: 23, scope: !7439)
!7445 = !DILocation(line: 101, column: 15, scope: !7439)
!7446 = !DILocation(line: 101, column: 9, scope: !7439)
!7447 = !DILocation(line: 102, column: 41, scope: !7439)
!7448 = !DILocation(line: 103, column: 41, scope: !7439)
!7449 = !DILocation(line: 104, column: 41, scope: !7439)
!7450 = !DILocation(line: 106, column: 6, scope: !7439)
!7451 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h2a78352f1cad6f60E", scope: !965, file: !327, line: 392, type: !7452, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7454)
!7452 = !DISubroutineType(types: !7453)
!7453 = !{!965, !968}
!7454 = !{!7455}
!7455 = !DILocalVariable(name: "page", arg: 1, scope: !7451, file: !327, line: 392, type: !968)
!7456 = !DILocation(line: 392, column: 16, scope: !7451)
!7457 = !DILocation(line: 393, column: 9, scope: !7451)
!7458 = !DILocation(line: 394, column: 6, scope: !7451)
!7459 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h3f7b45fc0b16557fE", scope: !1008, file: !327, line: 392, type: !7460, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7462)
!7460 = !DISubroutineType(types: !7461)
!7461 = !{!1008, !1011}
!7462 = !{!7463}
!7463 = !DILocalVariable(name: "page", arg: 1, scope: !7459, file: !327, line: 392, type: !1011)
!7464 = !DILocation(line: 392, column: 16, scope: !7459)
!7465 = !DILocation(line: 393, column: 9, scope: !7459)
!7466 = !DILocation(line: 394, column: 6, scope: !7459)
!7467 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h4af8b914657ff6c4E", scope: !871, file: !327, line: 392, type: !7468, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7470)
!7468 = !DISubroutineType(types: !7469)
!7469 = !{!871, !874}
!7470 = !{!7471}
!7471 = !DILocalVariable(name: "page", arg: 1, scope: !7467, file: !327, line: 392, type: !874)
!7472 = !DILocation(line: 392, column: 16, scope: !7467)
!7473 = !DILocation(line: 393, column: 9, scope: !7467)
!7474 = !DILocation(line: 394, column: 6, scope: !7467)
!7475 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h8b48b7b2638d88c8E", scope: !6250, file: !327, line: 423, type: !5070, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7476 = !DILocation(line: 425, column: 6, scope: !7475)
!7477 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h1a84eb85242676e2E", scope: !968, file: !7478, line: 96, type: !7479, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7481)
!7478 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7479 = !DISubroutineType(types: !7480)
!7480 = !{!968, !60}
!7481 = !{!7482}
!7482 = !DILocalVariable(name: "address", arg: 1, scope: !7477, file: !7478, line: 96, type: !60)
!7483 = !DILocation(line: 96, column: 31, scope: !7477)
!7484 = !DILocation(line: 98, column: 28, scope: !7477)
!7485 = !DILocation(line: 97, column: 9, scope: !7477)
!7486 = !DILocation(line: 101, column: 6, scope: !7477)
!7487 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h2e7915279b206068E", scope: !968, file: !7478, line: 199, type: !7488, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7490)
!7488 = !DISubroutineType(types: !7489)
!7489 = !{!968, !636, !636, !636, !636}
!7490 = !{!7491, !7492, !7493, !7494, !7495}
!7491 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7487, file: !7478, line: 200, type: !636)
!7492 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7487, file: !7478, line: 201, type: !636)
!7493 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7487, file: !7478, line: 202, type: !636)
!7494 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7487, file: !7478, line: 203, type: !636)
!7495 = !DILocalVariable(name: "addr", scope: !7496, file: !7478, line: 207, type: !20, align: 8)
!7496 = distinct !DILexicalBlock(scope: !7487, file: !7478, line: 207, column: 9)
!7497 = !DILocation(line: 200, column: 9, scope: !7487)
!7498 = !DILocation(line: 201, column: 9, scope: !7487)
!7499 = !DILocation(line: 202, column: 9, scope: !7487)
!7500 = !DILocation(line: 203, column: 9, scope: !7487)
!7501 = !DILocation(line: 207, column: 13, scope: !7496)
!7502 = !DILocation(line: 207, column: 24, scope: !7487)
!7503 = !DILocation(line: 208, column: 23, scope: !7496)
!7504 = !DILocation(line: 208, column: 31, scope: !7496)
!7505 = !DILocation(line: 208, column: 9, scope: !7496)
!7506 = !DILocation(line: 209, column: 23, scope: !7496)
!7507 = !DILocation(line: 209, column: 31, scope: !7496)
!7508 = !DILocation(line: 209, column: 9, scope: !7496)
!7509 = !DILocation(line: 210, column: 23, scope: !7496)
!7510 = !DILocation(line: 210, column: 31, scope: !7496)
!7511 = !DILocation(line: 210, column: 9, scope: !7496)
!7512 = !DILocation(line: 211, column: 23, scope: !7496)
!7513 = !DILocation(line: 211, column: 31, scope: !7496)
!7514 = !DILocation(line: 211, column: 9, scope: !7496)
!7515 = !DILocation(line: 212, column: 48, scope: !7496)
!7516 = !DILocation(line: 212, column: 34, scope: !7496)
!7517 = !DILocation(line: 212, column: 9, scope: !7496)
!7518 = !DILocation(line: 213, column: 6, scope: !7487)
!7519 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h66f78ef9b99c8911E", scope: !968, file: !7478, line: 217, type: !7520, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7522)
!7520 = !DISubroutineType(types: !7521)
!7521 = !{!636, !968}
!7522 = !{!7523}
!7523 = !DILocalVariable(name: "self", arg: 1, scope: !7519, file: !7478, line: 217, type: !968)
!7524 = !DILocation(line: 217, column: 27, scope: !7519)
!7525 = !DILocation(line: 218, column: 9, scope: !7519)
!7526 = !DILocation(line: 219, column: 6, scope: !7519)
!7527 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h32774c0ae765b842E", scope: !7528, file: !7478, line: 405, type: !7529, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7532)
!7528 = !DINamespace(name: "{impl#24}", scope: !673)
!7529 = !DISubroutineType(types: !7530)
!7530 = !{!192, !7531, !210}
!7531 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3373, size: 64, align: 64, dwarfAddressSpace: 0)
!7532 = !{!7533, !7534}
!7533 = !DILocalVariable(name: "self", arg: 1, scope: !7527, file: !7478, line: 405, type: !7531)
!7534 = !DILocalVariable(name: "f", arg: 2, scope: !7527, file: !7478, line: 405, type: !210)
!7535 = !DILocation(line: 405, column: 12, scope: !7527)
!7536 = !DILocation(line: 405, column: 19, scope: !7527)
!7537 = !DILocation(line: 406, column: 9, scope: !7527)
!7538 = !DILocation(line: 407, column: 6, scope: !7527)
!7539 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hd63955a736cf0124E", scope: !13, file: !7540, line: 37, type: !7541, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7543)
!7540 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7541 = !DISubroutineType(types: !7542)
!7542 = !{!310, !12}
!7543 = !{!7544}
!7544 = !DILocalVariable(name: "self", arg: 1, scope: !7539, file: !7540, line: 37, type: !12)
!7545 = !DILocation(line: 37, column: 28, scope: !7539)
!7546 = !DILocation(line: 38, column: 9, scope: !7539)
!7547 = !DILocation(line: 39, column: 6, scope: !7539)
!7548 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h066b284bf2e95145E", scope: !13, file: !7540, line: 43, type: !7549, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7551)
!7549 = !DISubroutineType(types: !7550)
!7550 = !{null, !3690}
!7551 = !{!7552}
!7552 = !DILocalVariable(name: "self", arg: 1, scope: !7548, file: !7540, line: 43, type: !3690)
!7553 = !DILocation(line: 43, column: 23, scope: !7548)
!7554 = !DILocation(line: 44, column: 9, scope: !7548)
!7555 = !DILocation(line: 45, column: 6, scope: !7548)
!7556 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h1c7f798f1dfa41c1E", scope: !13, file: !7540, line: 49, type: !7557, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7559)
!7557 = !DISubroutineType(types: !7558)
!7558 = !{!366, !12}
!7559 = !{!7560}
!7560 = !DILocalVariable(name: "self", arg: 1, scope: !7556, file: !7540, line: 49, type: !12)
!7561 = !DILocation(line: 49, column: 24, scope: !7556)
!7562 = !DILocation(line: 50, column: 44, scope: !7556)
!7563 = !DILocation(line: 50, column: 9, scope: !7556)
!7564 = !DILocation(line: 51, column: 6, scope: !7556)
!7565 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h919b06f4019d2787E", scope: !13, file: !7540, line: 55, type: !7566, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7568)
!7566 = !DISubroutineType(types: !7567)
!7567 = !{!355, !12}
!7568 = !{!7569}
!7569 = !DILocalVariable(name: "self", arg: 1, scope: !7565, file: !7540, line: 55, type: !12)
!7570 = !DILocation(line: 55, column: 17, scope: !7565)
!7571 = !DILocation(line: 56, column: 23, scope: !7565)
!7572 = !DILocation(line: 56, column: 9, scope: !7565)
!7573 = !DILocation(line: 57, column: 6, scope: !7565)
!7574 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h3cbc87da18eb48d0E", scope: !13, file: !7540, line: 67, type: !7575, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7577)
!7575 = !DISubroutineType(types: !7576)
!7576 = !{!3304, !12}
!7577 = !{!7578}
!7578 = !DILocalVariable(name: "self", arg: 1, scope: !7574, file: !7540, line: 67, type: !12)
!7579 = !DILocation(line: 67, column: 18, scope: !7574)
!7580 = !DILocation(line: 68, column: 13, scope: !7574)
!7581 = !DILocation(line: 68, column: 12, scope: !7574)
!7582 = !DILocation(line: 70, column: 19, scope: !7574)
!7583 = !DILocation(line: 69, column: 17, scope: !7574)
!7584 = !DILocation(line: 69, column: 13, scope: !7574)
!7585 = !DILocation(line: 68, column: 9, scope: !7574)
!7586 = !DILocation(line: 75, column: 6, scope: !7574)
!7587 = !DILocation(line: 73, column: 46, scope: !7574)
!7588 = !DILocation(line: 73, column: 16, scope: !7574)
!7589 = !DILocation(line: 73, column: 13, scope: !7574)
!7590 = !DILocation(line: 70, column: 16, scope: !7574)
!7591 = !DILocation(line: 71, column: 17, scope: !7574)
!7592 = !DILocation(line: 71, column: 13, scope: !7574)
!7593 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hcd12165d6a05b2afE", scope: !13, file: !7540, line: 93, type: !7594, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7596)
!7594 = !DISubroutineType(types: !7595)
!7595 = !{null, !3690, !366}
!7596 = !{!7597, !7598}
!7597 = !DILocalVariable(name: "self", arg: 1, scope: !7593, file: !7540, line: 93, type: !3690)
!7598 = !DILocalVariable(name: "flags", arg: 2, scope: !7593, file: !7540, line: 93, type: !366)
!7599 = !DILocation(line: 93, column: 22, scope: !7593)
!7600 = !DILocation(line: 93, column: 33, scope: !7593)
!7601 = !DILocation(line: 94, column: 22, scope: !7593)
!7602 = !DILocation(line: 94, column: 45, scope: !7593)
!7603 = !DILocation(line: 94, column: 9, scope: !7593)
!7604 = !DILocation(line: 95, column: 6, scope: !7593)
!7605 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hab73419c6a18ce4bE", scope: !7606, file: !7540, line: 99, type: !7607, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7609)
!7606 = !DINamespace(name: "{impl#1}", scope: !14)
!7607 = !DISubroutineType(types: !7608)
!7608 = !{!192, !12, !210}
!7609 = !{!7610, !7611, !7612}
!7610 = !DILocalVariable(name: "self", arg: 1, scope: !7605, file: !7540, line: 99, type: !12)
!7611 = !DILocalVariable(name: "f", arg: 2, scope: !7605, file: !7540, line: 99, type: !210)
!7612 = !DILocalVariable(name: "f", scope: !7613, file: !7540, line: 100, type: !5419, align: 8)
!7613 = distinct !DILexicalBlock(scope: !7605, file: !7540, line: 100, column: 9)
!7614 = !DILocation(line: 99, column: 12, scope: !7605)
!7615 = !DILocation(line: 99, column: 19, scope: !7605)
!7616 = !DILocation(line: 100, column: 13, scope: !7613)
!7617 = !DILocation(line: 100, column: 21, scope: !7605)
!7618 = !DILocation(line: 101, column: 26, scope: !7613)
!7619 = !DILocation(line: 101, column: 9, scope: !7613)
!7620 = !DILocation(line: 102, column: 27, scope: !7613)
!7621 = !DILocation(line: 102, column: 9, scope: !7613)
!7622 = !DILocation(line: 103, column: 9, scope: !7613)
!7623 = !DILocation(line: 104, column: 6, scope: !7605)
!7624 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17hc4399be5a594a88aE", scope: !591, file: !7540, line: 193, type: !7625, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7625 = !DISubroutineType(types: !7626)
!7626 = !{!591}
!7627 = !DILocation(line: 196, column: 22, scope: !7624)
!7628 = !DILocation(line: 195, column: 9, scope: !7624)
!7629 = !DILocation(line: 198, column: 6, scope: !7624)
!7630 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hab3af55e115e4d9aE", scope: !7631, file: !7540, line: 241, type: !7632, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7634)
!7631 = !DINamespace(name: "{impl#5}", scope: !14)
!7632 = !DISubroutineType(types: !7633)
!7633 = !{!12, !6317, !636, !917}
!7634 = !{!7635, !7636}
!7635 = !DILocalVariable(name: "self", arg: 1, scope: !7630, file: !7540, line: 241, type: !6317)
!7636 = !DILocalVariable(name: "index", arg: 2, scope: !7630, file: !7540, line: 241, type: !636)
!7637 = !DILocation(line: 241, column: 14, scope: !7630)
!7638 = !DILocation(line: 241, column: 21, scope: !7630)
!7639 = !DILocation(line: 242, column: 23, scope: !7630)
!7640 = !DILocation(line: 242, column: 10, scope: !7630)
!7641 = !DILocation(line: 242, column: 9, scope: !7630)
!7642 = !DILocation(line: 243, column: 6, scope: !7630)
!7643 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h3cfad4cd43887183E", scope: !7644, file: !7540, line: 248, type: !7645, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7647)
!7644 = !DINamespace(name: "{impl#6}", scope: !14)
!7645 = !DISubroutineType(types: !7646)
!7646 = !{!3690, !590, !636, !917}
!7647 = !{!7648, !7649}
!7648 = !DILocalVariable(name: "self", arg: 1, scope: !7643, file: !7540, line: 248, type: !590)
!7649 = !DILocalVariable(name: "index", arg: 2, scope: !7643, file: !7540, line: 248, type: !636)
!7650 = !DILocation(line: 248, column: 18, scope: !7643)
!7651 = !DILocation(line: 248, column: 29, scope: !7643)
!7652 = !DILocation(line: 249, column: 27, scope: !7643)
!7653 = !DILocation(line: 249, column: 14, scope: !7643)
!7654 = !DILocation(line: 249, column: 9, scope: !7643)
!7655 = !DILocation(line: 250, column: 6, scope: !7643)
!7656 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h88ace3f64fa2e81dE", scope: !7657, file: !7540, line: 254, type: !7625, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7657 = !DINamespace(name: "{impl#7}", scope: !14)
!7658 = !DILocation(line: 255, column: 9, scope: !7656)
!7659 = !DILocation(line: 256, column: 6, scope: !7656)
!7660 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h8764c670ef38c7f8E", scope: !7661, file: !7540, line: 261, type: !7662, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7664)
!7661 = !DINamespace(name: "{impl#8}", scope: !14)
!7662 = !DISubroutineType(types: !7663)
!7663 = !{!192, !6317, !210}
!7664 = !{!7665, !7666}
!7665 = !DILocalVariable(name: "self", arg: 1, scope: !7660, file: !7540, line: 261, type: !6317)
!7666 = !DILocalVariable(name: "f", arg: 2, scope: !7660, file: !7540, line: 261, type: !210)
!7667 = !DILocation(line: 261, column: 12, scope: !7660)
!7668 = !DILocation(line: 261, column: 19, scope: !7660)
!7669 = !DILocation(line: 262, column: 9, scope: !7660)
!7670 = !DILocation(line: 263, column: 6, scope: !7660)
!7671 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h21cf415ce980ce90E", scope: !636, file: !7540, line: 284, type: !7672, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7674)
!7672 = !DISubroutineType(types: !7673)
!7673 = !{!636, !35}
!7674 = !{!7675}
!7675 = !DILocalVariable(name: "index", arg: 1, scope: !7671, file: !7540, line: 284, type: !35)
!7676 = !DILocation(line: 284, column: 31, scope: !7671)
!7677 = !DILocation(line: 285, column: 14, scope: !7671)
!7678 = !DILocation(line: 285, column: 9, scope: !7671)
!7679 = !DILocation(line: 286, column: 6, scope: !7671)
!7680 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h6f08567384ca45fbE", scope: !7681, file: !7540, line: 305, type: !7682, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7684)
!7681 = !DINamespace(name: "{impl#12}", scope: !14)
!7682 = !DISubroutineType(types: !7683)
!7683 = !{!20, !636}
!7684 = !{!7685}
!7685 = !DILocalVariable(name: "index", arg: 1, scope: !7680, file: !7540, line: 305, type: !636)
!7686 = !DILocation(line: 305, column: 13, scope: !7680)
!7687 = !DILocation(line: 53, column: 21, scope: !5057, inlinedAt: !7688)
!7688 = distinct !DILocation(line: 306, column: 9, scope: !7680)
!7689 = !DILocation(line: 54, column: 17, scope: !5057, inlinedAt: !7688)
!7690 = !DILocation(line: 307, column: 6, scope: !7680)
!7691 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h0985c6de2b24053cE", scope: !7692, file: !7540, line: 312, type: !7693, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7695)
!7692 = !DINamespace(name: "{impl#13}", scope: !14)
!7693 = !DISubroutineType(types: !7694)
!7694 = !{!9, !636}
!7695 = !{!7696}
!7696 = !DILocalVariable(name: "index", arg: 1, scope: !7691, file: !7540, line: 312, type: !636)
!7697 = !DILocation(line: 312, column: 13, scope: !7691)
!7698 = !DILocalVariable(name: "small", arg: 1, scope: !7699, file: !3814, line: 53, type: !35)
!7699 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h141b7c5f4055fe75E", scope: !7700, file: !3814, line: 53, type: !7701, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7703)
!7700 = !DINamespace(name: "{impl#72}", scope: !3817)
!7701 = !DISubroutineType(types: !7702)
!7702 = !{!9, !35}
!7703 = !{!7698}
!7704 = !DILocation(line: 53, column: 21, scope: !7699, inlinedAt: !7705)
!7705 = distinct !DILocation(line: 313, column: 9, scope: !7691)
!7706 = !DILocation(line: 54, column: 17, scope: !7699, inlinedAt: !7705)
!7707 = !DILocation(line: 314, column: 6, scope: !7691)
!7708 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17he139e631916b1cb7E", scope: !4686, file: !7540, line: 335, type: !7709, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7711)
!7709 = !DISubroutineType(types: !7710)
!7710 = !{!4686, !35}
!7711 = !{!7712}
!7712 = !DILocalVariable(name: "offset", arg: 1, scope: !7708, file: !7540, line: 335, type: !35)
!7713 = !DILocation(line: 335, column: 31, scope: !7708)
!7714 = !DILocation(line: 336, column: 14, scope: !7708)
!7715 = !DILocation(line: 336, column: 9, scope: !7708)
!7716 = !DILocation(line: 337, column: 6, scope: !7708)
!7717 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17he54b8704b07a234dE", scope: !7718, file: !7540, line: 356, type: !7719, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7721)
!7718 = !DINamespace(name: "{impl#17}", scope: !14)
!7719 = !DISubroutineType(types: !7720)
!7720 = !{!20, !4686}
!7721 = !{!7722}
!7722 = !DILocalVariable(name: "offset", arg: 1, scope: !7717, file: !7540, line: 356, type: !4686)
!7723 = !DILocation(line: 356, column: 13, scope: !7717)
!7724 = !DILocation(line: 53, column: 21, scope: !5057, inlinedAt: !7725)
!7725 = distinct !DILocation(line: 357, column: 9, scope: !7717)
!7726 = !DILocation(line: 54, column: 17, scope: !5057, inlinedAt: !7725)
!7727 = !DILocation(line: 358, column: 6, scope: !7717)
!7728 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hac4bb437a0120737E", scope: !814, file: !7540, line: 383, type: !7729, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7744)
!7729 = !DISubroutineType(types: !7730)
!7730 = !{!7731, !814}
!7731 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7732, templateParams: !21, identifier: "ed34fb42f8166baf811bd9dbd554a854")
!7732 = !{!7733}
!7733 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7731, file: !2, size: 8, align: 8, elements: !7734, templateParams: !21, identifier: "7d7a182aa31a32edae68f7704d88ddc2", discriminator: !7743)
!7734 = !{!7735, !7739}
!7735 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7733, file: !2, baseType: !7736, size: 8, align: 8, extraData: i64 0)
!7736 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7731, file: !2, size: 8, align: 8, elements: !21, templateParams: !7737, identifier: "a0dfbc6ed753c06a2c69d3d21cf2f475")
!7737 = !{!7738}
!7738 = !DITemplateTypeParameter(name: "T", type: !814)
!7739 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7733, file: !2, baseType: !7740, size: 8, align: 8)
!7740 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7731, file: !2, size: 8, align: 8, elements: !7741, templateParams: !7737, identifier: "c2485e11e0b8a423c6e6d513235453b5")
!7741 = !{!7742}
!7742 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7740, file: !2, baseType: !814, size: 8, align: 8)
!7743 = !DIDerivedType(tag: DW_TAG_member, scope: !7731, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7744 = !{!7745}
!7745 = !DILocalVariable(name: "self", arg: 1, scope: !7728, file: !7540, line: 383, type: !814)
!7746 = !DILocation(line: 383, column: 35, scope: !7728)
!7747 = !DILocation(line: 384, column: 15, scope: !7728)
!7748 = !{i8 1, i8 5}
!7749 = !DILocation(line: 384, column: 9, scope: !7728)
!7750 = !DILocation(line: 388, column: 36, scope: !7728)
!7751 = !DILocation(line: 387, column: 41, scope: !7728)
!7752 = !DILocation(line: 387, column: 36, scope: !7728)
!7753 = !DILocation(line: 387, column: 60, scope: !7728)
!7754 = !DILocation(line: 386, column: 43, scope: !7728)
!7755 = !DILocation(line: 386, column: 38, scope: !7728)
!7756 = !DILocation(line: 386, column: 62, scope: !7728)
!7757 = !DILocation(line: 385, column: 42, scope: !7728)
!7758 = !DILocation(line: 385, column: 37, scope: !7728)
!7759 = !DILocation(line: 385, column: 63, scope: !7728)
!7760 = !DILocation(line: 390, column: 6, scope: !7728)
!7761 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hc6cdff228ff465f1E", scope: !814, file: !7540, line: 393, type: !7762, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7764)
!7762 = !DISubroutineType(types: !7763)
!7763 = !{!20, !814}
!7764 = !{!7765}
!7765 = !DILocalVariable(name: "self", arg: 1, scope: !7761, file: !7540, line: 393, type: !814)
!7766 = !DILocation(line: 393, column: 48, scope: !7761)
!7767 = !DILocation(line: 394, column: 18, scope: !7761)
!7768 = !DILocation(line: 394, column: 17, scope: !7761)
!7769 = !DILocation(line: 394, column: 9, scope: !7761)
!7770 = !DILocation(line: 395, column: 6, scope: !7761)
!7771 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h09e0353df9e89eb3E", scope: !814, file: !7540, line: 398, type: !7762, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7772)
!7772 = !{!7773}
!7773 = !DILocalVariable(name: "self", arg: 1, scope: !7771, file: !7540, line: 398, type: !814)
!7774 = !DILocation(line: 398, column: 48, scope: !7771)
!7775 = !DILocation(line: 399, column: 20, scope: !7771)
!7776 = !DILocation(line: 399, column: 19, scope: !7771)
!7777 = !DILocation(line: 399, column: 18, scope: !7771)
!7778 = !DILocation(line: 399, column: 17, scope: !7771)
!7779 = !DILocation(line: 399, column: 9, scope: !7771)
!7780 = !DILocation(line: 400, column: 6, scope: !7771)
!7781 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617h36111f5cc3660216E", scope: !259, file: !4829, line: 55, type: !7782, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7784)
!7782 = !DISubroutineType(types: !7783)
!7783 = !{!259, !35}
!7784 = !{!7785, !7786}
!7785 = !DILocalVariable(name: "value", arg: 1, scope: !7781, file: !4829, line: 55, type: !35)
!7786 = !DILocalVariable(name: "i", scope: !7787, file: !4829, line: 61, type: !35, align: 2)
!7787 = distinct !DILexicalBlock(scope: !7781, file: !4829, line: 61, column: 13)
!7788 = !DILocation(line: 55, column: 21, scope: !7781)
!7789 = !DILocation(line: 61, column: 13, scope: !7787)
!7790 = !DILocation(line: 56, column: 9, scope: !7781)
!7791 = !DILocation(line: 61, column: 13, scope: !7781)
!7792 = !DILocation(line: 61, column: 18, scope: !7787)
!7793 = !DILocation(line: 57, column: 18, scope: !7781)
!7794 = !DILocation(line: 58, column: 18, scope: !7781)
!7795 = !DILocation(line: 59, column: 18, scope: !7781)
!7796 = !DILocation(line: 60, column: 18, scope: !7781)
!7797 = !DILocation(line: 63, column: 6, scope: !7781)
!7798 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h04b289497f5929f8E", scope: !7799, file: !4572, line: 40, type: !7800, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7802)
!7799 = !DINamespace(name: "{impl#47}", scope: !61)
!7800 = !DISubroutineType(types: !7801)
!7801 = !{!310, !647, !647}
!7802 = !{!7803, !7804}
!7803 = !DILocalVariable(name: "self", arg: 1, scope: !7798, file: !4572, line: 40, type: !647)
!7804 = !DILocalVariable(name: "other", arg: 2, scope: !7798, file: !4572, line: 40, type: !647)
!7805 = !DILocation(line: 40, column: 23, scope: !7798)
!7806 = !DILocation(line: 42, column: 21, scope: !7798)
!7807 = !DILocation(line: 40, column: 32, scope: !7798)
!7808 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hc606b83b94a6b7a2E", scope: !7810, file: !7809, line: 82, type: !7812, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7818)
!7809 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7810 = !DINamespace(name: "{impl#20}", scope: !7811)
!7811 = !DINamespace(name: "port", scope: !389)
!7812 = !DISubroutineType(types: !7813)
!7813 = !{!192, !7814, !210}
!7814 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7815, size: 64, align: 64, dwarfAddressSpace: 0)
!7815 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7811, file: !2, align: 8, elements: !7816, templateParams: !21, identifier: "7ae0e602872a8f13a0f7fc40e1823978")
!7816 = !{!7817}
!7817 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7815, file: !2, baseType: !7, align: 8)
!7818 = !{!7819, !7820}
!7819 = !DILocalVariable(name: "self", arg: 1, scope: !7808, file: !7809, line: 82, type: !7814)
!7820 = !DILocalVariable(name: "f", arg: 2, scope: !7808, file: !7809, line: 82, type: !210)
!7821 = !DILocation(line: 82, column: 10, scope: !7808)
!7822 = !DILocation(line: 83, column: 27, scope: !7808)
!7823 = !DILocation(line: 82, column: 15, scope: !7808)
!7824 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7c1ad3d7d606f53E", scope: !7825, file: !7809, line: 91, type: !7826, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7832)
!7825 = !DINamespace(name: "{impl#21}", scope: !7811)
!7826 = !DISubroutineType(types: !7827)
!7827 = !{!192, !7828, !210}
!7828 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7829, size: 64, align: 64, dwarfAddressSpace: 0)
!7829 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7811, file: !2, align: 8, elements: !7830, templateParams: !21, identifier: "a46e8e763c02ddcd87e3dd1cac41b0ed")
!7830 = !{!7831}
!7831 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7829, file: !2, baseType: !7, align: 8)
!7832 = !{!7833, !7834}
!7833 = !DILocalVariable(name: "self", arg: 1, scope: !7824, file: !7809, line: 91, type: !7828)
!7834 = !DILocalVariable(name: "f", arg: 2, scope: !7824, file: !7809, line: 91, type: !210)
!7835 = !DILocation(line: 91, column: 10, scope: !7824)
!7836 = !DILocation(line: 92, column: 28, scope: !7824)
!7837 = !DILocation(line: 91, column: 15, scope: !7824)
!7838 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb10bf755ee969addE", scope: !7839, file: !7809, line: 100, type: !7840, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7846)
!7839 = !DINamespace(name: "{impl#22}", scope: !7811)
!7840 = !DISubroutineType(types: !7841)
!7841 = !{!192, !7842, !210}
!7842 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7843, size: 64, align: 64, dwarfAddressSpace: 0)
!7843 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7811, file: !2, align: 8, elements: !7844, templateParams: !21, identifier: "ee6f7d7022f94f6d4360306d282d5f80")
!7844 = !{!7845}
!7845 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7843, file: !2, baseType: !7, align: 8)
!7846 = !{!7847, !7848}
!7847 = !DILocalVariable(name: "self", arg: 1, scope: !7838, file: !7809, line: 100, type: !7842)
!7848 = !DILocalVariable(name: "f", arg: 2, scope: !7838, file: !7809, line: 100, type: !210)
!7849 = !DILocation(line: 100, column: 10, scope: !7838)
!7850 = !DILocation(line: 101, column: 28, scope: !7838)
!7851 = !DILocation(line: 100, column: 15, scope: !7838)
!7852 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h559fc9f6e561e940E", scope: !7854, file: !7853, line: 3, type: !7856, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7862)
!7853 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7854 = !DINamespace(name: "{impl#3}", scope: !7855)
!7855 = !DINamespace(name: "random", scope: !389)
!7856 = !DISubroutineType(types: !7857)
!7857 = !{!192, !7858, !210}
!7858 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7859, size: 64, align: 64, dwarfAddressSpace: 0)
!7859 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7855, file: !2, align: 8, elements: !7860, templateParams: !21, identifier: "d9696355095e0a98adc2c4191a555723")
!7860 = !{!7861}
!7861 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7859, file: !2, baseType: !7, align: 8)
!7862 = !{!7863, !7864}
!7863 = !DILocalVariable(name: "self", arg: 1, scope: !7852, file: !7853, line: 3, type: !7858)
!7864 = !DILocalVariable(name: "f", arg: 2, scope: !7852, file: !7853, line: 3, type: !210)
!7865 = !DILocation(line: 3, column: 23, scope: !7852)
!7866 = !DILocation(line: 5, column: 19, scope: !7852)
!7867 = !DILocation(line: 3, column: 28, scope: !7852)
!7868 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hfd3c388f3538d3f0E", scope: !5045, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7871)
!7869 = !DISubroutineType(types: !7870)
!7870 = !{!5049}
!7871 = !{!7872}
!7872 = !DILocalVariable(name: "segment", scope: !7873, file: !5044, line: 14, type: !35, align: 2)
!7873 = distinct !DILexicalBlock(scope: !7868, file: !5044, line: 14, column: 13)
!7874 = !DILocation(line: 14, column: 17, scope: !7873)
!7875 = !DILocation(line: 16, column: 17, scope: !7873)
!7876 = !{i32 40502}
!7877 = !DILocation(line: 18, column: 29, scope: !7873)
!7878 = !DILocation(line: 18, column: 13, scope: !7873)
!7879 = !DILocation(line: 19, column: 10, scope: !7868)
!7880 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17hbf86a890a6925f25E", scope: !7881, file: !5044, line: 28, type: !5047, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7882)
!7881 = !DINamespace(name: "{impl#2}", scope: !5046)
!7882 = !{!7883}
!7883 = !DILocalVariable(name: "sel", arg: 1, scope: !7880, file: !5044, line: 28, type: !5049)
!7884 = !DILocation(line: 28, column: 31, scope: !7880)
!7885 = !DILocation(line: 30, column: 21, scope: !7880)
!7886 = !{i32 40900}
!7887 = !DILocation(line: 32, column: 14, scope: !7880)
!7888 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h25a5746dd3264630E", scope: !7881, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7889)
!7889 = !{!7890}
!7890 = !DILocalVariable(name: "segment", scope: !7891, file: !5044, line: 14, type: !35, align: 2)
!7891 = distinct !DILexicalBlock(scope: !7888, file: !5044, line: 14, column: 13)
!7892 = !DILocation(line: 14, column: 17, scope: !7891)
!7893 = !DILocation(line: 16, column: 17, scope: !7891)
!7894 = !DILocation(line: 18, column: 29, scope: !7891)
!7895 = !DILocation(line: 18, column: 13, scope: !7891)
!7896 = !DILocation(line: 19, column: 10, scope: !7888)
!7897 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h94839c5cfb833ebaE", scope: !7898, file: !5044, line: 28, type: !5047, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7899)
!7898 = !DINamespace(name: "{impl#3}", scope: !5046)
!7899 = !{!7900}
!7900 = !DILocalVariable(name: "sel", arg: 1, scope: !7897, file: !5044, line: 28, type: !5049)
!7901 = !DILocation(line: 28, column: 31, scope: !7897)
!7902 = !DILocation(line: 30, column: 21, scope: !7897)
!7903 = !DILocation(line: 32, column: 14, scope: !7897)
!7904 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h5be771ad79b4c1ccE", scope: !7898, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7905)
!7905 = !{!7906}
!7906 = !DILocalVariable(name: "segment", scope: !7907, file: !5044, line: 14, type: !35, align: 2)
!7907 = distinct !DILexicalBlock(scope: !7904, file: !5044, line: 14, column: 13)
!7908 = !DILocation(line: 14, column: 17, scope: !7907)
!7909 = !DILocation(line: 16, column: 17, scope: !7907)
!7910 = !DILocation(line: 18, column: 29, scope: !7907)
!7911 = !DILocation(line: 18, column: 13, scope: !7907)
!7912 = !DILocation(line: 19, column: 10, scope: !7904)
!7913 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hf3bf780b2f94bf49E", scope: !7914, file: !5044, line: 28, type: !5047, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7915)
!7914 = !DINamespace(name: "{impl#4}", scope: !5046)
!7915 = !{!7916}
!7916 = !DILocalVariable(name: "sel", arg: 1, scope: !7913, file: !5044, line: 28, type: !5049)
!7917 = !DILocation(line: 28, column: 31, scope: !7913)
!7918 = !DILocation(line: 30, column: 21, scope: !7913)
!7919 = !DILocation(line: 32, column: 14, scope: !7913)
!7920 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h9eb9083f97bb279fE", scope: !7914, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7921)
!7921 = !{!7922}
!7922 = !DILocalVariable(name: "segment", scope: !7923, file: !5044, line: 14, type: !35, align: 2)
!7923 = distinct !DILexicalBlock(scope: !7920, file: !5044, line: 14, column: 13)
!7924 = !DILocation(line: 14, column: 17, scope: !7923)
!7925 = !DILocation(line: 16, column: 17, scope: !7923)
!7926 = !DILocation(line: 18, column: 29, scope: !7923)
!7927 = !DILocation(line: 18, column: 13, scope: !7923)
!7928 = !DILocation(line: 19, column: 10, scope: !7920)
!7929 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h0c0b03d21dfd5b75E", scope: !7930, file: !5044, line: 28, type: !5047, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7931)
!7930 = !DINamespace(name: "{impl#5}", scope: !5046)
!7931 = !{!7932}
!7932 = !DILocalVariable(name: "sel", arg: 1, scope: !7929, file: !5044, line: 28, type: !5049)
!7933 = !DILocation(line: 28, column: 31, scope: !7929)
!7934 = !DILocation(line: 30, column: 21, scope: !7929)
!7935 = !DILocation(line: 32, column: 14, scope: !7929)
!7936 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h4d0aa5369ba70eceE", scope: !7930, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7937)
!7937 = !{!7938}
!7938 = !DILocalVariable(name: "segment", scope: !7939, file: !5044, line: 14, type: !35, align: 2)
!7939 = distinct !DILexicalBlock(scope: !7936, file: !5044, line: 14, column: 13)
!7940 = !DILocation(line: 14, column: 17, scope: !7939)
!7941 = !DILocation(line: 16, column: 17, scope: !7939)
!7942 = !DILocation(line: 18, column: 29, scope: !7939)
!7943 = !DILocation(line: 18, column: 13, scope: !7939)
!7944 = !DILocation(line: 19, column: 10, scope: !7936)
!7945 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hbc070b24f642a62aE", scope: !7946, file: !5044, line: 41, type: !7947, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7949)
!7946 = !DINamespace(name: "{impl#6}", scope: !5046)
!7947 = !DISubroutineType(types: !7948)
!7948 = !{!60}
!7949 = !{!7950}
!7950 = !DILocalVariable(name: "val", scope: !7951, file: !5044, line: 43, type: !20, align: 8)
!7951 = distinct !DILexicalBlock(scope: !7945, file: !5044, line: 43, column: 21)
!7952 = !DILocation(line: 43, column: 25, scope: !7951)
!7953 = !DILocation(line: 44, column: 21, scope: !7951)
!7954 = !{i32 41317}
!7955 = !DILocation(line: 45, column: 42, scope: !7951)
!7956 = !DILocation(line: 45, column: 21, scope: !7951)
!7957 = !DILocation(line: 47, column: 14, scope: !7945)
!7958 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h8b06175086ef327fE", scope: !7946, file: !5044, line: 49, type: !7959, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7961)
!7959 = !DISubroutineType(types: !7960)
!7960 = !{null, !60}
!7961 = !{!7962}
!7962 = !DILocalVariable(name: "base", arg: 1, scope: !7958, file: !5044, line: 49, type: !60)
!7963 = !DILocation(line: 49, column: 34, scope: !7958)
!7964 = !DILocation(line: 51, column: 67, scope: !7958)
!7965 = !DILocation(line: 51, column: 21, scope: !7958)
!7966 = !{i32 41586}
!7967 = !DILocation(line: 53, column: 14, scope: !7958)
!7968 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h66805fb95332c861E", scope: !7969, file: !5044, line: 28, type: !5047, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7970)
!7969 = !DINamespace(name: "{impl#7}", scope: !5046)
!7970 = !{!7971}
!7971 = !DILocalVariable(name: "sel", arg: 1, scope: !7968, file: !5044, line: 28, type: !5049)
!7972 = !DILocation(line: 28, column: 31, scope: !7968)
!7973 = !DILocation(line: 30, column: 21, scope: !7968)
!7974 = !DILocation(line: 32, column: 14, scope: !7968)
!7975 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h71bfad4dc3bd9062E", scope: !7969, file: !5044, line: 13, type: !7869, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7976)
!7976 = !{!7977}
!7977 = !DILocalVariable(name: "segment", scope: !7978, file: !5044, line: 14, type: !35, align: 2)
!7978 = distinct !DILexicalBlock(scope: !7975, file: !5044, line: 14, column: 13)
!7979 = !DILocation(line: 14, column: 17, scope: !7978)
!7980 = !DILocation(line: 16, column: 17, scope: !7978)
!7981 = !DILocation(line: 18, column: 29, scope: !7978)
!7982 = !DILocation(line: 18, column: 13, scope: !7978)
!7983 = !DILocation(line: 19, column: 10, scope: !7975)
!7984 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h493599dc52dcd401E", scope: !7985, file: !5044, line: 41, type: !7947, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7986)
!7985 = !DINamespace(name: "{impl#8}", scope: !5046)
!7986 = !{!7987}
!7987 = !DILocalVariable(name: "val", scope: !7988, file: !5044, line: 43, type: !20, align: 8)
!7988 = distinct !DILexicalBlock(scope: !7984, file: !5044, line: 43, column: 21)
!7989 = !DILocation(line: 43, column: 25, scope: !7988)
!7990 = !DILocation(line: 44, column: 21, scope: !7988)
!7991 = !DILocation(line: 45, column: 42, scope: !7988)
!7992 = !DILocation(line: 45, column: 21, scope: !7988)
!7993 = !DILocation(line: 47, column: 14, scope: !7984)
!7994 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hb55fc81a11cc3e7cE", scope: !7985, file: !5044, line: 49, type: !7959, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7995)
!7995 = !{!7996}
!7996 = !DILocalVariable(name: "base", arg: 1, scope: !7994, file: !5044, line: 49, type: !60)
!7997 = !DILocation(line: 49, column: 34, scope: !7994)
!7998 = !DILocation(line: 51, column: 67, scope: !7994)
!7999 = !DILocation(line: 51, column: 21, scope: !7994)
!8000 = !DILocation(line: 53, column: 14, scope: !7994)
!8001 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17ha2a295e064e30982E", scope: !8002, file: !5076, line: 23, type: !8003, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8024)
!8002 = !DINamespace(name: "{impl#1}", scope: !388)
!8003 = !DISubroutineType(types: !8004)
!8004 = !{!192, !8005, !210}
!8005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8006, size: 64, align: 64, dwarfAddressSpace: 0)
!8006 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !388, file: !2, size: 128, align: 64, elements: !8007, templateParams: !21, identifier: "b1c1ded8dcebab7fa1db34df3f883315")
!8007 = !{!8008}
!8008 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8006, file: !2, size: 128, align: 64, elements: !8009, templateParams: !21, identifier: "998325c2d41fdca3d7f257342312f5ea", discriminator: !8023)
!8009 = !{!8010, !8015, !8019, !8021}
!8010 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8008, file: !2, baseType: !8011, size: 128, align: 64, extraData: i64 0)
!8011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8006, file: !2, size: 128, align: 64, elements: !8012, templateParams: !21, identifier: "f1078f7710933e0357b039ce267970b6")
!8012 = !{!8013, !8014}
!8013 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8011, file: !2, baseType: !60, size: 64, align: 64, offset: 64)
!8014 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8011, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8015 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8008, file: !2, baseType: !8016, size: 128, align: 64, extraData: i64 1)
!8016 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8006, file: !2, size: 128, align: 64, elements: !8017, templateParams: !21, identifier: "b035646ccf36dbaaa314eff26ca21c13")
!8017 = !{!8018}
!8018 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8016, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8019 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8008, file: !2, baseType: !8020, size: 128, align: 64, extraData: i64 2)
!8020 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8006, file: !2, size: 128, align: 64, elements: !21, identifier: "5d43db35dc64cf2c75a2883af4916643")
!8021 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8008, file: !2, baseType: !8022, size: 128, align: 64, extraData: i64 3)
!8022 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8006, file: !2, size: 128, align: 64, elements: !21, identifier: "4919a87a3bcaa9b17fdac40a047798a1")
!8023 = !DIDerivedType(tag: DW_TAG_member, scope: !8006, file: !2, baseType: !35, size: 16, align: 16, flags: DIFlagArtificial)
!8024 = !{!8025, !8026, !8027, !8029, !8030}
!8025 = !DILocalVariable(name: "self", arg: 1, scope: !8001, file: !5076, line: 23, type: !8005)
!8026 = !DILocalVariable(name: "f", arg: 2, scope: !8001, file: !5076, line: 23, type: !210)
!8027 = !DILocalVariable(name: "__self_0", scope: !8028, file: !5076, line: 26, type: !87, align: 8)
!8028 = distinct !DILexicalBlock(scope: !8001, file: !5076, line: 23, column: 10)
!8029 = !DILocalVariable(name: "__self_1", scope: !8028, file: !5076, line: 26, type: !386, align: 8)
!8030 = !DILocalVariable(name: "__self_0", scope: !8031, file: !5076, line: 29, type: !386, align: 8)
!8031 = distinct !DILexicalBlock(scope: !8001, file: !5076, line: 23, column: 10)
!8032 = !DILocation(line: 23, column: 10, scope: !8001)
!8033 = !DILocation(line: 26, column: 23, scope: !8028)
!8034 = !DILocation(line: 29, column: 12, scope: !8031)
!8035 = !{i16 0, i16 4}
!8036 = !DILocation(line: 26, column: 13, scope: !8001)
!8037 = !DILocation(line: 26, column: 13, scope: !8028)
!8038 = !DILocation(line: 26, column: 23, scope: !8001)
!8039 = !DILocation(line: 23, column: 10, scope: !8028)
!8040 = !DILocation(line: 29, column: 12, scope: !8001)
!8041 = !DILocation(line: 23, column: 10, scope: !8031)
!8042 = !DILocation(line: 23, column: 15, scope: !8001)
!8043 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h303af406c85a9d48E", scope: !8044, file: !5076, line: 41, type: !8045, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8052)
!8044 = !DINamespace(name: "{impl#2}", scope: !388)
!8045 = !DISubroutineType(types: !8046)
!8046 = !{!192, !8047, !210}
!8047 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8048, size: 64, align: 64, dwarfAddressSpace: 0)
!8048 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !388, file: !2, size: 128, align: 64, elements: !8049, templateParams: !21, identifier: "82848431e9a6bd0c9fa98c9032960622")
!8049 = !{!8050, !8051}
!8050 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8048, file: !2, baseType: !20, size: 64, align: 64)
!8051 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8048, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!8052 = !{!8053, !8054}
!8053 = !DILocalVariable(name: "self", arg: 1, scope: !8043, file: !5076, line: 41, type: !8047)
!8054 = !DILocalVariable(name: "f", arg: 2, scope: !8043, file: !5076, line: 41, type: !210)
!8055 = !DILocation(line: 41, column: 10, scope: !8043)
!8056 = !DILocation(line: 44, column: 5, scope: !8043)
!8057 = !DILocation(line: 41, column: 15, scope: !8043)
!8058 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h350106b2799d5071E", scope: !8059, file: !5076, line: 49, type: !8060, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8062)
!8059 = !DINamespace(name: "{impl#3}", scope: !388)
!8060 = !DISubroutineType(types: !8061)
!8061 = !{!192, !386, !210}
!8062 = !{!8063, !8064}
!8063 = !DILocalVariable(name: "self", arg: 1, scope: !8058, file: !5076, line: 49, type: !386)
!8064 = !DILocalVariable(name: "f", arg: 2, scope: !8058, file: !5076, line: 49, type: !210)
!8065 = !DILocation(line: 49, column: 10, scope: !8058)
!8066 = !DILocation(line: 50, column: 17, scope: !8058)
!8067 = !DILocation(line: 49, column: 15, scope: !8058)
!8068 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9acfea02e7a52358E", scope: !8070, file: !8069, line: 7, type: !8072, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8076)
!8069 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8070 = !DINamespace(name: "{impl#0}", scope: !8071)
!8071 = !DINamespace(name: "control", scope: !783)
!8072 = !DISubroutineType(types: !8073)
!8073 = !{!192, !8074, !210}
!8074 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8075, size: 64, align: 64, dwarfAddressSpace: 0)
!8075 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8071, file: !2, align: 8, elements: !21, identifier: "2dbe1c4d4bd1d5321460445bddda7f7d")
!8076 = !{!8077, !8078}
!8077 = !DILocalVariable(name: "self", arg: 1, scope: !8068, file: !8069, line: 7, type: !8074)
!8078 = !DILocalVariable(name: "f", arg: 2, scope: !8068, file: !8069, line: 7, type: !210)
!8079 = !DILocation(line: 7, column: 10, scope: !8068)
!8080 = !DILocation(line: 7, column: 15, scope: !8068)
!8081 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17heb8f560c7f1b37faE", scope: !8083, file: !8082, line: 434, type: !8084, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8090)
!8082 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8083 = !DINamespace(name: "{impl#10}", scope: !8071)
!8084 = !DISubroutineType(types: !8085)
!8085 = !{!192, !8086, !210}
!8086 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8087, size: 64, align: 64, dwarfAddressSpace: 0)
!8087 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8071, file: !2, size: 64, align: 64, elements: !8088, templateParams: !21, identifier: "b114c856ee916d6d813ba300b7b2dcc9")
!8088 = !{!8089}
!8089 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8087, file: !2, baseType: !20, size: 64, align: 64)
!8090 = !{!8091, !8092, !8093, !8095, !8110, !8112, !8114, !8116, !8118, !8120, !8122, !8124, !8126, !8128, !8130, !8132, !8134, !8136, !8138, !8140, !8142, !8144, !8146, !8148, !8150, !8152, !8154, !8156, !8158, !8160, !8162, !8164, !8166, !8168, !8170, !8172, !8174, !8176, !8178, !8180, !8182, !8184, !8186, !8188, !8190, !8192, !8194, !8196, !8198, !8200, !8202, !8204, !8206, !8208, !8210, !8212}
!8091 = !DILocalVariable(name: "self", arg: 1, scope: !8081, file: !8082, line: 434, type: !8086)
!8092 = !DILocalVariable(name: "f", arg: 2, scope: !8081, file: !8082, line: 434, type: !210)
!8093 = !DILocalVariable(name: "first", scope: !8094, file: !8082, line: 471, type: !310, align: 1)
!8094 = distinct !DILexicalBlock(scope: !8081, file: !8082, line: 471, column: 17)
!8095 = !DILocalVariable(name: "residual", scope: !8096, file: !8082, line: 475, type: !8097, align: 1)
!8096 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8097 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !193, file: !2, align: 8, elements: !8098, templateParams: !21, identifier: "d39c6f82b406755e45563b72ee25a6d5")
!8098 = !{!8099}
!8099 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8097, file: !2, align: 8, elements: !8100, templateParams: !21, identifier: "58a09e341e5187a970fdc7a1a6ec49ba")
!8100 = !{!8101, !8106}
!8101 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8099, file: !2, baseType: !8102, align: 8)
!8102 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8097, file: !2, align: 8, elements: !8103, templateParams: !8105, identifier: "e4e60b13091aa0e7cbe1245a12de44d6")
!8103 = !{!8104}
!8104 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8102, file: !2, baseType: !907, align: 8)
!8105 = !{!912, !203}
!8106 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8099, file: !2, baseType: !8107, align: 8)
!8107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8097, file: !2, align: 8, elements: !8108, templateParams: !8105, identifier: "2f60f8351a1f5e98cbb38d779231c60b")
!8108 = !{!8109}
!8109 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8107, file: !2, baseType: !204, align: 8)
!8110 = !DILocalVariable(name: "val", scope: !8111, file: !8082, line: 475, type: !7, align: 1)
!8111 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8112 = !DILocalVariable(name: "residual", scope: !8113, file: !8082, line: 478, type: !8097, align: 1)
!8113 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8114 = !DILocalVariable(name: "val", scope: !8115, file: !8082, line: 478, type: !7, align: 1)
!8115 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8116 = !DILocalVariable(name: "residual", scope: !8117, file: !8082, line: 475, type: !8097, align: 1)
!8117 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8118 = !DILocalVariable(name: "val", scope: !8119, file: !8082, line: 475, type: !7, align: 1)
!8119 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8120 = !DILocalVariable(name: "residual", scope: !8121, file: !8082, line: 478, type: !8097, align: 1)
!8121 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8122 = !DILocalVariable(name: "val", scope: !8123, file: !8082, line: 478, type: !7, align: 1)
!8123 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8124 = !DILocalVariable(name: "residual", scope: !8125, file: !8082, line: 475, type: !8097, align: 1)
!8125 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8126 = !DILocalVariable(name: "val", scope: !8127, file: !8082, line: 475, type: !7, align: 1)
!8127 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8128 = !DILocalVariable(name: "residual", scope: !8129, file: !8082, line: 478, type: !8097, align: 1)
!8129 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8130 = !DILocalVariable(name: "val", scope: !8131, file: !8082, line: 478, type: !7, align: 1)
!8131 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8132 = !DILocalVariable(name: "residual", scope: !8133, file: !8082, line: 475, type: !8097, align: 1)
!8133 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8134 = !DILocalVariable(name: "val", scope: !8135, file: !8082, line: 475, type: !7, align: 1)
!8135 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8136 = !DILocalVariable(name: "residual", scope: !8137, file: !8082, line: 478, type: !8097, align: 1)
!8137 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8138 = !DILocalVariable(name: "val", scope: !8139, file: !8082, line: 478, type: !7, align: 1)
!8139 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8140 = !DILocalVariable(name: "residual", scope: !8141, file: !8082, line: 475, type: !8097, align: 1)
!8141 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8142 = !DILocalVariable(name: "val", scope: !8143, file: !8082, line: 475, type: !7, align: 1)
!8143 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8144 = !DILocalVariable(name: "residual", scope: !8145, file: !8082, line: 478, type: !8097, align: 1)
!8145 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8146 = !DILocalVariable(name: "val", scope: !8147, file: !8082, line: 478, type: !7, align: 1)
!8147 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8148 = !DILocalVariable(name: "residual", scope: !8149, file: !8082, line: 475, type: !8097, align: 1)
!8149 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8150 = !DILocalVariable(name: "val", scope: !8151, file: !8082, line: 475, type: !7, align: 1)
!8151 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8152 = !DILocalVariable(name: "residual", scope: !8153, file: !8082, line: 478, type: !8097, align: 1)
!8153 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8154 = !DILocalVariable(name: "val", scope: !8155, file: !8082, line: 478, type: !7, align: 1)
!8155 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8156 = !DILocalVariable(name: "residual", scope: !8157, file: !8082, line: 475, type: !8097, align: 1)
!8157 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8158 = !DILocalVariable(name: "val", scope: !8159, file: !8082, line: 475, type: !7, align: 1)
!8159 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8160 = !DILocalVariable(name: "residual", scope: !8161, file: !8082, line: 478, type: !8097, align: 1)
!8161 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8162 = !DILocalVariable(name: "val", scope: !8163, file: !8082, line: 478, type: !7, align: 1)
!8163 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8164 = !DILocalVariable(name: "residual", scope: !8165, file: !8082, line: 475, type: !8097, align: 1)
!8165 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8166 = !DILocalVariable(name: "val", scope: !8167, file: !8082, line: 475, type: !7, align: 1)
!8167 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8168 = !DILocalVariable(name: "residual", scope: !8169, file: !8082, line: 478, type: !8097, align: 1)
!8169 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8170 = !DILocalVariable(name: "val", scope: !8171, file: !8082, line: 478, type: !7, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8172 = !DILocalVariable(name: "residual", scope: !8173, file: !8082, line: 475, type: !8097, align: 1)
!8173 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8174 = !DILocalVariable(name: "val", scope: !8175, file: !8082, line: 475, type: !7, align: 1)
!8175 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8176 = !DILocalVariable(name: "residual", scope: !8177, file: !8082, line: 478, type: !8097, align: 1)
!8177 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8178 = !DILocalVariable(name: "val", scope: !8179, file: !8082, line: 478, type: !7, align: 1)
!8179 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8180 = !DILocalVariable(name: "residual", scope: !8181, file: !8082, line: 475, type: !8097, align: 1)
!8181 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8182 = !DILocalVariable(name: "val", scope: !8183, file: !8082, line: 475, type: !7, align: 1)
!8183 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8184 = !DILocalVariable(name: "residual", scope: !8185, file: !8082, line: 478, type: !8097, align: 1)
!8185 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8186 = !DILocalVariable(name: "val", scope: !8187, file: !8082, line: 478, type: !7, align: 1)
!8187 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8188 = !DILocalVariable(name: "residual", scope: !8189, file: !8082, line: 475, type: !8097, align: 1)
!8189 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 47)
!8190 = !DILocalVariable(name: "val", scope: !8191, file: !8082, line: 475, type: !7, align: 1)
!8191 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 475, column: 29)
!8192 = !DILocalVariable(name: "residual", scope: !8193, file: !8082, line: 478, type: !8097, align: 1)
!8193 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 70)
!8194 = !DILocalVariable(name: "val", scope: !8195, file: !8082, line: 478, type: !7, align: 1)
!8195 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 478, column: 25)
!8196 = !DILocalVariable(name: "extra_bits", scope: !8197, file: !8082, line: 481, type: !20, align: 8)
!8197 = distinct !DILexicalBlock(scope: !8094, file: !8082, line: 481, column: 17)
!8198 = !DILocalVariable(name: "residual", scope: !8199, file: !8082, line: 484, type: !8097, align: 1)
!8199 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 484, column: 43)
!8200 = !DILocalVariable(name: "val", scope: !8201, file: !8082, line: 484, type: !7, align: 1)
!8201 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 484, column: 25)
!8202 = !DILocalVariable(name: "residual", scope: !8203, file: !8082, line: 487, type: !8097, align: 1)
!8203 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 487, column: 38)
!8204 = !DILocalVariable(name: "val", scope: !8205, file: !8082, line: 487, type: !7, align: 1)
!8205 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 487, column: 21)
!8206 = !DILocalVariable(name: "residual", scope: !8207, file: !8082, line: 488, type: !8097, align: 1)
!8207 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 488, column: 70)
!8208 = !DILocalVariable(name: "val", scope: !8209, file: !8082, line: 488, type: !7, align: 1)
!8209 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 488, column: 21)
!8210 = !DILocalVariable(name: "residual", scope: !8211, file: !8082, line: 491, type: !8097, align: 1)
!8211 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 491, column: 43)
!8212 = !DILocalVariable(name: "val", scope: !8213, file: !8082, line: 491, type: !7, align: 1)
!8213 = distinct !DILexicalBlock(scope: !8197, file: !8082, line: 491, column: 21)
!8214 = !DILocation(line: 475, column: 47, scope: !8096)
!8215 = !DILocation(line: 475, column: 29, scope: !8111)
!8216 = !DILocation(line: 478, column: 70, scope: !8113)
!8217 = !DILocation(line: 478, column: 25, scope: !8115)
!8218 = !DILocation(line: 475, column: 47, scope: !8117)
!8219 = !DILocation(line: 475, column: 29, scope: !8119)
!8220 = !DILocation(line: 478, column: 70, scope: !8121)
!8221 = !DILocation(line: 478, column: 25, scope: !8123)
!8222 = !DILocation(line: 475, column: 47, scope: !8125)
!8223 = !DILocation(line: 475, column: 29, scope: !8127)
!8224 = !DILocation(line: 478, column: 70, scope: !8129)
!8225 = !DILocation(line: 478, column: 25, scope: !8131)
!8226 = !DILocation(line: 475, column: 47, scope: !8133)
!8227 = !DILocation(line: 475, column: 29, scope: !8135)
!8228 = !DILocation(line: 478, column: 70, scope: !8137)
!8229 = !DILocation(line: 478, column: 25, scope: !8139)
!8230 = !DILocation(line: 475, column: 47, scope: !8141)
!8231 = !DILocation(line: 475, column: 29, scope: !8143)
!8232 = !DILocation(line: 478, column: 70, scope: !8145)
!8233 = !DILocation(line: 478, column: 25, scope: !8147)
!8234 = !DILocation(line: 475, column: 47, scope: !8149)
!8235 = !DILocation(line: 475, column: 29, scope: !8151)
!8236 = !DILocation(line: 478, column: 70, scope: !8153)
!8237 = !DILocation(line: 478, column: 25, scope: !8155)
!8238 = !DILocation(line: 475, column: 47, scope: !8157)
!8239 = !DILocation(line: 475, column: 29, scope: !8159)
!8240 = !DILocation(line: 478, column: 70, scope: !8161)
!8241 = !DILocation(line: 478, column: 25, scope: !8163)
!8242 = !DILocation(line: 475, column: 47, scope: !8165)
!8243 = !DILocation(line: 475, column: 29, scope: !8167)
!8244 = !DILocation(line: 478, column: 70, scope: !8169)
!8245 = !DILocation(line: 478, column: 25, scope: !8171)
!8246 = !DILocation(line: 475, column: 47, scope: !8173)
!8247 = !DILocation(line: 475, column: 29, scope: !8175)
!8248 = !DILocation(line: 478, column: 70, scope: !8177)
!8249 = !DILocation(line: 478, column: 25, scope: !8179)
!8250 = !DILocation(line: 475, column: 47, scope: !8181)
!8251 = !DILocation(line: 475, column: 29, scope: !8183)
!8252 = !DILocation(line: 478, column: 70, scope: !8185)
!8253 = !DILocation(line: 478, column: 25, scope: !8187)
!8254 = !DILocation(line: 475, column: 47, scope: !8189)
!8255 = !DILocation(line: 475, column: 29, scope: !8191)
!8256 = !DILocation(line: 478, column: 70, scope: !8193)
!8257 = !DILocation(line: 478, column: 25, scope: !8195)
!8258 = !DILocation(line: 484, column: 43, scope: !8199)
!8259 = !DILocation(line: 484, column: 25, scope: !8201)
!8260 = !DILocation(line: 487, column: 38, scope: !8203)
!8261 = !DILocation(line: 487, column: 21, scope: !8205)
!8262 = !DILocation(line: 488, column: 70, scope: !8207)
!8263 = !DILocation(line: 488, column: 21, scope: !8209)
!8264 = !DILocation(line: 491, column: 43, scope: !8211)
!8265 = !DILocation(line: 491, column: 21, scope: !8213)
!8266 = !DILocation(line: 434, column: 20, scope: !8081)
!8267 = !DILocation(line: 434, column: 27, scope: !8081)
!8268 = !DILocation(line: 471, column: 21, scope: !8094)
!8269 = !DILocation(line: 481, column: 21, scope: !8197)
!8270 = !DILocation(line: 471, column: 33, scope: !8081)
!8271 = !DILocation(line: 473, column: 46, scope: !8094)
!8272 = !DILocation(line: 474, column: 29, scope: !8094)
!8273 = !DILocation(line: 474, column: 28, scope: !8094)
!8274 = !DILocation(line: 477, column: 25, scope: !8094)
!8275 = !DILocation(line: 478, column: 25, scope: !8094)
!8276 = !DILocation(line: 475, column: 29, scope: !8094)
!8277 = !DILocation(line: 475, column: 29, scope: !8096)
!8278 = !DILocation(line: 494, column: 14, scope: !8081)
!8279 = !DILocation(line: 478, column: 25, scope: !8113)
!8280 = !DILocation(line: 475, column: 29, scope: !8117)
!8281 = !DILocation(line: 478, column: 25, scope: !8121)
!8282 = !DILocation(line: 475, column: 29, scope: !8125)
!8283 = !DILocation(line: 478, column: 25, scope: !8129)
!8284 = !DILocation(line: 475, column: 29, scope: !8133)
!8285 = !DILocation(line: 478, column: 25, scope: !8137)
!8286 = !DILocation(line: 475, column: 29, scope: !8141)
!8287 = !DILocation(line: 478, column: 25, scope: !8145)
!8288 = !DILocation(line: 475, column: 29, scope: !8149)
!8289 = !DILocation(line: 478, column: 25, scope: !8153)
!8290 = !DILocation(line: 475, column: 29, scope: !8157)
!8291 = !DILocation(line: 478, column: 25, scope: !8161)
!8292 = !DILocation(line: 475, column: 29, scope: !8165)
!8293 = !DILocation(line: 478, column: 25, scope: !8169)
!8294 = !DILocation(line: 475, column: 29, scope: !8173)
!8295 = !DILocation(line: 478, column: 25, scope: !8177)
!8296 = !DILocation(line: 475, column: 29, scope: !8181)
!8297 = !DILocation(line: 478, column: 25, scope: !8185)
!8298 = !DILocation(line: 481, column: 34, scope: !8094)
!8299 = !DILocation(line: 481, column: 47, scope: !8094)
!8300 = !DILocation(line: 481, column: 46, scope: !8094)
!8301 = !DILocation(line: 482, column: 20, scope: !8197)
!8302 = !DILocation(line: 475, column: 29, scope: !8189)
!8303 = !DILocation(line: 478, column: 25, scope: !8193)
!8304 = !DILocation(line: 490, column: 20, scope: !8197)
!8305 = !DILocation(line: 483, column: 25, scope: !8197)
!8306 = !DILocation(line: 483, column: 24, scope: !8197)
!8307 = !DILocation(line: 486, column: 21, scope: !8197)
!8308 = !DILocation(line: 487, column: 21, scope: !8197)
!8309 = !DILocation(line: 484, column: 25, scope: !8197)
!8310 = !DILocation(line: 484, column: 25, scope: !8199)
!8311 = !DILocation(line: 488, column: 21, scope: !8197)
!8312 = !DILocation(line: 487, column: 21, scope: !8203)
!8313 = !DILocation(line: 488, column: 21, scope: !8207)
!8314 = !DILocation(line: 493, column: 17, scope: !8197)
!8315 = !DILocation(line: 491, column: 21, scope: !8197)
!8316 = !DILocation(line: 491, column: 21, scope: !8211)
!8317 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4580df2e39fec4e2E", scope: !8318, file: !8082, line: 497, type: !8084, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8319)
!8318 = !DINamespace(name: "{impl#11}", scope: !8071)
!8319 = !{!8320, !8321}
!8320 = !DILocalVariable(name: "self", arg: 1, scope: !8317, file: !8082, line: 497, type: !8086)
!8321 = !DILocalVariable(name: "f", arg: 2, scope: !8317, file: !8082, line: 497, type: !210)
!8322 = !DILocation(line: 497, column: 20, scope: !8317)
!8323 = !DILocation(line: 497, column: 27, scope: !8317)
!8324 = !DILocation(line: 498, column: 17, scope: !8317)
!8325 = !DILocation(line: 499, column: 14, scope: !8317)
!8326 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hfe1ee722a1b51c4eE", scope: !8327, file: !8082, line: 502, type: !8084, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8328)
!8327 = !DINamespace(name: "{impl#12}", scope: !8071)
!8328 = !{!8329, !8330}
!8329 = !DILocalVariable(name: "self", arg: 1, scope: !8326, file: !8082, line: 502, type: !8086)
!8330 = !DILocalVariable(name: "f", arg: 2, scope: !8326, file: !8082, line: 502, type: !210)
!8331 = !DILocation(line: 502, column: 20, scope: !8326)
!8332 = !DILocation(line: 502, column: 27, scope: !8326)
!8333 = !DILocation(line: 503, column: 17, scope: !8326)
!8334 = !DILocation(line: 504, column: 14, scope: !8326)
!8335 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8b4f9d29e8e21bb3E", scope: !8336, file: !8082, line: 507, type: !8084, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8337)
!8336 = !DINamespace(name: "{impl#13}", scope: !8071)
!8337 = !{!8338, !8339}
!8338 = !DILocalVariable(name: "self", arg: 1, scope: !8335, file: !8082, line: 507, type: !8086)
!8339 = !DILocalVariable(name: "f", arg: 2, scope: !8335, file: !8082, line: 507, type: !210)
!8340 = !DILocation(line: 507, column: 20, scope: !8335)
!8341 = !DILocation(line: 507, column: 27, scope: !8335)
!8342 = !DILocation(line: 508, column: 17, scope: !8335)
!8343 = !DILocation(line: 509, column: 14, scope: !8335)
!8344 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h2b7d8c77e26b0662E", scope: !8345, file: !8082, line: 512, type: !8084, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8346)
!8345 = !DINamespace(name: "{impl#14}", scope: !8071)
!8346 = !{!8347, !8348}
!8347 = !DILocalVariable(name: "self", arg: 1, scope: !8344, file: !8082, line: 512, type: !8086)
!8348 = !DILocalVariable(name: "f", arg: 2, scope: !8344, file: !8082, line: 512, type: !210)
!8349 = !DILocation(line: 512, column: 20, scope: !8344)
!8350 = !DILocation(line: 512, column: 27, scope: !8344)
!8351 = !DILocation(line: 513, column: 17, scope: !8344)
!8352 = !DILocation(line: 514, column: 14, scope: !8344)
!8353 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h698485fd1f532806E", scope: !8087, file: !8082, line: 532, type: !8354, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!8354 = !DISubroutineType(types: !8355)
!8355 = !{!8087}
!8356 = !DILocation(line: 533, column: 17, scope: !8353)
!8357 = !DILocation(line: 541, column: 14, scope: !8353)
!8358 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17had5454c6f4cb8d3cE", scope: !8087, file: !8082, line: 545, type: !8359, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8361)
!8359 = !DISubroutineType(types: !8360)
!8360 = !{!20, !8086}
!8361 = !{!8362}
!8362 = !DILocalVariable(name: "self", arg: 1, scope: !8358, file: !8082, line: 545, type: !8086)
!8363 = !DILocation(line: 545, column: 31, scope: !8358)
!8364 = !DILocation(line: 546, column: 17, scope: !8358)
!8365 = !DILocation(line: 547, column: 14, scope: !8358)
!8366 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb08f9ea4cea6baf8E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8371)
!8367 = !DINamespace(name: "{impl#0}", scope: !8368)
!8368 = !DINamespace(name: "fmt", scope: !8083)
!8369 = !DISubroutineType(types: !8370)
!8370 = !{!310, !8086}
!8371 = !{!8372}
!8372 = !DILocalVariable(name: "self", arg: 1, scope: !8373, file: !8069, line: 10, type: !8086)
!8373 = !DILexicalBlockFile(scope: !8366, file: !8069, discriminator: 0)
!8374 = !DILocation(line: 10, column: 1, scope: !8373)
!8375 = !DILocation(line: 875, column: 11, scope: !8366)
!8376 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h5099e79284b8f752E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8377)
!8377 = !{!8378}
!8378 = !DILocalVariable(name: "self", arg: 1, scope: !8379, file: !8069, line: 10, type: !8086)
!8379 = !DILexicalBlockFile(scope: !8376, file: !8069, discriminator: 0)
!8380 = !DILocation(line: 10, column: 1, scope: !8379)
!8381 = !DILocation(line: 875, column: 11, scope: !8376)
!8382 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h9a28058f169e10a3E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8383)
!8383 = !{!8384}
!8384 = !DILocalVariable(name: "self", arg: 1, scope: !8385, file: !8069, line: 10, type: !8086)
!8385 = !DILexicalBlockFile(scope: !8382, file: !8069, discriminator: 0)
!8386 = !DILocation(line: 10, column: 1, scope: !8385)
!8387 = !DILocation(line: 875, column: 11, scope: !8382)
!8388 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd27ea9c1412c82E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8389)
!8389 = !{!8390}
!8390 = !DILocalVariable(name: "self", arg: 1, scope: !8391, file: !8069, line: 10, type: !8086)
!8391 = !DILexicalBlockFile(scope: !8388, file: !8069, discriminator: 0)
!8392 = !DILocation(line: 10, column: 1, scope: !8391)
!8393 = !DILocation(line: 875, column: 11, scope: !8388)
!8394 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17he2717dd113ebf1c8E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8395)
!8395 = !{!8396}
!8396 = !DILocalVariable(name: "self", arg: 1, scope: !8397, file: !8069, line: 10, type: !8086)
!8397 = !DILexicalBlockFile(scope: !8394, file: !8069, discriminator: 0)
!8398 = !DILocation(line: 10, column: 1, scope: !8397)
!8399 = !DILocation(line: 875, column: 11, scope: !8394)
!8400 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h32a599793a71c1c2E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8401)
!8401 = !{!8402}
!8402 = !DILocalVariable(name: "self", arg: 1, scope: !8403, file: !8069, line: 10, type: !8086)
!8403 = !DILexicalBlockFile(scope: !8400, file: !8069, discriminator: 0)
!8404 = !DILocation(line: 10, column: 1, scope: !8403)
!8405 = !DILocation(line: 875, column: 11, scope: !8400)
!8406 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17ha3ce616fd6db5b43E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8407)
!8407 = !{!8408}
!8408 = !DILocalVariable(name: "self", arg: 1, scope: !8409, file: !8069, line: 10, type: !8086)
!8409 = !DILexicalBlockFile(scope: !8406, file: !8069, discriminator: 0)
!8410 = !DILocation(line: 10, column: 1, scope: !8409)
!8411 = !DILocation(line: 875, column: 11, scope: !8406)
!8412 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h2841006eb6526a74E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8413)
!8413 = !{!8414}
!8414 = !DILocalVariable(name: "self", arg: 1, scope: !8415, file: !8069, line: 10, type: !8086)
!8415 = !DILexicalBlockFile(scope: !8412, file: !8069, discriminator: 0)
!8416 = !DILocation(line: 10, column: 1, scope: !8415)
!8417 = !DILocation(line: 875, column: 11, scope: !8412)
!8418 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4cc7f185c62d33c5E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8419)
!8419 = !{!8420}
!8420 = !DILocalVariable(name: "self", arg: 1, scope: !8421, file: !8069, line: 10, type: !8086)
!8421 = !DILexicalBlockFile(scope: !8418, file: !8069, discriminator: 0)
!8422 = !DILocation(line: 10, column: 1, scope: !8421)
!8423 = !DILocation(line: 875, column: 11, scope: !8418)
!8424 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h6e16c5ed6aa57fa1E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8425)
!8425 = !{!8426}
!8426 = !DILocalVariable(name: "self", arg: 1, scope: !8427, file: !8069, line: 10, type: !8086)
!8427 = !DILexicalBlockFile(scope: !8424, file: !8069, discriminator: 0)
!8428 = !DILocation(line: 10, column: 1, scope: !8427)
!8429 = !DILocation(line: 875, column: 11, scope: !8424)
!8430 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h98dbcf1ccd386cc7E", scope: !8367, file: !8082, line: 460, type: !8369, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8431)
!8431 = !{!8432}
!8432 = !DILocalVariable(name: "self", arg: 1, scope: !8433, file: !8069, line: 10, type: !8086)
!8433 = !DILexicalBlockFile(scope: !8430, file: !8069, discriminator: 0)
!8434 = !DILocation(line: 10, column: 1, scope: !8433)
!8435 = !DILocation(line: 875, column: 11, scope: !8430)
!8436 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c8b9a8161bffe00E", scope: !8437, file: !8069, line: 55, type: !8438, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8442)
!8437 = !DINamespace(name: "{impl#27}", scope: !8071)
!8438 = !DISubroutineType(types: !8439)
!8439 = !{!192, !8440, !210}
!8440 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8441, size: 64, align: 64, dwarfAddressSpace: 0)
!8441 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8071, file: !2, align: 8, elements: !21, identifier: "733696922c5cb9d06a08ada3e87d2a65")
!8442 = !{!8443, !8444}
!8443 = !DILocalVariable(name: "self", arg: 1, scope: !8436, file: !8069, line: 55, type: !8440)
!8444 = !DILocalVariable(name: "f", arg: 2, scope: !8436, file: !8069, line: 55, type: !210)
!8445 = !DILocation(line: 55, column: 10, scope: !8436)
!8446 = !DILocation(line: 55, column: 15, scope: !8436)
!8447 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h4cdd070f0b98ebacE", scope: !8448, file: !8069, line: 59, type: !8449, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8453)
!8448 = !DINamespace(name: "{impl#28}", scope: !8071)
!8449 = !DISubroutineType(types: !8450)
!8450 = !{!192, !8451, !210}
!8451 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8452, size: 64, align: 64, dwarfAddressSpace: 0)
!8452 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8071, file: !2, align: 8, elements: !21, identifier: "4c8418aa6bcc313a2922423e1ce8da06")
!8453 = !{!8454, !8455}
!8454 = !DILocalVariable(name: "self", arg: 1, scope: !8447, file: !8069, line: 59, type: !8451)
!8455 = !DILocalVariable(name: "f", arg: 2, scope: !8447, file: !8069, line: 59, type: !210)
!8456 = !DILocation(line: 59, column: 10, scope: !8447)
!8457 = !DILocation(line: 59, column: 15, scope: !8447)
!8458 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4a1009b8501aaf8E", scope: !8459, file: !8082, line: 434, type: !8460, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8466)
!8459 = !DINamespace(name: "{impl#38}", scope: !8071)
!8460 = !DISubroutineType(types: !8461)
!8461 = !{!192, !8462, !210}
!8462 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8463, size: 64, align: 64, dwarfAddressSpace: 0)
!8463 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8071, file: !2, size: 64, align: 64, elements: !8464, templateParams: !21, identifier: "3d5eb22a7245ed40316cacc56fd65a80")
!8464 = !{!8465}
!8465 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8463, file: !2, baseType: !20, size: 64, align: 64)
!8466 = !{!8467, !8468, !8469, !8471, !8473, !8475, !8477, !8479, !8481, !8483, !8485, !8487, !8489, !8491, !8493, !8495, !8497, !8499, !8501, !8503}
!8467 = !DILocalVariable(name: "self", arg: 1, scope: !8458, file: !8082, line: 434, type: !8462)
!8468 = !DILocalVariable(name: "f", arg: 2, scope: !8458, file: !8082, line: 434, type: !210)
!8469 = !DILocalVariable(name: "first", scope: !8470, file: !8082, line: 471, type: !310, align: 1)
!8470 = distinct !DILexicalBlock(scope: !8458, file: !8082, line: 471, column: 17)
!8471 = !DILocalVariable(name: "residual", scope: !8472, file: !8082, line: 475, type: !8097, align: 1)
!8472 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 475, column: 47)
!8473 = !DILocalVariable(name: "val", scope: !8474, file: !8082, line: 475, type: !7, align: 1)
!8474 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 475, column: 29)
!8475 = !DILocalVariable(name: "residual", scope: !8476, file: !8082, line: 478, type: !8097, align: 1)
!8476 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 478, column: 70)
!8477 = !DILocalVariable(name: "val", scope: !8478, file: !8082, line: 478, type: !7, align: 1)
!8478 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 478, column: 25)
!8479 = !DILocalVariable(name: "residual", scope: !8480, file: !8082, line: 475, type: !8097, align: 1)
!8480 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 475, column: 47)
!8481 = !DILocalVariable(name: "val", scope: !8482, file: !8082, line: 475, type: !7, align: 1)
!8482 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 475, column: 29)
!8483 = !DILocalVariable(name: "residual", scope: !8484, file: !8082, line: 478, type: !8097, align: 1)
!8484 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 478, column: 70)
!8485 = !DILocalVariable(name: "val", scope: !8486, file: !8082, line: 478, type: !7, align: 1)
!8486 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 478, column: 25)
!8487 = !DILocalVariable(name: "extra_bits", scope: !8488, file: !8082, line: 481, type: !20, align: 8)
!8488 = distinct !DILexicalBlock(scope: !8470, file: !8082, line: 481, column: 17)
!8489 = !DILocalVariable(name: "residual", scope: !8490, file: !8082, line: 484, type: !8097, align: 1)
!8490 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 484, column: 43)
!8491 = !DILocalVariable(name: "val", scope: !8492, file: !8082, line: 484, type: !7, align: 1)
!8492 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 484, column: 25)
!8493 = !DILocalVariable(name: "residual", scope: !8494, file: !8082, line: 487, type: !8097, align: 1)
!8494 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 487, column: 38)
!8495 = !DILocalVariable(name: "val", scope: !8496, file: !8082, line: 487, type: !7, align: 1)
!8496 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 487, column: 21)
!8497 = !DILocalVariable(name: "residual", scope: !8498, file: !8082, line: 488, type: !8097, align: 1)
!8498 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 488, column: 70)
!8499 = !DILocalVariable(name: "val", scope: !8500, file: !8082, line: 488, type: !7, align: 1)
!8500 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 488, column: 21)
!8501 = !DILocalVariable(name: "residual", scope: !8502, file: !8082, line: 491, type: !8097, align: 1)
!8502 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 491, column: 43)
!8503 = !DILocalVariable(name: "val", scope: !8504, file: !8082, line: 491, type: !7, align: 1)
!8504 = distinct !DILexicalBlock(scope: !8488, file: !8082, line: 491, column: 21)
!8505 = !DILocation(line: 475, column: 47, scope: !8472)
!8506 = !DILocation(line: 475, column: 29, scope: !8474)
!8507 = !DILocation(line: 478, column: 70, scope: !8476)
!8508 = !DILocation(line: 478, column: 25, scope: !8478)
!8509 = !DILocation(line: 475, column: 47, scope: !8480)
!8510 = !DILocation(line: 475, column: 29, scope: !8482)
!8511 = !DILocation(line: 478, column: 70, scope: !8484)
!8512 = !DILocation(line: 478, column: 25, scope: !8486)
!8513 = !DILocation(line: 484, column: 43, scope: !8490)
!8514 = !DILocation(line: 484, column: 25, scope: !8492)
!8515 = !DILocation(line: 487, column: 38, scope: !8494)
!8516 = !DILocation(line: 487, column: 21, scope: !8496)
!8517 = !DILocation(line: 488, column: 70, scope: !8498)
!8518 = !DILocation(line: 488, column: 21, scope: !8500)
!8519 = !DILocation(line: 491, column: 43, scope: !8502)
!8520 = !DILocation(line: 491, column: 21, scope: !8504)
!8521 = !DILocation(line: 434, column: 20, scope: !8458)
!8522 = !DILocation(line: 434, column: 27, scope: !8458)
!8523 = !DILocation(line: 471, column: 21, scope: !8470)
!8524 = !DILocation(line: 481, column: 21, scope: !8488)
!8525 = !DILocation(line: 471, column: 33, scope: !8458)
!8526 = !DILocation(line: 473, column: 46, scope: !8470)
!8527 = !DILocation(line: 474, column: 29, scope: !8470)
!8528 = !DILocation(line: 474, column: 28, scope: !8470)
!8529 = !DILocation(line: 477, column: 25, scope: !8470)
!8530 = !DILocation(line: 478, column: 25, scope: !8470)
!8531 = !DILocation(line: 475, column: 29, scope: !8470)
!8532 = !DILocation(line: 475, column: 29, scope: !8472)
!8533 = !DILocation(line: 494, column: 14, scope: !8458)
!8534 = !DILocation(line: 478, column: 25, scope: !8476)
!8535 = !DILocation(line: 481, column: 34, scope: !8470)
!8536 = !DILocation(line: 481, column: 47, scope: !8470)
!8537 = !DILocation(line: 481, column: 46, scope: !8470)
!8538 = !DILocation(line: 482, column: 20, scope: !8488)
!8539 = !DILocation(line: 475, column: 29, scope: !8480)
!8540 = !DILocation(line: 478, column: 25, scope: !8484)
!8541 = !DILocation(line: 490, column: 20, scope: !8488)
!8542 = !DILocation(line: 483, column: 25, scope: !8488)
!8543 = !DILocation(line: 483, column: 24, scope: !8488)
!8544 = !DILocation(line: 486, column: 21, scope: !8488)
!8545 = !DILocation(line: 487, column: 21, scope: !8488)
!8546 = !DILocation(line: 484, column: 25, scope: !8488)
!8547 = !DILocation(line: 484, column: 25, scope: !8490)
!8548 = !DILocation(line: 488, column: 21, scope: !8488)
!8549 = !DILocation(line: 487, column: 21, scope: !8494)
!8550 = !DILocation(line: 488, column: 21, scope: !8498)
!8551 = !DILocation(line: 493, column: 17, scope: !8488)
!8552 = !DILocation(line: 491, column: 21, scope: !8488)
!8553 = !DILocation(line: 491, column: 21, scope: !8502)
!8554 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17ha6d8de9eeabba106E", scope: !8555, file: !8082, line: 497, type: !8460, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8556)
!8555 = !DINamespace(name: "{impl#39}", scope: !8071)
!8556 = !{!8557, !8558}
!8557 = !DILocalVariable(name: "self", arg: 1, scope: !8554, file: !8082, line: 497, type: !8462)
!8558 = !DILocalVariable(name: "f", arg: 2, scope: !8554, file: !8082, line: 497, type: !210)
!8559 = !DILocation(line: 497, column: 20, scope: !8554)
!8560 = !DILocation(line: 497, column: 27, scope: !8554)
!8561 = !DILocation(line: 498, column: 17, scope: !8554)
!8562 = !DILocation(line: 499, column: 14, scope: !8554)
!8563 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3cd34a9189f6e750E", scope: !8564, file: !8082, line: 502, type: !8460, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8565)
!8564 = !DINamespace(name: "{impl#40}", scope: !8071)
!8565 = !{!8566, !8567}
!8566 = !DILocalVariable(name: "self", arg: 1, scope: !8563, file: !8082, line: 502, type: !8462)
!8567 = !DILocalVariable(name: "f", arg: 2, scope: !8563, file: !8082, line: 502, type: !210)
!8568 = !DILocation(line: 502, column: 20, scope: !8563)
!8569 = !DILocation(line: 502, column: 27, scope: !8563)
!8570 = !DILocation(line: 503, column: 17, scope: !8563)
!8571 = !DILocation(line: 504, column: 14, scope: !8563)
!8572 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63201310301050dbE", scope: !8573, file: !8082, line: 507, type: !8460, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8574)
!8573 = !DINamespace(name: "{impl#41}", scope: !8071)
!8574 = !{!8575, !8576}
!8575 = !DILocalVariable(name: "self", arg: 1, scope: !8572, file: !8082, line: 507, type: !8462)
!8576 = !DILocalVariable(name: "f", arg: 2, scope: !8572, file: !8082, line: 507, type: !210)
!8577 = !DILocation(line: 507, column: 20, scope: !8572)
!8578 = !DILocation(line: 507, column: 27, scope: !8572)
!8579 = !DILocation(line: 508, column: 17, scope: !8572)
!8580 = !DILocation(line: 509, column: 14, scope: !8572)
!8581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h0d9f23371a8871fcE", scope: !8582, file: !8082, line: 512, type: !8460, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8583)
!8582 = !DINamespace(name: "{impl#42}", scope: !8071)
!8583 = !{!8584, !8585}
!8584 = !DILocalVariable(name: "self", arg: 1, scope: !8581, file: !8082, line: 512, type: !8462)
!8585 = !DILocalVariable(name: "f", arg: 2, scope: !8581, file: !8082, line: 512, type: !210)
!8586 = !DILocation(line: 512, column: 20, scope: !8581)
!8587 = !DILocation(line: 512, column: 27, scope: !8581)
!8588 = !DILocation(line: 513, column: 17, scope: !8581)
!8589 = !DILocation(line: 514, column: 14, scope: !8581)
!8590 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h7840f737a6534c00E", scope: !8463, file: !8082, line: 532, type: !8591, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!8591 = !DISubroutineType(types: !8592)
!8592 = !{!8463}
!8593 = !DILocation(line: 533, column: 17, scope: !8590)
!8594 = !DILocation(line: 541, column: 14, scope: !8590)
!8595 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h636e0f03a769560fE", scope: !8463, file: !8082, line: 545, type: !8596, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8598)
!8596 = !DISubroutineType(types: !8597)
!8597 = !{!20, !8462}
!8598 = !{!8599}
!8599 = !DILocalVariable(name: "self", arg: 1, scope: !8595, file: !8082, line: 545, type: !8462)
!8600 = !DILocation(line: 545, column: 31, scope: !8595)
!8601 = !DILocation(line: 546, column: 17, scope: !8595)
!8602 = !DILocation(line: 547, column: 14, scope: !8595)
!8603 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h54085c4e314acf65E", scope: !8604, file: !8082, line: 460, type: !8606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8608)
!8604 = !DINamespace(name: "{impl#0}", scope: !8605)
!8605 = !DINamespace(name: "fmt", scope: !8459)
!8606 = !DISubroutineType(types: !8607)
!8607 = !{!310, !8462}
!8608 = !{!8609}
!8609 = !DILocalVariable(name: "self", arg: 1, scope: !8610, file: !8069, line: 62, type: !8462)
!8610 = !DILexicalBlockFile(scope: !8603, file: !8069, discriminator: 0)
!8611 = !DILocation(line: 62, column: 1, scope: !8610)
!8612 = !DILocation(line: 875, column: 11, scope: !8603)
!8613 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h6722ac9b4dc7c7b3E", scope: !8604, file: !8082, line: 460, type: !8606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8614)
!8614 = !{!8615}
!8615 = !DILocalVariable(name: "self", arg: 1, scope: !8616, file: !8069, line: 62, type: !8462)
!8616 = !DILexicalBlockFile(scope: !8613, file: !8069, discriminator: 0)
!8617 = !DILocation(line: 62, column: 1, scope: !8616)
!8618 = !DILocation(line: 875, column: 11, scope: !8613)
!8619 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a4822d7631cd991E", scope: !8620, file: !8069, line: 76, type: !8621, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8625)
!8620 = !DINamespace(name: "{impl#55}", scope: !8071)
!8621 = !DISubroutineType(types: !8622)
!8622 = !{!192, !8623, !210}
!8623 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8624, size: 64, align: 64, dwarfAddressSpace: 0)
!8624 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8071, file: !2, align: 8, elements: !21, identifier: "90e61ef68128e5771b9337a42bf66332")
!8625 = !{!8626, !8627}
!8626 = !DILocalVariable(name: "self", arg: 1, scope: !8619, file: !8069, line: 76, type: !8623)
!8627 = !DILocalVariable(name: "f", arg: 2, scope: !8619, file: !8069, line: 76, type: !210)
!8628 = !DILocation(line: 76, column: 10, scope: !8619)
!8629 = !DILocation(line: 76, column: 15, scope: !8619)
!8630 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha644627f96b63813E", scope: !8631, file: !8082, line: 434, type: !8632, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8638)
!8631 = !DINamespace(name: "{impl#65}", scope: !8071)
!8632 = !DISubroutineType(types: !8633)
!8633 = !{!192, !8634, !210}
!8634 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8635, size: 64, align: 64, dwarfAddressSpace: 0)
!8635 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8071, file: !2, size: 64, align: 64, elements: !8636, templateParams: !21, identifier: "71c5c171fd320650ecd35577ab8e527b")
!8636 = !{!8637}
!8637 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8635, file: !2, baseType: !20, size: 64, align: 64)
!8638 = !{!8639, !8640, !8641, !8643, !8645, !8647, !8649, !8651, !8653, !8655, !8657, !8659, !8661, !8663, !8665, !8667, !8669, !8671, !8673, !8675, !8677, !8679, !8681, !8683, !8685, !8687, !8689, !8691, !8693, !8695, !8697, !8699, !8701, !8703, !8705, !8707, !8709, !8711, !8713, !8715, !8717, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833, !8835, !8837, !8839, !8841, !8843, !8845, !8847, !8849, !8851, !8853, !8855, !8857, !8859}
!8639 = !DILocalVariable(name: "self", arg: 1, scope: !8630, file: !8082, line: 434, type: !8634)
!8640 = !DILocalVariable(name: "f", arg: 2, scope: !8630, file: !8082, line: 434, type: !210)
!8641 = !DILocalVariable(name: "first", scope: !8642, file: !8082, line: 471, type: !310, align: 1)
!8642 = distinct !DILexicalBlock(scope: !8630, file: !8082, line: 471, column: 17)
!8643 = !DILocalVariable(name: "residual", scope: !8644, file: !8082, line: 475, type: !8097, align: 1)
!8644 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8645 = !DILocalVariable(name: "val", scope: !8646, file: !8082, line: 475, type: !7, align: 1)
!8646 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8647 = !DILocalVariable(name: "residual", scope: !8648, file: !8082, line: 478, type: !8097, align: 1)
!8648 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8649 = !DILocalVariable(name: "val", scope: !8650, file: !8082, line: 478, type: !7, align: 1)
!8650 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8651 = !DILocalVariable(name: "residual", scope: !8652, file: !8082, line: 475, type: !8097, align: 1)
!8652 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8653 = !DILocalVariable(name: "val", scope: !8654, file: !8082, line: 475, type: !7, align: 1)
!8654 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8655 = !DILocalVariable(name: "residual", scope: !8656, file: !8082, line: 478, type: !8097, align: 1)
!8656 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8657 = !DILocalVariable(name: "val", scope: !8658, file: !8082, line: 478, type: !7, align: 1)
!8658 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8659 = !DILocalVariable(name: "residual", scope: !8660, file: !8082, line: 475, type: !8097, align: 1)
!8660 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8661 = !DILocalVariable(name: "val", scope: !8662, file: !8082, line: 475, type: !7, align: 1)
!8662 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8663 = !DILocalVariable(name: "residual", scope: !8664, file: !8082, line: 478, type: !8097, align: 1)
!8664 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8665 = !DILocalVariable(name: "val", scope: !8666, file: !8082, line: 478, type: !7, align: 1)
!8666 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8667 = !DILocalVariable(name: "residual", scope: !8668, file: !8082, line: 475, type: !8097, align: 1)
!8668 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8669 = !DILocalVariable(name: "val", scope: !8670, file: !8082, line: 475, type: !7, align: 1)
!8670 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8671 = !DILocalVariable(name: "residual", scope: !8672, file: !8082, line: 478, type: !8097, align: 1)
!8672 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8673 = !DILocalVariable(name: "val", scope: !8674, file: !8082, line: 478, type: !7, align: 1)
!8674 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8675 = !DILocalVariable(name: "residual", scope: !8676, file: !8082, line: 475, type: !8097, align: 1)
!8676 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8677 = !DILocalVariable(name: "val", scope: !8678, file: !8082, line: 475, type: !7, align: 1)
!8678 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8679 = !DILocalVariable(name: "residual", scope: !8680, file: !8082, line: 478, type: !8097, align: 1)
!8680 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8681 = !DILocalVariable(name: "val", scope: !8682, file: !8082, line: 478, type: !7, align: 1)
!8682 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8683 = !DILocalVariable(name: "residual", scope: !8684, file: !8082, line: 475, type: !8097, align: 1)
!8684 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8685 = !DILocalVariable(name: "val", scope: !8686, file: !8082, line: 475, type: !7, align: 1)
!8686 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8687 = !DILocalVariable(name: "residual", scope: !8688, file: !8082, line: 478, type: !8097, align: 1)
!8688 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8689 = !DILocalVariable(name: "val", scope: !8690, file: !8082, line: 478, type: !7, align: 1)
!8690 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8691 = !DILocalVariable(name: "residual", scope: !8692, file: !8082, line: 475, type: !8097, align: 1)
!8692 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8693 = !DILocalVariable(name: "val", scope: !8694, file: !8082, line: 475, type: !7, align: 1)
!8694 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8695 = !DILocalVariable(name: "residual", scope: !8696, file: !8082, line: 478, type: !8097, align: 1)
!8696 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8697 = !DILocalVariable(name: "val", scope: !8698, file: !8082, line: 478, type: !7, align: 1)
!8698 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8699 = !DILocalVariable(name: "residual", scope: !8700, file: !8082, line: 475, type: !8097, align: 1)
!8700 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8701 = !DILocalVariable(name: "val", scope: !8702, file: !8082, line: 475, type: !7, align: 1)
!8702 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8703 = !DILocalVariable(name: "residual", scope: !8704, file: !8082, line: 478, type: !8097, align: 1)
!8704 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8705 = !DILocalVariable(name: "val", scope: !8706, file: !8082, line: 478, type: !7, align: 1)
!8706 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8707 = !DILocalVariable(name: "residual", scope: !8708, file: !8082, line: 475, type: !8097, align: 1)
!8708 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8709 = !DILocalVariable(name: "val", scope: !8710, file: !8082, line: 475, type: !7, align: 1)
!8710 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8711 = !DILocalVariable(name: "residual", scope: !8712, file: !8082, line: 478, type: !8097, align: 1)
!8712 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8713 = !DILocalVariable(name: "val", scope: !8714, file: !8082, line: 478, type: !7, align: 1)
!8714 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8715 = !DILocalVariable(name: "residual", scope: !8716, file: !8082, line: 475, type: !8097, align: 1)
!8716 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8717 = !DILocalVariable(name: "val", scope: !8718, file: !8082, line: 475, type: !7, align: 1)
!8718 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8719 = !DILocalVariable(name: "residual", scope: !8720, file: !8082, line: 478, type: !8097, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8721 = !DILocalVariable(name: "val", scope: !8722, file: !8082, line: 478, type: !7, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8723 = !DILocalVariable(name: "residual", scope: !8724, file: !8082, line: 475, type: !8097, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8725 = !DILocalVariable(name: "val", scope: !8726, file: !8082, line: 475, type: !7, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8727 = !DILocalVariable(name: "residual", scope: !8728, file: !8082, line: 478, type: !8097, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8729 = !DILocalVariable(name: "val", scope: !8730, file: !8082, line: 478, type: !7, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8731 = !DILocalVariable(name: "residual", scope: !8732, file: !8082, line: 475, type: !8097, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8733 = !DILocalVariable(name: "val", scope: !8734, file: !8082, line: 475, type: !7, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8735 = !DILocalVariable(name: "residual", scope: !8736, file: !8082, line: 478, type: !8097, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8737 = !DILocalVariable(name: "val", scope: !8738, file: !8082, line: 478, type: !7, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8739 = !DILocalVariable(name: "residual", scope: !8740, file: !8082, line: 475, type: !8097, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8741 = !DILocalVariable(name: "val", scope: !8742, file: !8082, line: 475, type: !7, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8743 = !DILocalVariable(name: "residual", scope: !8744, file: !8082, line: 478, type: !8097, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8745 = !DILocalVariable(name: "val", scope: !8746, file: !8082, line: 478, type: !7, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8747 = !DILocalVariable(name: "residual", scope: !8748, file: !8082, line: 475, type: !8097, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8749 = !DILocalVariable(name: "val", scope: !8750, file: !8082, line: 475, type: !7, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8751 = !DILocalVariable(name: "residual", scope: !8752, file: !8082, line: 478, type: !8097, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8753 = !DILocalVariable(name: "val", scope: !8754, file: !8082, line: 478, type: !7, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8755 = !DILocalVariable(name: "residual", scope: !8756, file: !8082, line: 475, type: !8097, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8757 = !DILocalVariable(name: "val", scope: !8758, file: !8082, line: 475, type: !7, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8759 = !DILocalVariable(name: "residual", scope: !8760, file: !8082, line: 478, type: !8097, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8761 = !DILocalVariable(name: "val", scope: !8762, file: !8082, line: 478, type: !7, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8763 = !DILocalVariable(name: "residual", scope: !8764, file: !8082, line: 475, type: !8097, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8765 = !DILocalVariable(name: "val", scope: !8766, file: !8082, line: 475, type: !7, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8767 = !DILocalVariable(name: "residual", scope: !8768, file: !8082, line: 478, type: !8097, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8769 = !DILocalVariable(name: "val", scope: !8770, file: !8082, line: 478, type: !7, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8771 = !DILocalVariable(name: "residual", scope: !8772, file: !8082, line: 475, type: !8097, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8773 = !DILocalVariable(name: "val", scope: !8774, file: !8082, line: 475, type: !7, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8775 = !DILocalVariable(name: "residual", scope: !8776, file: !8082, line: 478, type: !8097, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8777 = !DILocalVariable(name: "val", scope: !8778, file: !8082, line: 478, type: !7, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8779 = !DILocalVariable(name: "residual", scope: !8780, file: !8082, line: 475, type: !8097, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8781 = !DILocalVariable(name: "val", scope: !8782, file: !8082, line: 475, type: !7, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8783 = !DILocalVariable(name: "residual", scope: !8784, file: !8082, line: 478, type: !8097, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8785 = !DILocalVariable(name: "val", scope: !8786, file: !8082, line: 478, type: !7, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8787 = !DILocalVariable(name: "residual", scope: !8788, file: !8082, line: 475, type: !8097, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8789 = !DILocalVariable(name: "val", scope: !8790, file: !8082, line: 475, type: !7, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8791 = !DILocalVariable(name: "residual", scope: !8792, file: !8082, line: 478, type: !8097, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8793 = !DILocalVariable(name: "val", scope: !8794, file: !8082, line: 478, type: !7, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8795 = !DILocalVariable(name: "residual", scope: !8796, file: !8082, line: 475, type: !8097, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8797 = !DILocalVariable(name: "val", scope: !8798, file: !8082, line: 475, type: !7, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8799 = !DILocalVariable(name: "residual", scope: !8800, file: !8082, line: 478, type: !8097, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8801 = !DILocalVariable(name: "val", scope: !8802, file: !8082, line: 478, type: !7, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8803 = !DILocalVariable(name: "residual", scope: !8804, file: !8082, line: 475, type: !8097, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8805 = !DILocalVariable(name: "val", scope: !8806, file: !8082, line: 475, type: !7, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8807 = !DILocalVariable(name: "residual", scope: !8808, file: !8082, line: 478, type: !8097, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8809 = !DILocalVariable(name: "val", scope: !8810, file: !8082, line: 478, type: !7, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8811 = !DILocalVariable(name: "residual", scope: !8812, file: !8082, line: 475, type: !8097, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8813 = !DILocalVariable(name: "val", scope: !8814, file: !8082, line: 475, type: !7, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8815 = !DILocalVariable(name: "residual", scope: !8816, file: !8082, line: 478, type: !8097, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8817 = !DILocalVariable(name: "val", scope: !8818, file: !8082, line: 478, type: !7, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8819 = !DILocalVariable(name: "residual", scope: !8820, file: !8082, line: 475, type: !8097, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8821 = !DILocalVariable(name: "val", scope: !8822, file: !8082, line: 475, type: !7, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8823 = !DILocalVariable(name: "residual", scope: !8824, file: !8082, line: 478, type: !8097, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8825 = !DILocalVariable(name: "val", scope: !8826, file: !8082, line: 478, type: !7, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8827 = !DILocalVariable(name: "residual", scope: !8828, file: !8082, line: 475, type: !8097, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8829 = !DILocalVariable(name: "val", scope: !8830, file: !8082, line: 475, type: !7, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8831 = !DILocalVariable(name: "residual", scope: !8832, file: !8082, line: 478, type: !8097, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8833 = !DILocalVariable(name: "val", scope: !8834, file: !8082, line: 478, type: !7, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8835 = !DILocalVariable(name: "residual", scope: !8836, file: !8082, line: 475, type: !8097, align: 1)
!8836 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 47)
!8837 = !DILocalVariable(name: "val", scope: !8838, file: !8082, line: 475, type: !7, align: 1)
!8838 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 475, column: 29)
!8839 = !DILocalVariable(name: "residual", scope: !8840, file: !8082, line: 478, type: !8097, align: 1)
!8840 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 70)
!8841 = !DILocalVariable(name: "val", scope: !8842, file: !8082, line: 478, type: !7, align: 1)
!8842 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 478, column: 25)
!8843 = !DILocalVariable(name: "extra_bits", scope: !8844, file: !8082, line: 481, type: !20, align: 8)
!8844 = distinct !DILexicalBlock(scope: !8642, file: !8082, line: 481, column: 17)
!8845 = !DILocalVariable(name: "residual", scope: !8846, file: !8082, line: 484, type: !8097, align: 1)
!8846 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 484, column: 43)
!8847 = !DILocalVariable(name: "val", scope: !8848, file: !8082, line: 484, type: !7, align: 1)
!8848 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 484, column: 25)
!8849 = !DILocalVariable(name: "residual", scope: !8850, file: !8082, line: 487, type: !8097, align: 1)
!8850 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 487, column: 38)
!8851 = !DILocalVariable(name: "val", scope: !8852, file: !8082, line: 487, type: !7, align: 1)
!8852 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 487, column: 21)
!8853 = !DILocalVariable(name: "residual", scope: !8854, file: !8082, line: 488, type: !8097, align: 1)
!8854 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 488, column: 70)
!8855 = !DILocalVariable(name: "val", scope: !8856, file: !8082, line: 488, type: !7, align: 1)
!8856 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 488, column: 21)
!8857 = !DILocalVariable(name: "residual", scope: !8858, file: !8082, line: 491, type: !8097, align: 1)
!8858 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 491, column: 43)
!8859 = !DILocalVariable(name: "val", scope: !8860, file: !8082, line: 491, type: !7, align: 1)
!8860 = distinct !DILexicalBlock(scope: !8844, file: !8082, line: 491, column: 21)
!8861 = !DILocation(line: 475, column: 47, scope: !8644)
!8862 = !DILocation(line: 475, column: 29, scope: !8646)
!8863 = !DILocation(line: 478, column: 70, scope: !8648)
!8864 = !DILocation(line: 478, column: 25, scope: !8650)
!8865 = !DILocation(line: 475, column: 47, scope: !8652)
!8866 = !DILocation(line: 475, column: 29, scope: !8654)
!8867 = !DILocation(line: 478, column: 70, scope: !8656)
!8868 = !DILocation(line: 478, column: 25, scope: !8658)
!8869 = !DILocation(line: 475, column: 47, scope: !8660)
!8870 = !DILocation(line: 475, column: 29, scope: !8662)
!8871 = !DILocation(line: 478, column: 70, scope: !8664)
!8872 = !DILocation(line: 478, column: 25, scope: !8666)
!8873 = !DILocation(line: 475, column: 47, scope: !8668)
!8874 = !DILocation(line: 475, column: 29, scope: !8670)
!8875 = !DILocation(line: 478, column: 70, scope: !8672)
!8876 = !DILocation(line: 478, column: 25, scope: !8674)
!8877 = !DILocation(line: 475, column: 47, scope: !8676)
!8878 = !DILocation(line: 475, column: 29, scope: !8678)
!8879 = !DILocation(line: 478, column: 70, scope: !8680)
!8880 = !DILocation(line: 478, column: 25, scope: !8682)
!8881 = !DILocation(line: 475, column: 47, scope: !8684)
!8882 = !DILocation(line: 475, column: 29, scope: !8686)
!8883 = !DILocation(line: 478, column: 70, scope: !8688)
!8884 = !DILocation(line: 478, column: 25, scope: !8690)
!8885 = !DILocation(line: 475, column: 47, scope: !8692)
!8886 = !DILocation(line: 475, column: 29, scope: !8694)
!8887 = !DILocation(line: 478, column: 70, scope: !8696)
!8888 = !DILocation(line: 478, column: 25, scope: !8698)
!8889 = !DILocation(line: 475, column: 47, scope: !8700)
!8890 = !DILocation(line: 475, column: 29, scope: !8702)
!8891 = !DILocation(line: 478, column: 70, scope: !8704)
!8892 = !DILocation(line: 478, column: 25, scope: !8706)
!8893 = !DILocation(line: 475, column: 47, scope: !8708)
!8894 = !DILocation(line: 475, column: 29, scope: !8710)
!8895 = !DILocation(line: 478, column: 70, scope: !8712)
!8896 = !DILocation(line: 478, column: 25, scope: !8714)
!8897 = !DILocation(line: 475, column: 47, scope: !8716)
!8898 = !DILocation(line: 475, column: 29, scope: !8718)
!8899 = !DILocation(line: 478, column: 70, scope: !8720)
!8900 = !DILocation(line: 478, column: 25, scope: !8722)
!8901 = !DILocation(line: 475, column: 47, scope: !8724)
!8902 = !DILocation(line: 475, column: 29, scope: !8726)
!8903 = !DILocation(line: 478, column: 70, scope: !8728)
!8904 = !DILocation(line: 478, column: 25, scope: !8730)
!8905 = !DILocation(line: 475, column: 47, scope: !8732)
!8906 = !DILocation(line: 475, column: 29, scope: !8734)
!8907 = !DILocation(line: 478, column: 70, scope: !8736)
!8908 = !DILocation(line: 478, column: 25, scope: !8738)
!8909 = !DILocation(line: 475, column: 47, scope: !8740)
!8910 = !DILocation(line: 475, column: 29, scope: !8742)
!8911 = !DILocation(line: 478, column: 70, scope: !8744)
!8912 = !DILocation(line: 478, column: 25, scope: !8746)
!8913 = !DILocation(line: 475, column: 47, scope: !8748)
!8914 = !DILocation(line: 475, column: 29, scope: !8750)
!8915 = !DILocation(line: 478, column: 70, scope: !8752)
!8916 = !DILocation(line: 478, column: 25, scope: !8754)
!8917 = !DILocation(line: 475, column: 47, scope: !8756)
!8918 = !DILocation(line: 475, column: 29, scope: !8758)
!8919 = !DILocation(line: 478, column: 70, scope: !8760)
!8920 = !DILocation(line: 478, column: 25, scope: !8762)
!8921 = !DILocation(line: 475, column: 47, scope: !8764)
!8922 = !DILocation(line: 475, column: 29, scope: !8766)
!8923 = !DILocation(line: 478, column: 70, scope: !8768)
!8924 = !DILocation(line: 478, column: 25, scope: !8770)
!8925 = !DILocation(line: 475, column: 47, scope: !8772)
!8926 = !DILocation(line: 475, column: 29, scope: !8774)
!8927 = !DILocation(line: 478, column: 70, scope: !8776)
!8928 = !DILocation(line: 478, column: 25, scope: !8778)
!8929 = !DILocation(line: 475, column: 47, scope: !8780)
!8930 = !DILocation(line: 475, column: 29, scope: !8782)
!8931 = !DILocation(line: 478, column: 70, scope: !8784)
!8932 = !DILocation(line: 478, column: 25, scope: !8786)
!8933 = !DILocation(line: 475, column: 47, scope: !8788)
!8934 = !DILocation(line: 475, column: 29, scope: !8790)
!8935 = !DILocation(line: 478, column: 70, scope: !8792)
!8936 = !DILocation(line: 478, column: 25, scope: !8794)
!8937 = !DILocation(line: 475, column: 47, scope: !8796)
!8938 = !DILocation(line: 475, column: 29, scope: !8798)
!8939 = !DILocation(line: 478, column: 70, scope: !8800)
!8940 = !DILocation(line: 478, column: 25, scope: !8802)
!8941 = !DILocation(line: 475, column: 47, scope: !8804)
!8942 = !DILocation(line: 475, column: 29, scope: !8806)
!8943 = !DILocation(line: 478, column: 70, scope: !8808)
!8944 = !DILocation(line: 478, column: 25, scope: !8810)
!8945 = !DILocation(line: 475, column: 47, scope: !8812)
!8946 = !DILocation(line: 475, column: 29, scope: !8814)
!8947 = !DILocation(line: 478, column: 70, scope: !8816)
!8948 = !DILocation(line: 478, column: 25, scope: !8818)
!8949 = !DILocation(line: 475, column: 47, scope: !8820)
!8950 = !DILocation(line: 475, column: 29, scope: !8822)
!8951 = !DILocation(line: 478, column: 70, scope: !8824)
!8952 = !DILocation(line: 478, column: 25, scope: !8826)
!8953 = !DILocation(line: 475, column: 47, scope: !8828)
!8954 = !DILocation(line: 475, column: 29, scope: !8830)
!8955 = !DILocation(line: 478, column: 70, scope: !8832)
!8956 = !DILocation(line: 478, column: 25, scope: !8834)
!8957 = !DILocation(line: 475, column: 47, scope: !8836)
!8958 = !DILocation(line: 475, column: 29, scope: !8838)
!8959 = !DILocation(line: 478, column: 70, scope: !8840)
!8960 = !DILocation(line: 478, column: 25, scope: !8842)
!8961 = !DILocation(line: 484, column: 43, scope: !8846)
!8962 = !DILocation(line: 484, column: 25, scope: !8848)
!8963 = !DILocation(line: 487, column: 38, scope: !8850)
!8964 = !DILocation(line: 487, column: 21, scope: !8852)
!8965 = !DILocation(line: 488, column: 70, scope: !8854)
!8966 = !DILocation(line: 488, column: 21, scope: !8856)
!8967 = !DILocation(line: 491, column: 43, scope: !8858)
!8968 = !DILocation(line: 491, column: 21, scope: !8860)
!8969 = !DILocation(line: 434, column: 20, scope: !8630)
!8970 = !DILocation(line: 434, column: 27, scope: !8630)
!8971 = !DILocation(line: 471, column: 21, scope: !8642)
!8972 = !DILocation(line: 481, column: 21, scope: !8844)
!8973 = !DILocation(line: 471, column: 33, scope: !8630)
!8974 = !DILocation(line: 473, column: 46, scope: !8642)
!8975 = !DILocation(line: 474, column: 29, scope: !8642)
!8976 = !DILocation(line: 474, column: 28, scope: !8642)
!8977 = !DILocation(line: 477, column: 25, scope: !8642)
!8978 = !DILocation(line: 478, column: 25, scope: !8642)
!8979 = !DILocation(line: 475, column: 29, scope: !8642)
!8980 = !DILocation(line: 475, column: 29, scope: !8644)
!8981 = !DILocation(line: 494, column: 14, scope: !8630)
!8982 = !DILocation(line: 478, column: 25, scope: !8648)
!8983 = !DILocation(line: 475, column: 29, scope: !8652)
!8984 = !DILocation(line: 478, column: 25, scope: !8656)
!8985 = !DILocation(line: 475, column: 29, scope: !8660)
!8986 = !DILocation(line: 478, column: 25, scope: !8664)
!8987 = !DILocation(line: 475, column: 29, scope: !8668)
!8988 = !DILocation(line: 478, column: 25, scope: !8672)
!8989 = !DILocation(line: 475, column: 29, scope: !8676)
!8990 = !DILocation(line: 478, column: 25, scope: !8680)
!8991 = !DILocation(line: 475, column: 29, scope: !8684)
!8992 = !DILocation(line: 478, column: 25, scope: !8688)
!8993 = !DILocation(line: 475, column: 29, scope: !8692)
!8994 = !DILocation(line: 478, column: 25, scope: !8696)
!8995 = !DILocation(line: 475, column: 29, scope: !8700)
!8996 = !DILocation(line: 478, column: 25, scope: !8704)
!8997 = !DILocation(line: 475, column: 29, scope: !8708)
!8998 = !DILocation(line: 478, column: 25, scope: !8712)
!8999 = !DILocation(line: 475, column: 29, scope: !8716)
!9000 = !DILocation(line: 478, column: 25, scope: !8720)
!9001 = !DILocation(line: 475, column: 29, scope: !8724)
!9002 = !DILocation(line: 478, column: 25, scope: !8728)
!9003 = !DILocation(line: 475, column: 29, scope: !8732)
!9004 = !DILocation(line: 478, column: 25, scope: !8736)
!9005 = !DILocation(line: 475, column: 29, scope: !8740)
!9006 = !DILocation(line: 478, column: 25, scope: !8744)
!9007 = !DILocation(line: 475, column: 29, scope: !8748)
!9008 = !DILocation(line: 478, column: 25, scope: !8752)
!9009 = !DILocation(line: 475, column: 29, scope: !8756)
!9010 = !DILocation(line: 478, column: 25, scope: !8760)
!9011 = !DILocation(line: 475, column: 29, scope: !8764)
!9012 = !DILocation(line: 478, column: 25, scope: !8768)
!9013 = !DILocation(line: 475, column: 29, scope: !8772)
!9014 = !DILocation(line: 478, column: 25, scope: !8776)
!9015 = !DILocation(line: 475, column: 29, scope: !8780)
!9016 = !DILocation(line: 478, column: 25, scope: !8784)
!9017 = !DILocation(line: 475, column: 29, scope: !8788)
!9018 = !DILocation(line: 478, column: 25, scope: !8792)
!9019 = !DILocation(line: 475, column: 29, scope: !8796)
!9020 = !DILocation(line: 478, column: 25, scope: !8800)
!9021 = !DILocation(line: 475, column: 29, scope: !8804)
!9022 = !DILocation(line: 478, column: 25, scope: !8808)
!9023 = !DILocation(line: 475, column: 29, scope: !8812)
!9024 = !DILocation(line: 478, column: 25, scope: !8816)
!9025 = !DILocation(line: 475, column: 29, scope: !8820)
!9026 = !DILocation(line: 478, column: 25, scope: !8824)
!9027 = !DILocation(line: 475, column: 29, scope: !8828)
!9028 = !DILocation(line: 478, column: 25, scope: !8832)
!9029 = !DILocation(line: 481, column: 34, scope: !8642)
!9030 = !DILocation(line: 481, column: 47, scope: !8642)
!9031 = !DILocation(line: 481, column: 46, scope: !8642)
!9032 = !DILocation(line: 482, column: 20, scope: !8844)
!9033 = !DILocation(line: 475, column: 29, scope: !8836)
!9034 = !DILocation(line: 478, column: 25, scope: !8840)
!9035 = !DILocation(line: 490, column: 20, scope: !8844)
!9036 = !DILocation(line: 483, column: 25, scope: !8844)
!9037 = !DILocation(line: 483, column: 24, scope: !8844)
!9038 = !DILocation(line: 486, column: 21, scope: !8844)
!9039 = !DILocation(line: 487, column: 21, scope: !8844)
!9040 = !DILocation(line: 484, column: 25, scope: !8844)
!9041 = !DILocation(line: 484, column: 25, scope: !8846)
!9042 = !DILocation(line: 488, column: 21, scope: !8844)
!9043 = !DILocation(line: 487, column: 21, scope: !8850)
!9044 = !DILocation(line: 488, column: 21, scope: !8854)
!9045 = !DILocation(line: 493, column: 17, scope: !8844)
!9046 = !DILocation(line: 491, column: 21, scope: !8844)
!9047 = !DILocation(line: 491, column: 21, scope: !8858)
!9048 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2e406c58eec30e21E", scope: !9049, file: !8082, line: 497, type: !8632, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9050)
!9049 = !DINamespace(name: "{impl#66}", scope: !8071)
!9050 = !{!9051, !9052}
!9051 = !DILocalVariable(name: "self", arg: 1, scope: !9048, file: !8082, line: 497, type: !8634)
!9052 = !DILocalVariable(name: "f", arg: 2, scope: !9048, file: !8082, line: 497, type: !210)
!9053 = !DILocation(line: 497, column: 20, scope: !9048)
!9054 = !DILocation(line: 497, column: 27, scope: !9048)
!9055 = !DILocation(line: 498, column: 17, scope: !9048)
!9056 = !DILocation(line: 499, column: 14, scope: !9048)
!9057 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4a30050a60e664adE", scope: !9058, file: !8082, line: 502, type: !8632, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9059)
!9058 = !DINamespace(name: "{impl#67}", scope: !8071)
!9059 = !{!9060, !9061}
!9060 = !DILocalVariable(name: "self", arg: 1, scope: !9057, file: !8082, line: 502, type: !8634)
!9061 = !DILocalVariable(name: "f", arg: 2, scope: !9057, file: !8082, line: 502, type: !210)
!9062 = !DILocation(line: 502, column: 20, scope: !9057)
!9063 = !DILocation(line: 502, column: 27, scope: !9057)
!9064 = !DILocation(line: 503, column: 17, scope: !9057)
!9065 = !DILocation(line: 504, column: 14, scope: !9057)
!9066 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h367a9ebf6ddd2598E", scope: !9067, file: !8082, line: 507, type: !8632, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9068)
!9067 = !DINamespace(name: "{impl#68}", scope: !8071)
!9068 = !{!9069, !9070}
!9069 = !DILocalVariable(name: "self", arg: 1, scope: !9066, file: !8082, line: 507, type: !8634)
!9070 = !DILocalVariable(name: "f", arg: 2, scope: !9066, file: !8082, line: 507, type: !210)
!9071 = !DILocation(line: 507, column: 20, scope: !9066)
!9072 = !DILocation(line: 507, column: 27, scope: !9066)
!9073 = !DILocation(line: 508, column: 17, scope: !9066)
!9074 = !DILocation(line: 509, column: 14, scope: !9066)
!9075 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h58ccdc580b73fa84E", scope: !9076, file: !8082, line: 512, type: !8632, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9077)
!9076 = !DINamespace(name: "{impl#69}", scope: !8071)
!9077 = !{!9078, !9079}
!9078 = !DILocalVariable(name: "self", arg: 1, scope: !9075, file: !8082, line: 512, type: !8634)
!9079 = !DILocalVariable(name: "f", arg: 2, scope: !9075, file: !8082, line: 512, type: !210)
!9080 = !DILocation(line: 512, column: 20, scope: !9075)
!9081 = !DILocation(line: 512, column: 27, scope: !9075)
!9082 = !DILocation(line: 513, column: 17, scope: !9075)
!9083 = !DILocation(line: 514, column: 14, scope: !9075)
!9084 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17ha2501a1417aec2d6E", scope: !8635, file: !8082, line: 532, type: !9085, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9085 = !DISubroutineType(types: !9086)
!9086 = !{!8635}
!9087 = !DILocation(line: 533, column: 17, scope: !9084)
!9088 = !DILocation(line: 541, column: 14, scope: !9084)
!9089 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h4778a0fccf31fec5E", scope: !8635, file: !8082, line: 545, type: !9090, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9092)
!9090 = !DISubroutineType(types: !9091)
!9091 = !{!20, !8634}
!9092 = !{!9093}
!9093 = !DILocalVariable(name: "self", arg: 1, scope: !9089, file: !8082, line: 545, type: !8634)
!9094 = !DILocation(line: 545, column: 31, scope: !9089)
!9095 = !DILocation(line: 546, column: 17, scope: !9089)
!9096 = !DILocation(line: 547, column: 14, scope: !9089)
!9097 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h395ecb66d930bd89E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9102)
!9098 = !DINamespace(name: "{impl#0}", scope: !9099)
!9099 = !DINamespace(name: "fmt", scope: !8631)
!9100 = !DISubroutineType(types: !9101)
!9101 = !{!310, !8634}
!9102 = !{!9103}
!9103 = !DILocalVariable(name: "self", arg: 1, scope: !9104, file: !8069, line: 79, type: !8634)
!9104 = !DILexicalBlockFile(scope: !9097, file: !8069, discriminator: 0)
!9105 = !DILocation(line: 79, column: 1, scope: !9104)
!9106 = !DILocation(line: 875, column: 11, scope: !9097)
!9107 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h82bef8bab6405870E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9108)
!9108 = !{!9109}
!9109 = !DILocalVariable(name: "self", arg: 1, scope: !9110, file: !8069, line: 79, type: !8634)
!9110 = !DILexicalBlockFile(scope: !9107, file: !8069, discriminator: 0)
!9111 = !DILocation(line: 79, column: 1, scope: !9110)
!9112 = !DILocation(line: 875, column: 11, scope: !9107)
!9113 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1b1f93002b5f1235E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9114)
!9114 = !{!9115}
!9115 = !DILocalVariable(name: "self", arg: 1, scope: !9116, file: !8069, line: 79, type: !8634)
!9116 = !DILexicalBlockFile(scope: !9113, file: !8069, discriminator: 0)
!9117 = !DILocation(line: 79, column: 1, scope: !9116)
!9118 = !DILocation(line: 875, column: 11, scope: !9113)
!9119 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hf028f0c66ab4344cE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9120)
!9120 = !{!9121}
!9121 = !DILocalVariable(name: "self", arg: 1, scope: !9122, file: !8069, line: 79, type: !8634)
!9122 = !DILexicalBlockFile(scope: !9119, file: !8069, discriminator: 0)
!9123 = !DILocation(line: 79, column: 1, scope: !9122)
!9124 = !DILocation(line: 875, column: 11, scope: !9119)
!9125 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h28aa938527d21896E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9126)
!9126 = !{!9127}
!9127 = !DILocalVariable(name: "self", arg: 1, scope: !9128, file: !8069, line: 79, type: !8634)
!9128 = !DILexicalBlockFile(scope: !9125, file: !8069, discriminator: 0)
!9129 = !DILocation(line: 79, column: 1, scope: !9128)
!9130 = !DILocation(line: 875, column: 11, scope: !9125)
!9131 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h8484824daae1430aE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9132)
!9132 = !{!9133}
!9133 = !DILocalVariable(name: "self", arg: 1, scope: !9134, file: !8069, line: 79, type: !8634)
!9134 = !DILexicalBlockFile(scope: !9131, file: !8069, discriminator: 0)
!9135 = !DILocation(line: 79, column: 1, scope: !9134)
!9136 = !DILocation(line: 875, column: 11, scope: !9131)
!9137 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h64f1d57baa0be19dE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9138)
!9138 = !{!9139}
!9139 = !DILocalVariable(name: "self", arg: 1, scope: !9140, file: !8069, line: 79, type: !8634)
!9140 = !DILexicalBlockFile(scope: !9137, file: !8069, discriminator: 0)
!9141 = !DILocation(line: 79, column: 1, scope: !9140)
!9142 = !DILocation(line: 875, column: 11, scope: !9137)
!9143 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5a23fe6ad66e0df0E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9144)
!9144 = !{!9145}
!9145 = !DILocalVariable(name: "self", arg: 1, scope: !9146, file: !8069, line: 79, type: !8634)
!9146 = !DILexicalBlockFile(scope: !9143, file: !8069, discriminator: 0)
!9147 = !DILocation(line: 79, column: 1, scope: !9146)
!9148 = !DILocation(line: 875, column: 11, scope: !9143)
!9149 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h875ed7c538e5f335E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9150)
!9150 = !{!9151}
!9151 = !DILocalVariable(name: "self", arg: 1, scope: !9152, file: !8069, line: 79, type: !8634)
!9152 = !DILexicalBlockFile(scope: !9149, file: !8069, discriminator: 0)
!9153 = !DILocation(line: 79, column: 1, scope: !9152)
!9154 = !DILocation(line: 875, column: 11, scope: !9149)
!9155 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hff698ed07f3e91a8E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9156)
!9156 = !{!9157}
!9157 = !DILocalVariable(name: "self", arg: 1, scope: !9158, file: !8069, line: 79, type: !8634)
!9158 = !DILexicalBlockFile(scope: !9155, file: !8069, discriminator: 0)
!9159 = !DILocation(line: 79, column: 1, scope: !9158)
!9160 = !DILocation(line: 875, column: 11, scope: !9155)
!9161 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17he28068afe63caaa8E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9162)
!9162 = !{!9163}
!9163 = !DILocalVariable(name: "self", arg: 1, scope: !9164, file: !8069, line: 79, type: !8634)
!9164 = !DILexicalBlockFile(scope: !9161, file: !8069, discriminator: 0)
!9165 = !DILocation(line: 79, column: 1, scope: !9164)
!9166 = !DILocation(line: 875, column: 11, scope: !9161)
!9167 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf84d3dad79fe6848E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9168)
!9168 = !{!9169}
!9169 = !DILocalVariable(name: "self", arg: 1, scope: !9170, file: !8069, line: 79, type: !8634)
!9170 = !DILexicalBlockFile(scope: !9167, file: !8069, discriminator: 0)
!9171 = !DILocation(line: 79, column: 1, scope: !9170)
!9172 = !DILocation(line: 875, column: 11, scope: !9167)
!9173 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h463b99ae804fff0fE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9174)
!9174 = !{!9175}
!9175 = !DILocalVariable(name: "self", arg: 1, scope: !9176, file: !8069, line: 79, type: !8634)
!9176 = !DILexicalBlockFile(scope: !9173, file: !8069, discriminator: 0)
!9177 = !DILocation(line: 79, column: 1, scope: !9176)
!9178 = !DILocation(line: 875, column: 11, scope: !9173)
!9179 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h34ed49a6cb55d2c0E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9180)
!9180 = !{!9181}
!9181 = !DILocalVariable(name: "self", arg: 1, scope: !9182, file: !8069, line: 79, type: !8634)
!9182 = !DILexicalBlockFile(scope: !9179, file: !8069, discriminator: 0)
!9183 = !DILocation(line: 79, column: 1, scope: !9182)
!9184 = !DILocation(line: 875, column: 11, scope: !9179)
!9185 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h07a0bc36b9e15b7cE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9186)
!9186 = !{!9187}
!9187 = !DILocalVariable(name: "self", arg: 1, scope: !9188, file: !8069, line: 79, type: !8634)
!9188 = !DILexicalBlockFile(scope: !9185, file: !8069, discriminator: 0)
!9189 = !DILocation(line: 79, column: 1, scope: !9188)
!9190 = !DILocation(line: 875, column: 11, scope: !9185)
!9191 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h2862d9b4b1f0444dE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9192)
!9192 = !{!9193}
!9193 = !DILocalVariable(name: "self", arg: 1, scope: !9194, file: !8069, line: 79, type: !8634)
!9194 = !DILexicalBlockFile(scope: !9191, file: !8069, discriminator: 0)
!9195 = !DILocation(line: 79, column: 1, scope: !9194)
!9196 = !DILocation(line: 875, column: 11, scope: !9191)
!9197 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17he9a2b8a79e703f90E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9198)
!9198 = !{!9199}
!9199 = !DILocalVariable(name: "self", arg: 1, scope: !9200, file: !8069, line: 79, type: !8634)
!9200 = !DILexicalBlockFile(scope: !9197, file: !8069, discriminator: 0)
!9201 = !DILocation(line: 79, column: 1, scope: !9200)
!9202 = !DILocation(line: 875, column: 11, scope: !9197)
!9203 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17ha29a639a5de3b077E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9204)
!9204 = !{!9205}
!9205 = !DILocalVariable(name: "self", arg: 1, scope: !9206, file: !8069, line: 79, type: !8634)
!9206 = !DILexicalBlockFile(scope: !9203, file: !8069, discriminator: 0)
!9207 = !DILocation(line: 79, column: 1, scope: !9206)
!9208 = !DILocation(line: 875, column: 11, scope: !9203)
!9209 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hae0c8dc5bff211dfE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9210)
!9210 = !{!9211}
!9211 = !DILocalVariable(name: "self", arg: 1, scope: !9212, file: !8069, line: 79, type: !8634)
!9212 = !DILexicalBlockFile(scope: !9209, file: !8069, discriminator: 0)
!9213 = !DILocation(line: 79, column: 1, scope: !9212)
!9214 = !DILocation(line: 875, column: 11, scope: !9209)
!9215 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h7bb884d68dee4c11E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9216)
!9216 = !{!9217}
!9217 = !DILocalVariable(name: "self", arg: 1, scope: !9218, file: !8069, line: 79, type: !8634)
!9218 = !DILexicalBlockFile(scope: !9215, file: !8069, discriminator: 0)
!9219 = !DILocation(line: 79, column: 1, scope: !9218)
!9220 = !DILocation(line: 875, column: 11, scope: !9215)
!9221 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h533f40bcecb14723E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9222)
!9222 = !{!9223}
!9223 = !DILocalVariable(name: "self", arg: 1, scope: !9224, file: !8069, line: 79, type: !8634)
!9224 = !DILexicalBlockFile(scope: !9221, file: !8069, discriminator: 0)
!9225 = !DILocation(line: 79, column: 1, scope: !9224)
!9226 = !DILocation(line: 875, column: 11, scope: !9221)
!9227 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h3b95e3903ed6211fE", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9228)
!9228 = !{!9229}
!9229 = !DILocalVariable(name: "self", arg: 1, scope: !9230, file: !8069, line: 79, type: !8634)
!9230 = !DILexicalBlockFile(scope: !9227, file: !8069, discriminator: 0)
!9231 = !DILocation(line: 79, column: 1, scope: !9230)
!9232 = !DILocation(line: 875, column: 11, scope: !9227)
!9233 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb844628460d84a29E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9234)
!9234 = !{!9235}
!9235 = !DILocalVariable(name: "self", arg: 1, scope: !9236, file: !8069, line: 79, type: !8634)
!9236 = !DILexicalBlockFile(scope: !9233, file: !8069, discriminator: 0)
!9237 = !DILocation(line: 79, column: 1, scope: !9236)
!9238 = !DILocation(line: 875, column: 11, scope: !9233)
!9239 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h02a0d26905312f39E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9240)
!9240 = !{!9241}
!9241 = !DILocalVariable(name: "self", arg: 1, scope: !9242, file: !8069, line: 79, type: !8634)
!9242 = !DILexicalBlockFile(scope: !9239, file: !8069, discriminator: 0)
!9243 = !DILocation(line: 79, column: 1, scope: !9242)
!9244 = !DILocation(line: 875, column: 11, scope: !9239)
!9245 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hf86ec8b159c70869E", scope: !9098, file: !8082, line: 460, type: !9100, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9246)
!9246 = !{!9247}
!9247 = !DILocalVariable(name: "self", arg: 1, scope: !9248, file: !8069, line: 79, type: !8634)
!9248 = !DILexicalBlockFile(scope: !9245, file: !8069, discriminator: 0)
!9249 = !DILocation(line: 79, column: 1, scope: !9248)
!9250 = !DILocation(line: 875, column: 11, scope: !9245)
!9251 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h1dd12f9bf3170418E", scope: !9252, file: !5112, line: 31, type: !9253, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9257)
!9252 = !DINamespace(name: "{impl#8}", scope: !782)
!9253 = !DISubroutineType(types: !9254)
!9254 = !{!192, !9255, !210}
!9255 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9256, size: 64, align: 64, dwarfAddressSpace: 0)
!9256 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !782, file: !2, align: 8, elements: !21, identifier: "91d25f6e82e7d0739c6db0440df7115")
!9257 = !{!9258, !9259}
!9258 = !DILocalVariable(name: "self", arg: 1, scope: !9251, file: !5112, line: 31, type: !9255)
!9259 = !DILocalVariable(name: "f", arg: 2, scope: !9251, file: !5112, line: 31, type: !210)
!9260 = !DILocation(line: 31, column: 18, scope: !9251)
!9261 = !DILocation(line: 31, column: 23, scope: !9251)
!9262 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h64d1d56c095b21e0E", scope: !9263, file: !5112, line: 31, type: !9264, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9268)
!9263 = !DINamespace(name: "{impl#10}", scope: !782)
!9264 = !DISubroutineType(types: !9265)
!9265 = !{!192, !9266, !210}
!9266 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9267, size: 64, align: 64, dwarfAddressSpace: 0)
!9267 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !782, file: !2, align: 8, elements: !21, identifier: "359a39c3e743ec55b29d0be75b0c8bbe")
!9268 = !{!9269, !9270}
!9269 = !DILocalVariable(name: "self", arg: 1, scope: !9262, file: !5112, line: 31, type: !9266)
!9270 = !DILocalVariable(name: "f", arg: 2, scope: !9262, file: !5112, line: 31, type: !210)
!9271 = !DILocation(line: 31, column: 18, scope: !9262)
!9272 = !DILocation(line: 31, column: 23, scope: !9262)
!9273 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0da747278908814E", scope: !9274, file: !5112, line: 31, type: !9275, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9279)
!9274 = !DINamespace(name: "{impl#12}", scope: !782)
!9275 = !DISubroutineType(types: !9276)
!9276 = !{!192, !9277, !210}
!9277 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9278, size: 64, align: 64, dwarfAddressSpace: 0)
!9278 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !782, file: !2, align: 8, elements: !21, identifier: "9ab1608b6dc6a5031b73ccb4616ec3eb")
!9279 = !{!9280, !9281}
!9280 = !DILocalVariable(name: "self", arg: 1, scope: !9273, file: !5112, line: 31, type: !9277)
!9281 = !DILocalVariable(name: "f", arg: 2, scope: !9273, file: !5112, line: 31, type: !210)
!9282 = !DILocation(line: 31, column: 18, scope: !9273)
!9283 = !DILocation(line: 31, column: 23, scope: !9273)
!9284 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f6f942f17efb0ddE", scope: !9285, file: !5112, line: 31, type: !9286, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9290)
!9285 = !DINamespace(name: "{impl#14}", scope: !782)
!9286 = !DISubroutineType(types: !9287)
!9287 = !{!192, !9288, !210}
!9288 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9289, size: 64, align: 64, dwarfAddressSpace: 0)
!9289 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !782, file: !2, align: 8, elements: !21, identifier: "85530c250578cf8ebcb98e47d959e283")
!9290 = !{!9291, !9292}
!9291 = !DILocalVariable(name: "self", arg: 1, scope: !9284, file: !5112, line: 31, type: !9288)
!9292 = !DILocalVariable(name: "f", arg: 2, scope: !9284, file: !5112, line: 31, type: !210)
!9293 = !DILocation(line: 31, column: 18, scope: !9284)
!9294 = !DILocation(line: 31, column: 23, scope: !9284)
!9295 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h84ad6db34b426adaE", scope: !9296, file: !5112, line: 63, type: !9297, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9300)
!9296 = !DINamespace(name: "{impl#17}", scope: !782)
!9297 = !DISubroutineType(types: !9298)
!9298 = !{!192, !9299, !210}
!9299 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !799, size: 64, align: 64, dwarfAddressSpace: 0)
!9300 = !{!9301, !9302}
!9301 = !DILocalVariable(name: "self", arg: 1, scope: !9295, file: !5112, line: 63, type: !9299)
!9302 = !DILocalVariable(name: "f", arg: 2, scope: !9295, file: !5112, line: 63, type: !210)
!9303 = !DILocation(line: 63, column: 23, scope: !9295)
!9304 = !DILocation(line: 63, column: 27, scope: !9295)
!9305 = !DILocation(line: 63, column: 28, scope: !9295)
!9306 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h1bf0e4037243546aE", scope: !9307, file: !5112, line: 107, type: !9308, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9312)
!9307 = !DINamespace(name: "{impl#22}", scope: !782)
!9308 = !DISubroutineType(types: !9309)
!9309 = !{!192, !9310, !210}
!9310 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9311, size: 64, align: 64, dwarfAddressSpace: 0)
!9311 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !782, file: !2, align: 8, elements: !21, identifier: "6b144baafc8aae14b1a8450097146ce3")
!9312 = !{!9313, !9314}
!9313 = !DILocalVariable(name: "self", arg: 1, scope: !9306, file: !5112, line: 107, type: !9310)
!9314 = !DILocalVariable(name: "f", arg: 2, scope: !9306, file: !5112, line: 107, type: !210)
!9315 = !DILocation(line: 107, column: 10, scope: !9306)
!9316 = !DILocation(line: 107, column: 15, scope: !9306)
!9317 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e15e3736f24fca9E", scope: !9318, file: !8082, line: 434, type: !9319, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9322)
!9318 = !DINamespace(name: "{impl#32}", scope: !782)
!9319 = !DISubroutineType(types: !9320)
!9320 = !{!192, !9321, !210}
!9321 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5160, size: 64, align: 64, dwarfAddressSpace: 0)
!9322 = !{!9323, !9324, !9325, !9327, !9329, !9331, !9333, !9335, !9337, !9339, !9341, !9343, !9345, !9347, !9349, !9351, !9353, !9355, !9357, !9359, !9361, !9363, !9365, !9367, !9369, !9371, !9373, !9375, !9377, !9379, !9381, !9383, !9385, !9387, !9389, !9391, !9393, !9395, !9397, !9399, !9401, !9403, !9405, !9407, !9409, !9411, !9413, !9415}
!9323 = !DILocalVariable(name: "self", arg: 1, scope: !9317, file: !8082, line: 434, type: !9321)
!9324 = !DILocalVariable(name: "f", arg: 2, scope: !9317, file: !8082, line: 434, type: !210)
!9325 = !DILocalVariable(name: "first", scope: !9326, file: !8082, line: 471, type: !310, align: 1)
!9326 = distinct !DILexicalBlock(scope: !9317, file: !8082, line: 471, column: 17)
!9327 = !DILocalVariable(name: "residual", scope: !9328, file: !8082, line: 475, type: !8097, align: 1)
!9328 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9329 = !DILocalVariable(name: "val", scope: !9330, file: !8082, line: 475, type: !7, align: 1)
!9330 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9331 = !DILocalVariable(name: "residual", scope: !9332, file: !8082, line: 478, type: !8097, align: 1)
!9332 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9333 = !DILocalVariable(name: "val", scope: !9334, file: !8082, line: 478, type: !7, align: 1)
!9334 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9335 = !DILocalVariable(name: "residual", scope: !9336, file: !8082, line: 475, type: !8097, align: 1)
!9336 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9337 = !DILocalVariable(name: "val", scope: !9338, file: !8082, line: 475, type: !7, align: 1)
!9338 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9339 = !DILocalVariable(name: "residual", scope: !9340, file: !8082, line: 478, type: !8097, align: 1)
!9340 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9341 = !DILocalVariable(name: "val", scope: !9342, file: !8082, line: 478, type: !7, align: 1)
!9342 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9343 = !DILocalVariable(name: "residual", scope: !9344, file: !8082, line: 475, type: !8097, align: 1)
!9344 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9345 = !DILocalVariable(name: "val", scope: !9346, file: !8082, line: 475, type: !7, align: 1)
!9346 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9347 = !DILocalVariable(name: "residual", scope: !9348, file: !8082, line: 478, type: !8097, align: 1)
!9348 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9349 = !DILocalVariable(name: "val", scope: !9350, file: !8082, line: 478, type: !7, align: 1)
!9350 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9351 = !DILocalVariable(name: "residual", scope: !9352, file: !8082, line: 475, type: !8097, align: 1)
!9352 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9353 = !DILocalVariable(name: "val", scope: !9354, file: !8082, line: 475, type: !7, align: 1)
!9354 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9355 = !DILocalVariable(name: "residual", scope: !9356, file: !8082, line: 478, type: !8097, align: 1)
!9356 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9357 = !DILocalVariable(name: "val", scope: !9358, file: !8082, line: 478, type: !7, align: 1)
!9358 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9359 = !DILocalVariable(name: "residual", scope: !9360, file: !8082, line: 475, type: !8097, align: 1)
!9360 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9361 = !DILocalVariable(name: "val", scope: !9362, file: !8082, line: 475, type: !7, align: 1)
!9362 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9363 = !DILocalVariable(name: "residual", scope: !9364, file: !8082, line: 478, type: !8097, align: 1)
!9364 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9365 = !DILocalVariable(name: "val", scope: !9366, file: !8082, line: 478, type: !7, align: 1)
!9366 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9367 = !DILocalVariable(name: "residual", scope: !9368, file: !8082, line: 475, type: !8097, align: 1)
!9368 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9369 = !DILocalVariable(name: "val", scope: !9370, file: !8082, line: 475, type: !7, align: 1)
!9370 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9371 = !DILocalVariable(name: "residual", scope: !9372, file: !8082, line: 478, type: !8097, align: 1)
!9372 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9373 = !DILocalVariable(name: "val", scope: !9374, file: !8082, line: 478, type: !7, align: 1)
!9374 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9375 = !DILocalVariable(name: "residual", scope: !9376, file: !8082, line: 475, type: !8097, align: 1)
!9376 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9377 = !DILocalVariable(name: "val", scope: !9378, file: !8082, line: 475, type: !7, align: 1)
!9378 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9379 = !DILocalVariable(name: "residual", scope: !9380, file: !8082, line: 478, type: !8097, align: 1)
!9380 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9381 = !DILocalVariable(name: "val", scope: !9382, file: !8082, line: 478, type: !7, align: 1)
!9382 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9383 = !DILocalVariable(name: "residual", scope: !9384, file: !8082, line: 475, type: !8097, align: 1)
!9384 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9385 = !DILocalVariable(name: "val", scope: !9386, file: !8082, line: 475, type: !7, align: 1)
!9386 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9387 = !DILocalVariable(name: "residual", scope: !9388, file: !8082, line: 478, type: !8097, align: 1)
!9388 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9389 = !DILocalVariable(name: "val", scope: !9390, file: !8082, line: 478, type: !7, align: 1)
!9390 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9391 = !DILocalVariable(name: "residual", scope: !9392, file: !8082, line: 475, type: !8097, align: 1)
!9392 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 47)
!9393 = !DILocalVariable(name: "val", scope: !9394, file: !8082, line: 475, type: !7, align: 1)
!9394 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 475, column: 29)
!9395 = !DILocalVariable(name: "residual", scope: !9396, file: !8082, line: 478, type: !8097, align: 1)
!9396 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 70)
!9397 = !DILocalVariable(name: "val", scope: !9398, file: !8082, line: 478, type: !7, align: 1)
!9398 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 478, column: 25)
!9399 = !DILocalVariable(name: "extra_bits", scope: !9400, file: !8082, line: 481, type: !20, align: 8)
!9400 = distinct !DILexicalBlock(scope: !9326, file: !8082, line: 481, column: 17)
!9401 = !DILocalVariable(name: "residual", scope: !9402, file: !8082, line: 484, type: !8097, align: 1)
!9402 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 484, column: 43)
!9403 = !DILocalVariable(name: "val", scope: !9404, file: !8082, line: 484, type: !7, align: 1)
!9404 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 484, column: 25)
!9405 = !DILocalVariable(name: "residual", scope: !9406, file: !8082, line: 487, type: !8097, align: 1)
!9406 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 487, column: 38)
!9407 = !DILocalVariable(name: "val", scope: !9408, file: !8082, line: 487, type: !7, align: 1)
!9408 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 487, column: 21)
!9409 = !DILocalVariable(name: "residual", scope: !9410, file: !8082, line: 488, type: !8097, align: 1)
!9410 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 488, column: 70)
!9411 = !DILocalVariable(name: "val", scope: !9412, file: !8082, line: 488, type: !7, align: 1)
!9412 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 488, column: 21)
!9413 = !DILocalVariable(name: "residual", scope: !9414, file: !8082, line: 491, type: !8097, align: 1)
!9414 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 491, column: 43)
!9415 = !DILocalVariable(name: "val", scope: !9416, file: !8082, line: 491, type: !7, align: 1)
!9416 = distinct !DILexicalBlock(scope: !9400, file: !8082, line: 491, column: 21)
!9417 = !DILocation(line: 475, column: 47, scope: !9328)
!9418 = !DILocation(line: 475, column: 29, scope: !9330)
!9419 = !DILocation(line: 478, column: 70, scope: !9332)
!9420 = !DILocation(line: 478, column: 25, scope: !9334)
!9421 = !DILocation(line: 475, column: 47, scope: !9336)
!9422 = !DILocation(line: 475, column: 29, scope: !9338)
!9423 = !DILocation(line: 478, column: 70, scope: !9340)
!9424 = !DILocation(line: 478, column: 25, scope: !9342)
!9425 = !DILocation(line: 475, column: 47, scope: !9344)
!9426 = !DILocation(line: 475, column: 29, scope: !9346)
!9427 = !DILocation(line: 478, column: 70, scope: !9348)
!9428 = !DILocation(line: 478, column: 25, scope: !9350)
!9429 = !DILocation(line: 475, column: 47, scope: !9352)
!9430 = !DILocation(line: 475, column: 29, scope: !9354)
!9431 = !DILocation(line: 478, column: 70, scope: !9356)
!9432 = !DILocation(line: 478, column: 25, scope: !9358)
!9433 = !DILocation(line: 475, column: 47, scope: !9360)
!9434 = !DILocation(line: 475, column: 29, scope: !9362)
!9435 = !DILocation(line: 478, column: 70, scope: !9364)
!9436 = !DILocation(line: 478, column: 25, scope: !9366)
!9437 = !DILocation(line: 475, column: 47, scope: !9368)
!9438 = !DILocation(line: 475, column: 29, scope: !9370)
!9439 = !DILocation(line: 478, column: 70, scope: !9372)
!9440 = !DILocation(line: 478, column: 25, scope: !9374)
!9441 = !DILocation(line: 475, column: 47, scope: !9376)
!9442 = !DILocation(line: 475, column: 29, scope: !9378)
!9443 = !DILocation(line: 478, column: 70, scope: !9380)
!9444 = !DILocation(line: 478, column: 25, scope: !9382)
!9445 = !DILocation(line: 475, column: 47, scope: !9384)
!9446 = !DILocation(line: 475, column: 29, scope: !9386)
!9447 = !DILocation(line: 478, column: 70, scope: !9388)
!9448 = !DILocation(line: 478, column: 25, scope: !9390)
!9449 = !DILocation(line: 475, column: 47, scope: !9392)
!9450 = !DILocation(line: 475, column: 29, scope: !9394)
!9451 = !DILocation(line: 478, column: 70, scope: !9396)
!9452 = !DILocation(line: 478, column: 25, scope: !9398)
!9453 = !DILocation(line: 484, column: 43, scope: !9402)
!9454 = !DILocation(line: 484, column: 25, scope: !9404)
!9455 = !DILocation(line: 487, column: 38, scope: !9406)
!9456 = !DILocation(line: 487, column: 21, scope: !9408)
!9457 = !DILocation(line: 488, column: 70, scope: !9410)
!9458 = !DILocation(line: 488, column: 21, scope: !9412)
!9459 = !DILocation(line: 491, column: 43, scope: !9414)
!9460 = !DILocation(line: 491, column: 21, scope: !9416)
!9461 = !DILocation(line: 434, column: 20, scope: !9317)
!9462 = !DILocation(line: 434, column: 27, scope: !9317)
!9463 = !DILocation(line: 471, column: 21, scope: !9326)
!9464 = !DILocation(line: 481, column: 21, scope: !9400)
!9465 = !DILocation(line: 471, column: 33, scope: !9317)
!9466 = !DILocation(line: 473, column: 46, scope: !9326)
!9467 = !DILocation(line: 474, column: 29, scope: !9326)
!9468 = !DILocation(line: 474, column: 28, scope: !9326)
!9469 = !DILocation(line: 477, column: 25, scope: !9326)
!9470 = !DILocation(line: 478, column: 25, scope: !9326)
!9471 = !DILocation(line: 475, column: 29, scope: !9326)
!9472 = !DILocation(line: 475, column: 29, scope: !9328)
!9473 = !DILocation(line: 494, column: 14, scope: !9317)
!9474 = !DILocation(line: 478, column: 25, scope: !9332)
!9475 = !DILocation(line: 475, column: 29, scope: !9336)
!9476 = !DILocation(line: 478, column: 25, scope: !9340)
!9477 = !DILocation(line: 475, column: 29, scope: !9344)
!9478 = !DILocation(line: 478, column: 25, scope: !9348)
!9479 = !DILocation(line: 475, column: 29, scope: !9352)
!9480 = !DILocation(line: 478, column: 25, scope: !9356)
!9481 = !DILocation(line: 475, column: 29, scope: !9360)
!9482 = !DILocation(line: 478, column: 25, scope: !9364)
!9483 = !DILocation(line: 475, column: 29, scope: !9368)
!9484 = !DILocation(line: 478, column: 25, scope: !9372)
!9485 = !DILocation(line: 475, column: 29, scope: !9376)
!9486 = !DILocation(line: 478, column: 25, scope: !9380)
!9487 = !DILocation(line: 475, column: 29, scope: !9384)
!9488 = !DILocation(line: 478, column: 25, scope: !9388)
!9489 = !DILocation(line: 481, column: 34, scope: !9326)
!9490 = !DILocation(line: 481, column: 47, scope: !9326)
!9491 = !DILocation(line: 481, column: 46, scope: !9326)
!9492 = !DILocation(line: 482, column: 20, scope: !9400)
!9493 = !DILocation(line: 475, column: 29, scope: !9392)
!9494 = !DILocation(line: 478, column: 25, scope: !9396)
!9495 = !DILocation(line: 490, column: 20, scope: !9400)
!9496 = !DILocation(line: 483, column: 25, scope: !9400)
!9497 = !DILocation(line: 483, column: 24, scope: !9400)
!9498 = !DILocation(line: 486, column: 21, scope: !9400)
!9499 = !DILocation(line: 487, column: 21, scope: !9400)
!9500 = !DILocation(line: 484, column: 25, scope: !9400)
!9501 = !DILocation(line: 484, column: 25, scope: !9402)
!9502 = !DILocation(line: 488, column: 21, scope: !9400)
!9503 = !DILocation(line: 487, column: 21, scope: !9406)
!9504 = !DILocation(line: 488, column: 21, scope: !9410)
!9505 = !DILocation(line: 493, column: 17, scope: !9400)
!9506 = !DILocation(line: 491, column: 21, scope: !9400)
!9507 = !DILocation(line: 491, column: 21, scope: !9414)
!9508 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1605b7c919a521d5E", scope: !9509, file: !8082, line: 497, type: !9319, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9510)
!9509 = !DINamespace(name: "{impl#33}", scope: !782)
!9510 = !{!9511, !9512}
!9511 = !DILocalVariable(name: "self", arg: 1, scope: !9508, file: !8082, line: 497, type: !9321)
!9512 = !DILocalVariable(name: "f", arg: 2, scope: !9508, file: !8082, line: 497, type: !210)
!9513 = !DILocation(line: 497, column: 20, scope: !9508)
!9514 = !DILocation(line: 497, column: 27, scope: !9508)
!9515 = !DILocation(line: 498, column: 17, scope: !9508)
!9516 = !DILocation(line: 499, column: 14, scope: !9508)
!9517 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hcc2ba7f178f3b6e1E", scope: !9518, file: !8082, line: 502, type: !9319, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9519)
!9518 = !DINamespace(name: "{impl#34}", scope: !782)
!9519 = !{!9520, !9521}
!9520 = !DILocalVariable(name: "self", arg: 1, scope: !9517, file: !8082, line: 502, type: !9321)
!9521 = !DILocalVariable(name: "f", arg: 2, scope: !9517, file: !8082, line: 502, type: !210)
!9522 = !DILocation(line: 502, column: 20, scope: !9517)
!9523 = !DILocation(line: 502, column: 27, scope: !9517)
!9524 = !DILocation(line: 503, column: 17, scope: !9517)
!9525 = !DILocation(line: 504, column: 14, scope: !9517)
!9526 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb9c3b93ce59e4cafE", scope: !9527, file: !8082, line: 507, type: !9319, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9528)
!9527 = !DINamespace(name: "{impl#35}", scope: !782)
!9528 = !{!9529, !9530}
!9529 = !DILocalVariable(name: "self", arg: 1, scope: !9526, file: !8082, line: 507, type: !9321)
!9530 = !DILocalVariable(name: "f", arg: 2, scope: !9526, file: !8082, line: 507, type: !210)
!9531 = !DILocation(line: 507, column: 20, scope: !9526)
!9532 = !DILocation(line: 507, column: 27, scope: !9526)
!9533 = !DILocation(line: 508, column: 17, scope: !9526)
!9534 = !DILocation(line: 509, column: 14, scope: !9526)
!9535 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5e8c41fd21fd9dafE", scope: !9536, file: !8082, line: 512, type: !9319, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9537)
!9536 = !DINamespace(name: "{impl#36}", scope: !782)
!9537 = !{!9538, !9539}
!9538 = !DILocalVariable(name: "self", arg: 1, scope: !9535, file: !8082, line: 512, type: !9321)
!9539 = !DILocalVariable(name: "f", arg: 2, scope: !9535, file: !8082, line: 512, type: !210)
!9540 = !DILocation(line: 512, column: 20, scope: !9535)
!9541 = !DILocation(line: 512, column: 27, scope: !9535)
!9542 = !DILocation(line: 513, column: 17, scope: !9535)
!9543 = !DILocation(line: 514, column: 14, scope: !9535)
!9544 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17hfdc6b32407a90c9eE", scope: !5160, file: !8082, line: 532, type: !9545, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9545 = !DISubroutineType(types: !9546)
!9546 = !{!5160}
!9547 = !DILocation(line: 533, column: 17, scope: !9544)
!9548 = !DILocation(line: 541, column: 14, scope: !9544)
!9549 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h995e6d3351d9f957E", scope: !5160, file: !8082, line: 545, type: !9550, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9552)
!9550 = !DISubroutineType(types: !9551)
!9551 = !{!20, !9321}
!9552 = !{!9553}
!9553 = !DILocalVariable(name: "self", arg: 1, scope: !9549, file: !8082, line: 545, type: !9321)
!9554 = !DILocation(line: 545, column: 31, scope: !9549)
!9555 = !DILocation(line: 546, column: 17, scope: !9549)
!9556 = !DILocation(line: 547, column: 14, scope: !9549)
!9557 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf1b865f25a1ebdf3E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9562)
!9558 = !DINamespace(name: "{impl#0}", scope: !9559)
!9559 = !DINamespace(name: "fmt", scope: !9318)
!9560 = !DISubroutineType(types: !9561)
!9561 = !{!310, !9321}
!9562 = !{!9563}
!9563 = !DILocalVariable(name: "self", arg: 1, scope: !9564, file: !5112, line: 110, type: !9321)
!9564 = !DILexicalBlockFile(scope: !9557, file: !5112, discriminator: 0)
!9565 = !DILocation(line: 110, column: 1, scope: !9564)
!9566 = !DILocation(line: 875, column: 11, scope: !9557)
!9567 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h657277d1f5eeab48E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9568)
!9568 = !{!9569}
!9569 = !DILocalVariable(name: "self", arg: 1, scope: !9570, file: !5112, line: 110, type: !9321)
!9570 = !DILexicalBlockFile(scope: !9567, file: !5112, discriminator: 0)
!9571 = !DILocation(line: 110, column: 1, scope: !9570)
!9572 = !DILocation(line: 875, column: 11, scope: !9567)
!9573 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h973a4a8e15edd6feE", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9574)
!9574 = !{!9575}
!9575 = !DILocalVariable(name: "self", arg: 1, scope: !9576, file: !5112, line: 110, type: !9321)
!9576 = !DILexicalBlockFile(scope: !9573, file: !5112, discriminator: 0)
!9577 = !DILocation(line: 110, column: 1, scope: !9576)
!9578 = !DILocation(line: 875, column: 11, scope: !9573)
!9579 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5bcfd54e48624520E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9580)
!9580 = !{!9581}
!9581 = !DILocalVariable(name: "self", arg: 1, scope: !9582, file: !5112, line: 110, type: !9321)
!9582 = !DILexicalBlockFile(scope: !9579, file: !5112, discriminator: 0)
!9583 = !DILocation(line: 110, column: 1, scope: !9582)
!9584 = !DILocation(line: 875, column: 11, scope: !9579)
!9585 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h2fc40c803dc96fe3E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9586)
!9586 = !{!9587}
!9587 = !DILocalVariable(name: "self", arg: 1, scope: !9588, file: !5112, line: 110, type: !9321)
!9588 = !DILexicalBlockFile(scope: !9585, file: !5112, discriminator: 0)
!9589 = !DILocation(line: 110, column: 1, scope: !9588)
!9590 = !DILocation(line: 875, column: 11, scope: !9585)
!9591 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h85de116dfb146916E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9592)
!9592 = !{!9593}
!9593 = !DILocalVariable(name: "self", arg: 1, scope: !9594, file: !5112, line: 110, type: !9321)
!9594 = !DILexicalBlockFile(scope: !9591, file: !5112, discriminator: 0)
!9595 = !DILocation(line: 110, column: 1, scope: !9594)
!9596 = !DILocation(line: 875, column: 11, scope: !9591)
!9597 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h4ae445f34427103aE", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9598)
!9598 = !{!9599}
!9599 = !DILocalVariable(name: "self", arg: 1, scope: !9600, file: !5112, line: 110, type: !9321)
!9600 = !DILexicalBlockFile(scope: !9597, file: !5112, discriminator: 0)
!9601 = !DILocation(line: 110, column: 1, scope: !9600)
!9602 = !DILocation(line: 875, column: 11, scope: !9597)
!9603 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h847d9a994bd48d82E", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9604)
!9604 = !{!9605}
!9605 = !DILocalVariable(name: "self", arg: 1, scope: !9606, file: !5112, line: 110, type: !9321)
!9606 = !DILexicalBlockFile(scope: !9603, file: !5112, discriminator: 0)
!9607 = !DILocation(line: 110, column: 1, scope: !9606)
!9608 = !DILocation(line: 875, column: 11, scope: !9603)
!9609 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hced38f340fea072bE", scope: !9558, file: !8082, line: 460, type: !9560, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9610)
!9610 = !{!9611}
!9611 = !DILocalVariable(name: "self", arg: 1, scope: !9612, file: !5112, line: 110, type: !9321)
!9612 = !DILexicalBlockFile(scope: !9609, file: !5112, discriminator: 0)
!9613 = !DILocation(line: 110, column: 1, scope: !9612)
!9614 = !DILocation(line: 875, column: 11, scope: !9609)
!9615 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h26d2a510c6339c78E", scope: !9616, file: !8082, line: 434, type: !9617, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9620)
!9616 = !DINamespace(name: "{impl#58}", scope: !782)
!9617 = !DISubroutineType(types: !9618)
!9618 = !{!192, !9619, !210}
!9619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5176, size: 64, align: 64, dwarfAddressSpace: 0)
!9620 = !{!9621, !9622, !9623, !9625, !9627, !9629, !9631, !9633, !9635, !9637, !9639, !9641, !9643, !9645, !9647, !9649, !9651, !9653, !9655, !9657, !9659, !9661, !9663, !9665, !9667, !9669, !9671, !9673, !9675, !9677, !9679, !9681, !9683, !9685, !9687, !9689, !9691, !9693, !9695, !9697, !9699, !9701, !9703, !9705, !9707, !9709, !9711, !9713, !9715, !9717, !9719, !9721, !9723, !9725, !9727, !9729, !9731, !9733, !9735, !9737}
!9621 = !DILocalVariable(name: "self", arg: 1, scope: !9615, file: !8082, line: 434, type: !9619)
!9622 = !DILocalVariable(name: "f", arg: 2, scope: !9615, file: !8082, line: 434, type: !210)
!9623 = !DILocalVariable(name: "first", scope: !9624, file: !8082, line: 471, type: !310, align: 1)
!9624 = distinct !DILexicalBlock(scope: !9615, file: !8082, line: 471, column: 17)
!9625 = !DILocalVariable(name: "residual", scope: !9626, file: !8082, line: 475, type: !8097, align: 1)
!9626 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9627 = !DILocalVariable(name: "val", scope: !9628, file: !8082, line: 475, type: !7, align: 1)
!9628 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9629 = !DILocalVariable(name: "residual", scope: !9630, file: !8082, line: 478, type: !8097, align: 1)
!9630 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9631 = !DILocalVariable(name: "val", scope: !9632, file: !8082, line: 478, type: !7, align: 1)
!9632 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9633 = !DILocalVariable(name: "residual", scope: !9634, file: !8082, line: 475, type: !8097, align: 1)
!9634 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9635 = !DILocalVariable(name: "val", scope: !9636, file: !8082, line: 475, type: !7, align: 1)
!9636 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9637 = !DILocalVariable(name: "residual", scope: !9638, file: !8082, line: 478, type: !8097, align: 1)
!9638 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9639 = !DILocalVariable(name: "val", scope: !9640, file: !8082, line: 478, type: !7, align: 1)
!9640 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9641 = !DILocalVariable(name: "residual", scope: !9642, file: !8082, line: 475, type: !8097, align: 1)
!9642 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9643 = !DILocalVariable(name: "val", scope: !9644, file: !8082, line: 475, type: !7, align: 1)
!9644 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9645 = !DILocalVariable(name: "residual", scope: !9646, file: !8082, line: 478, type: !8097, align: 1)
!9646 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9647 = !DILocalVariable(name: "val", scope: !9648, file: !8082, line: 478, type: !7, align: 1)
!9648 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9649 = !DILocalVariable(name: "residual", scope: !9650, file: !8082, line: 475, type: !8097, align: 1)
!9650 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9651 = !DILocalVariable(name: "val", scope: !9652, file: !8082, line: 475, type: !7, align: 1)
!9652 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9653 = !DILocalVariable(name: "residual", scope: !9654, file: !8082, line: 478, type: !8097, align: 1)
!9654 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9655 = !DILocalVariable(name: "val", scope: !9656, file: !8082, line: 478, type: !7, align: 1)
!9656 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9657 = !DILocalVariable(name: "residual", scope: !9658, file: !8082, line: 475, type: !8097, align: 1)
!9658 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9659 = !DILocalVariable(name: "val", scope: !9660, file: !8082, line: 475, type: !7, align: 1)
!9660 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9661 = !DILocalVariable(name: "residual", scope: !9662, file: !8082, line: 478, type: !8097, align: 1)
!9662 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9663 = !DILocalVariable(name: "val", scope: !9664, file: !8082, line: 478, type: !7, align: 1)
!9664 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9665 = !DILocalVariable(name: "residual", scope: !9666, file: !8082, line: 475, type: !8097, align: 1)
!9666 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9667 = !DILocalVariable(name: "val", scope: !9668, file: !8082, line: 475, type: !7, align: 1)
!9668 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9669 = !DILocalVariable(name: "residual", scope: !9670, file: !8082, line: 478, type: !8097, align: 1)
!9670 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9671 = !DILocalVariable(name: "val", scope: !9672, file: !8082, line: 478, type: !7, align: 1)
!9672 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9673 = !DILocalVariable(name: "residual", scope: !9674, file: !8082, line: 475, type: !8097, align: 1)
!9674 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9675 = !DILocalVariable(name: "val", scope: !9676, file: !8082, line: 475, type: !7, align: 1)
!9676 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9677 = !DILocalVariable(name: "residual", scope: !9678, file: !8082, line: 478, type: !8097, align: 1)
!9678 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9679 = !DILocalVariable(name: "val", scope: !9680, file: !8082, line: 478, type: !7, align: 1)
!9680 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9681 = !DILocalVariable(name: "residual", scope: !9682, file: !8082, line: 475, type: !8097, align: 1)
!9682 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9683 = !DILocalVariable(name: "val", scope: !9684, file: !8082, line: 475, type: !7, align: 1)
!9684 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9685 = !DILocalVariable(name: "residual", scope: !9686, file: !8082, line: 478, type: !8097, align: 1)
!9686 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9687 = !DILocalVariable(name: "val", scope: !9688, file: !8082, line: 478, type: !7, align: 1)
!9688 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9689 = !DILocalVariable(name: "residual", scope: !9690, file: !8082, line: 475, type: !8097, align: 1)
!9690 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9691 = !DILocalVariable(name: "val", scope: !9692, file: !8082, line: 475, type: !7, align: 1)
!9692 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9693 = !DILocalVariable(name: "residual", scope: !9694, file: !8082, line: 478, type: !8097, align: 1)
!9694 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9695 = !DILocalVariable(name: "val", scope: !9696, file: !8082, line: 478, type: !7, align: 1)
!9696 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9697 = !DILocalVariable(name: "residual", scope: !9698, file: !8082, line: 475, type: !8097, align: 1)
!9698 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9699 = !DILocalVariable(name: "val", scope: !9700, file: !8082, line: 475, type: !7, align: 1)
!9700 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9701 = !DILocalVariable(name: "residual", scope: !9702, file: !8082, line: 478, type: !8097, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9703 = !DILocalVariable(name: "val", scope: !9704, file: !8082, line: 478, type: !7, align: 1)
!9704 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9705 = !DILocalVariable(name: "residual", scope: !9706, file: !8082, line: 475, type: !8097, align: 1)
!9706 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9707 = !DILocalVariable(name: "val", scope: !9708, file: !8082, line: 475, type: !7, align: 1)
!9708 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9709 = !DILocalVariable(name: "residual", scope: !9710, file: !8082, line: 478, type: !8097, align: 1)
!9710 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9711 = !DILocalVariable(name: "val", scope: !9712, file: !8082, line: 478, type: !7, align: 1)
!9712 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9713 = !DILocalVariable(name: "residual", scope: !9714, file: !8082, line: 475, type: !8097, align: 1)
!9714 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 47)
!9715 = !DILocalVariable(name: "val", scope: !9716, file: !8082, line: 475, type: !7, align: 1)
!9716 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 475, column: 29)
!9717 = !DILocalVariable(name: "residual", scope: !9718, file: !8082, line: 478, type: !8097, align: 1)
!9718 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 70)
!9719 = !DILocalVariable(name: "val", scope: !9720, file: !8082, line: 478, type: !7, align: 1)
!9720 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 478, column: 25)
!9721 = !DILocalVariable(name: "extra_bits", scope: !9722, file: !8082, line: 481, type: !20, align: 8)
!9722 = distinct !DILexicalBlock(scope: !9624, file: !8082, line: 481, column: 17)
!9723 = !DILocalVariable(name: "residual", scope: !9724, file: !8082, line: 484, type: !8097, align: 1)
!9724 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 484, column: 43)
!9725 = !DILocalVariable(name: "val", scope: !9726, file: !8082, line: 484, type: !7, align: 1)
!9726 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 484, column: 25)
!9727 = !DILocalVariable(name: "residual", scope: !9728, file: !8082, line: 487, type: !8097, align: 1)
!9728 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 487, column: 38)
!9729 = !DILocalVariable(name: "val", scope: !9730, file: !8082, line: 487, type: !7, align: 1)
!9730 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 487, column: 21)
!9731 = !DILocalVariable(name: "residual", scope: !9732, file: !8082, line: 488, type: !8097, align: 1)
!9732 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 488, column: 70)
!9733 = !DILocalVariable(name: "val", scope: !9734, file: !8082, line: 488, type: !7, align: 1)
!9734 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 488, column: 21)
!9735 = !DILocalVariable(name: "residual", scope: !9736, file: !8082, line: 491, type: !8097, align: 1)
!9736 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 491, column: 43)
!9737 = !DILocalVariable(name: "val", scope: !9738, file: !8082, line: 491, type: !7, align: 1)
!9738 = distinct !DILexicalBlock(scope: !9722, file: !8082, line: 491, column: 21)
!9739 = !DILocation(line: 475, column: 47, scope: !9626)
!9740 = !DILocation(line: 475, column: 29, scope: !9628)
!9741 = !DILocation(line: 478, column: 70, scope: !9630)
!9742 = !DILocation(line: 478, column: 25, scope: !9632)
!9743 = !DILocation(line: 475, column: 47, scope: !9634)
!9744 = !DILocation(line: 475, column: 29, scope: !9636)
!9745 = !DILocation(line: 478, column: 70, scope: !9638)
!9746 = !DILocation(line: 478, column: 25, scope: !9640)
!9747 = !DILocation(line: 475, column: 47, scope: !9642)
!9748 = !DILocation(line: 475, column: 29, scope: !9644)
!9749 = !DILocation(line: 478, column: 70, scope: !9646)
!9750 = !DILocation(line: 478, column: 25, scope: !9648)
!9751 = !DILocation(line: 475, column: 47, scope: !9650)
!9752 = !DILocation(line: 475, column: 29, scope: !9652)
!9753 = !DILocation(line: 478, column: 70, scope: !9654)
!9754 = !DILocation(line: 478, column: 25, scope: !9656)
!9755 = !DILocation(line: 475, column: 47, scope: !9658)
!9756 = !DILocation(line: 475, column: 29, scope: !9660)
!9757 = !DILocation(line: 478, column: 70, scope: !9662)
!9758 = !DILocation(line: 478, column: 25, scope: !9664)
!9759 = !DILocation(line: 475, column: 47, scope: !9666)
!9760 = !DILocation(line: 475, column: 29, scope: !9668)
!9761 = !DILocation(line: 478, column: 70, scope: !9670)
!9762 = !DILocation(line: 478, column: 25, scope: !9672)
!9763 = !DILocation(line: 475, column: 47, scope: !9674)
!9764 = !DILocation(line: 475, column: 29, scope: !9676)
!9765 = !DILocation(line: 478, column: 70, scope: !9678)
!9766 = !DILocation(line: 478, column: 25, scope: !9680)
!9767 = !DILocation(line: 475, column: 47, scope: !9682)
!9768 = !DILocation(line: 475, column: 29, scope: !9684)
!9769 = !DILocation(line: 478, column: 70, scope: !9686)
!9770 = !DILocation(line: 478, column: 25, scope: !9688)
!9771 = !DILocation(line: 475, column: 47, scope: !9690)
!9772 = !DILocation(line: 475, column: 29, scope: !9692)
!9773 = !DILocation(line: 478, column: 70, scope: !9694)
!9774 = !DILocation(line: 478, column: 25, scope: !9696)
!9775 = !DILocation(line: 475, column: 47, scope: !9698)
!9776 = !DILocation(line: 475, column: 29, scope: !9700)
!9777 = !DILocation(line: 478, column: 70, scope: !9702)
!9778 = !DILocation(line: 478, column: 25, scope: !9704)
!9779 = !DILocation(line: 475, column: 47, scope: !9706)
!9780 = !DILocation(line: 475, column: 29, scope: !9708)
!9781 = !DILocation(line: 478, column: 70, scope: !9710)
!9782 = !DILocation(line: 478, column: 25, scope: !9712)
!9783 = !DILocation(line: 475, column: 47, scope: !9714)
!9784 = !DILocation(line: 475, column: 29, scope: !9716)
!9785 = !DILocation(line: 478, column: 70, scope: !9718)
!9786 = !DILocation(line: 478, column: 25, scope: !9720)
!9787 = !DILocation(line: 484, column: 43, scope: !9724)
!9788 = !DILocation(line: 484, column: 25, scope: !9726)
!9789 = !DILocation(line: 487, column: 38, scope: !9728)
!9790 = !DILocation(line: 487, column: 21, scope: !9730)
!9791 = !DILocation(line: 488, column: 70, scope: !9732)
!9792 = !DILocation(line: 488, column: 21, scope: !9734)
!9793 = !DILocation(line: 491, column: 43, scope: !9736)
!9794 = !DILocation(line: 491, column: 21, scope: !9738)
!9795 = !DILocation(line: 434, column: 20, scope: !9615)
!9796 = !DILocation(line: 434, column: 27, scope: !9615)
!9797 = !DILocation(line: 471, column: 21, scope: !9624)
!9798 = !DILocation(line: 481, column: 21, scope: !9722)
!9799 = !DILocation(line: 471, column: 33, scope: !9615)
!9800 = !DILocation(line: 473, column: 46, scope: !9624)
!9801 = !DILocation(line: 474, column: 29, scope: !9624)
!9802 = !DILocation(line: 474, column: 28, scope: !9624)
!9803 = !DILocation(line: 477, column: 25, scope: !9624)
!9804 = !DILocation(line: 478, column: 25, scope: !9624)
!9805 = !DILocation(line: 475, column: 29, scope: !9624)
!9806 = !DILocation(line: 475, column: 29, scope: !9626)
!9807 = !DILocation(line: 494, column: 14, scope: !9615)
!9808 = !DILocation(line: 478, column: 25, scope: !9630)
!9809 = !DILocation(line: 475, column: 29, scope: !9634)
!9810 = !DILocation(line: 478, column: 25, scope: !9638)
!9811 = !DILocation(line: 475, column: 29, scope: !9642)
!9812 = !DILocation(line: 478, column: 25, scope: !9646)
!9813 = !DILocation(line: 475, column: 29, scope: !9650)
!9814 = !DILocation(line: 478, column: 25, scope: !9654)
!9815 = !DILocation(line: 475, column: 29, scope: !9658)
!9816 = !DILocation(line: 478, column: 25, scope: !9662)
!9817 = !DILocation(line: 475, column: 29, scope: !9666)
!9818 = !DILocation(line: 478, column: 25, scope: !9670)
!9819 = !DILocation(line: 475, column: 29, scope: !9674)
!9820 = !DILocation(line: 478, column: 25, scope: !9678)
!9821 = !DILocation(line: 475, column: 29, scope: !9682)
!9822 = !DILocation(line: 478, column: 25, scope: !9686)
!9823 = !DILocation(line: 475, column: 29, scope: !9690)
!9824 = !DILocation(line: 478, column: 25, scope: !9694)
!9825 = !DILocation(line: 475, column: 29, scope: !9698)
!9826 = !DILocation(line: 478, column: 25, scope: !9702)
!9827 = !DILocation(line: 475, column: 29, scope: !9706)
!9828 = !DILocation(line: 478, column: 25, scope: !9710)
!9829 = !DILocation(line: 481, column: 34, scope: !9624)
!9830 = !DILocation(line: 481, column: 47, scope: !9624)
!9831 = !DILocation(line: 481, column: 46, scope: !9624)
!9832 = !DILocation(line: 482, column: 20, scope: !9722)
!9833 = !DILocation(line: 475, column: 29, scope: !9714)
!9834 = !DILocation(line: 478, column: 25, scope: !9718)
!9835 = !DILocation(line: 490, column: 20, scope: !9722)
!9836 = !DILocation(line: 483, column: 25, scope: !9722)
!9837 = !DILocation(line: 483, column: 24, scope: !9722)
!9838 = !DILocation(line: 486, column: 21, scope: !9722)
!9839 = !DILocation(line: 487, column: 21, scope: !9722)
!9840 = !DILocation(line: 484, column: 25, scope: !9722)
!9841 = !DILocation(line: 484, column: 25, scope: !9724)
!9842 = !DILocation(line: 488, column: 21, scope: !9722)
!9843 = !DILocation(line: 487, column: 21, scope: !9728)
!9844 = !DILocation(line: 488, column: 21, scope: !9732)
!9845 = !DILocation(line: 493, column: 17, scope: !9722)
!9846 = !DILocation(line: 491, column: 21, scope: !9722)
!9847 = !DILocation(line: 491, column: 21, scope: !9736)
!9848 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc19a5815a9b2bf32E", scope: !9849, file: !8082, line: 497, type: !9617, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9850)
!9849 = !DINamespace(name: "{impl#59}", scope: !782)
!9850 = !{!9851, !9852}
!9851 = !DILocalVariable(name: "self", arg: 1, scope: !9848, file: !8082, line: 497, type: !9619)
!9852 = !DILocalVariable(name: "f", arg: 2, scope: !9848, file: !8082, line: 497, type: !210)
!9853 = !DILocation(line: 497, column: 20, scope: !9848)
!9854 = !DILocation(line: 497, column: 27, scope: !9848)
!9855 = !DILocation(line: 498, column: 17, scope: !9848)
!9856 = !DILocation(line: 499, column: 14, scope: !9848)
!9857 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h36449446239bab85E", scope: !9858, file: !8082, line: 502, type: !9617, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9859)
!9858 = !DINamespace(name: "{impl#60}", scope: !782)
!9859 = !{!9860, !9861}
!9860 = !DILocalVariable(name: "self", arg: 1, scope: !9857, file: !8082, line: 502, type: !9619)
!9861 = !DILocalVariable(name: "f", arg: 2, scope: !9857, file: !8082, line: 502, type: !210)
!9862 = !DILocation(line: 502, column: 20, scope: !9857)
!9863 = !DILocation(line: 502, column: 27, scope: !9857)
!9864 = !DILocation(line: 503, column: 17, scope: !9857)
!9865 = !DILocation(line: 504, column: 14, scope: !9857)
!9866 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h38db22ada5cbf9fdE", scope: !9867, file: !8082, line: 507, type: !9617, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9868)
!9867 = !DINamespace(name: "{impl#61}", scope: !782)
!9868 = !{!9869, !9870}
!9869 = !DILocalVariable(name: "self", arg: 1, scope: !9866, file: !8082, line: 507, type: !9619)
!9870 = !DILocalVariable(name: "f", arg: 2, scope: !9866, file: !8082, line: 507, type: !210)
!9871 = !DILocation(line: 507, column: 20, scope: !9866)
!9872 = !DILocation(line: 507, column: 27, scope: !9866)
!9873 = !DILocation(line: 508, column: 17, scope: !9866)
!9874 = !DILocation(line: 509, column: 14, scope: !9866)
!9875 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6f35b9b2543591b8E", scope: !9876, file: !8082, line: 512, type: !9617, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9877)
!9876 = !DINamespace(name: "{impl#62}", scope: !782)
!9877 = !{!9878, !9879}
!9878 = !DILocalVariable(name: "self", arg: 1, scope: !9875, file: !8082, line: 512, type: !9619)
!9879 = !DILocalVariable(name: "f", arg: 2, scope: !9875, file: !8082, line: 512, type: !210)
!9880 = !DILocation(line: 512, column: 20, scope: !9875)
!9881 = !DILocation(line: 512, column: 27, scope: !9875)
!9882 = !DILocation(line: 513, column: 17, scope: !9875)
!9883 = !DILocation(line: 514, column: 14, scope: !9875)
!9884 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h188443fc3f698a0cE", scope: !5176, file: !8082, line: 532, type: !9885, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9885 = !DISubroutineType(types: !9886)
!9886 = !{!5176}
!9887 = !DILocation(line: 533, column: 17, scope: !9884)
!9888 = !DILocation(line: 541, column: 14, scope: !9884)
!9889 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h855d2d5821aabba1E", scope: !5176, file: !8082, line: 545, type: !9890, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9892)
!9890 = !DISubroutineType(types: !9891)
!9891 = !{!20, !9619}
!9892 = !{!9893}
!9893 = !DILocalVariable(name: "self", arg: 1, scope: !9889, file: !8082, line: 545, type: !9619)
!9894 = !DILocation(line: 545, column: 31, scope: !9889)
!9895 = !DILocation(line: 546, column: 17, scope: !9889)
!9896 = !DILocation(line: 547, column: 14, scope: !9889)
!9897 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h049210fd1fdb7cb7E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9902)
!9898 = !DINamespace(name: "{impl#0}", scope: !9899)
!9899 = !DINamespace(name: "fmt", scope: !9616)
!9900 = !DISubroutineType(types: !9901)
!9901 = !{!310, !9619}
!9902 = !{!9903}
!9903 = !DILocalVariable(name: "self", arg: 1, scope: !9904, file: !5112, line: 163, type: !9619)
!9904 = !DILexicalBlockFile(scope: !9897, file: !5112, discriminator: 0)
!9905 = !DILocation(line: 163, column: 1, scope: !9904)
!9906 = !DILocation(line: 875, column: 11, scope: !9897)
!9907 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h06aeca7c100173b5E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9908)
!9908 = !{!9909}
!9909 = !DILocalVariable(name: "self", arg: 1, scope: !9910, file: !5112, line: 163, type: !9619)
!9910 = !DILexicalBlockFile(scope: !9907, file: !5112, discriminator: 0)
!9911 = !DILocation(line: 163, column: 1, scope: !9910)
!9912 = !DILocation(line: 875, column: 11, scope: !9907)
!9913 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h5de6f70f2c912567E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9914)
!9914 = !{!9915}
!9915 = !DILocalVariable(name: "self", arg: 1, scope: !9916, file: !5112, line: 163, type: !9619)
!9916 = !DILexicalBlockFile(scope: !9913, file: !5112, discriminator: 0)
!9917 = !DILocation(line: 163, column: 1, scope: !9916)
!9918 = !DILocation(line: 875, column: 11, scope: !9913)
!9919 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha32caeeebb1b72c9E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9920)
!9920 = !{!9921}
!9921 = !DILocalVariable(name: "self", arg: 1, scope: !9922, file: !5112, line: 163, type: !9619)
!9922 = !DILexicalBlockFile(scope: !9919, file: !5112, discriminator: 0)
!9923 = !DILocation(line: 163, column: 1, scope: !9922)
!9924 = !DILocation(line: 875, column: 11, scope: !9919)
!9925 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h7d7543c164404e9bE", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9926)
!9926 = !{!9927}
!9927 = !DILocalVariable(name: "self", arg: 1, scope: !9928, file: !5112, line: 163, type: !9619)
!9928 = !DILexicalBlockFile(scope: !9925, file: !5112, discriminator: 0)
!9929 = !DILocation(line: 163, column: 1, scope: !9928)
!9930 = !DILocation(line: 875, column: 11, scope: !9925)
!9931 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17he79e282bd124432bE", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9932)
!9932 = !{!9933}
!9933 = !DILocalVariable(name: "self", arg: 1, scope: !9934, file: !5112, line: 163, type: !9619)
!9934 = !DILexicalBlockFile(scope: !9931, file: !5112, discriminator: 0)
!9935 = !DILocation(line: 163, column: 1, scope: !9934)
!9936 = !DILocation(line: 875, column: 11, scope: !9931)
!9937 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h39775cc9b905ce59E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9938)
!9938 = !{!9939}
!9939 = !DILocalVariable(name: "self", arg: 1, scope: !9940, file: !5112, line: 163, type: !9619)
!9940 = !DILexicalBlockFile(scope: !9937, file: !5112, discriminator: 0)
!9941 = !DILocation(line: 163, column: 1, scope: !9940)
!9942 = !DILocation(line: 875, column: 11, scope: !9937)
!9943 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h33112cdb3bd186deE", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9944)
!9944 = !{!9945}
!9945 = !DILocalVariable(name: "self", arg: 1, scope: !9946, file: !5112, line: 163, type: !9619)
!9946 = !DILexicalBlockFile(scope: !9943, file: !5112, discriminator: 0)
!9947 = !DILocation(line: 163, column: 1, scope: !9946)
!9948 = !DILocation(line: 875, column: 11, scope: !9943)
!9949 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h427484ea5b693a69E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9950)
!9950 = !{!9951}
!9951 = !DILocalVariable(name: "self", arg: 1, scope: !9952, file: !5112, line: 163, type: !9619)
!9952 = !DILexicalBlockFile(scope: !9949, file: !5112, discriminator: 0)
!9953 = !DILocation(line: 163, column: 1, scope: !9952)
!9954 = !DILocation(line: 875, column: 11, scope: !9949)
!9955 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17ha8208a6723e2d192E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9956)
!9956 = !{!9957}
!9957 = !DILocalVariable(name: "self", arg: 1, scope: !9958, file: !5112, line: 163, type: !9619)
!9958 = !DILexicalBlockFile(scope: !9955, file: !5112, discriminator: 0)
!9959 = !DILocation(line: 163, column: 1, scope: !9958)
!9960 = !DILocation(line: 875, column: 11, scope: !9955)
!9961 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hd657db7ee31540bfE", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9962)
!9962 = !{!9963}
!9963 = !DILocalVariable(name: "self", arg: 1, scope: !9964, file: !5112, line: 163, type: !9619)
!9964 = !DILexicalBlockFile(scope: !9961, file: !5112, discriminator: 0)
!9965 = !DILocation(line: 163, column: 1, scope: !9964)
!9966 = !DILocation(line: 875, column: 11, scope: !9961)
!9967 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h85ea2c0460311757E", scope: !9898, file: !8082, line: 460, type: !9900, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9968)
!9968 = !{!9969}
!9969 = !DILocalVariable(name: "self", arg: 1, scope: !9970, file: !5112, line: 163, type: !9619)
!9970 = !DILexicalBlockFile(scope: !9967, file: !5112, discriminator: 0)
!9971 = !DILocation(line: 163, column: 1, scope: !9970)
!9972 = !DILocation(line: 875, column: 11, scope: !9967)
!9973 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h86168456908c029eE", scope: !9974, file: !5112, line: 236, type: !9975, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9978)
!9974 = !DINamespace(name: "{impl#77}", scope: !782)
!9975 = !DISubroutineType(types: !9976)
!9976 = !{!192, !9977, !210}
!9977 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !781, size: 64, align: 64, dwarfAddressSpace: 0)
!9978 = !{!9979, !9980}
!9979 = !DILocalVariable(name: "self", arg: 1, scope: !9973, file: !5112, line: 236, type: !9977)
!9980 = !DILocalVariable(name: "f", arg: 2, scope: !9973, file: !5112, line: 236, type: !210)
!9981 = !DILocation(line: 236, column: 23, scope: !9973)
!9982 = !DILocation(line: 236, column: 27, scope: !9973)
!9983 = !DILocation(line: 236, column: 28, scope: !9973)
!9984 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h873e86351ecda4a3E", scope: !9985, file: !5112, line: 271, type: !9986, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9989)
!9985 = !DINamespace(name: "{impl#84}", scope: !782)
!9986 = !DISubroutineType(types: !9987)
!9987 = !{!192, !9988, !210}
!9988 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !789, size: 64, align: 64, dwarfAddressSpace: 0)
!9989 = !{!9990, !9991}
!9990 = !DILocalVariable(name: "self", arg: 1, scope: !9984, file: !5112, line: 271, type: !9988)
!9991 = !DILocalVariable(name: "f", arg: 2, scope: !9984, file: !5112, line: 271, type: !210)
!9992 = !DILocation(line: 271, column: 23, scope: !9984)
!9993 = !DILocation(line: 271, column: 27, scope: !9984)
!9994 = !DILocation(line: 271, column: 28, scope: !9984)
!9995 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h3b9818de0ccedbb3E", scope: !9996, file: !5112, line: 319, type: !9997, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9999)
!9996 = !DINamespace(name: "{impl#91}", scope: !782)
!9997 = !DISubroutineType(types: !9998)
!9998 = !{!192, !5333, !210}
!9999 = !{!10000, !10001}
!10000 = !DILocalVariable(name: "self", arg: 1, scope: !9995, file: !5112, line: 319, type: !5333)
!10001 = !DILocalVariable(name: "f", arg: 2, scope: !9995, file: !5112, line: 319, type: !210)
!10002 = !DILocation(line: 319, column: 23, scope: !9995)
!10003 = !DILocation(line: 322, column: 5, scope: !9995)
!10004 = !DILocation(line: 319, column: 28, scope: !9995)
!10005 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e62ead0a7ce4168E", scope: !10006, file: !5112, line: 434, type: !10007, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10011)
!10006 = !DINamespace(name: "{impl#96}", scope: !782)
!10007 = !DISubroutineType(types: !10008)
!10008 = !{!192, !10009, !210}
!10009 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10010, size: 64, align: 64, dwarfAddressSpace: 0)
!10010 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !782, file: !2, align: 8, elements: !21, identifier: "e39ce40c0ad4d87f419c926630b91282")
!10011 = !{!10012, !10013}
!10012 = !DILocalVariable(name: "self", arg: 1, scope: !10005, file: !5112, line: 434, type: !10009)
!10013 = !DILocalVariable(name: "f", arg: 2, scope: !10005, file: !5112, line: 434, type: !210)
!10014 = !DILocation(line: 434, column: 10, scope: !10005)
!10015 = !DILocation(line: 434, column: 15, scope: !10005)
!10016 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3e2418951a67736E", scope: !10018, file: !10017, line: 9, type: !10020, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10026)
!10017 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10018 = !DINamespace(name: "{impl#10}", scope: !10019)
!10019 = !DINamespace(name: "model_specific", scope: !783)
!10020 = !DISubroutineType(types: !10021)
!10021 = !{!192, !10022, !210}
!10022 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10023, size: 64, align: 64, dwarfAddressSpace: 0)
!10023 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10019, file: !2, size: 32, align: 32, elements: !10024, templateParams: !21, identifier: "6150b75c1eac9f3c6c1621e316d095f9")
!10024 = !{!10025}
!10025 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10023, file: !2, baseType: !43, size: 32, align: 32)
!10026 = !{!10027, !10028}
!10027 = !DILocalVariable(name: "self", arg: 1, scope: !10016, file: !10017, line: 9, type: !10022)
!10028 = !DILocalVariable(name: "f", arg: 2, scope: !10016, file: !10017, line: 9, type: !210)
!10029 = !DILocation(line: 9, column: 10, scope: !10016)
!10030 = !DILocation(line: 10, column: 16, scope: !10016)
!10031 = !DILocation(line: 9, column: 15, scope: !10016)
!10032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h49299453a9a104adE", scope: !10033, file: !10017, line: 21, type: !10034, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10038)
!10033 = !DINamespace(name: "{impl#11}", scope: !10019)
!10034 = !DISubroutineType(types: !10035)
!10035 = !{!192, !10036, !210}
!10036 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10037, size: 64, align: 64, dwarfAddressSpace: 0)
!10037 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10019, file: !2, align: 8, elements: !21, identifier: "147c61759aace3344aa850d00202d56d")
!10038 = !{!10039, !10040}
!10039 = !DILocalVariable(name: "self", arg: 1, scope: !10032, file: !10017, line: 21, type: !10036)
!10040 = !DILocalVariable(name: "f", arg: 2, scope: !10032, file: !10017, line: 21, type: !210)
!10041 = !DILocation(line: 21, column: 10, scope: !10032)
!10042 = !DILocation(line: 21, column: 15, scope: !10032)
!10043 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17haf7f87792cd463ebE", scope: !10044, file: !10017, line: 25, type: !10045, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10049)
!10044 = !DINamespace(name: "{impl#12}", scope: !10019)
!10045 = !DISubroutineType(types: !10046)
!10046 = !{!192, !10047, !210}
!10047 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10048, size: 64, align: 64, dwarfAddressSpace: 0)
!10048 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10019, file: !2, align: 8, elements: !21, identifier: "b26d7cdc77cefcacbef1bb09a4f71b49")
!10049 = !{!10050, !10051}
!10050 = !DILocalVariable(name: "self", arg: 1, scope: !10043, file: !10017, line: 25, type: !10047)
!10051 = !DILocalVariable(name: "f", arg: 2, scope: !10043, file: !10017, line: 25, type: !210)
!10052 = !DILocation(line: 25, column: 10, scope: !10043)
!10053 = !DILocation(line: 25, column: 15, scope: !10043)
!10054 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hca4332483218c930E", scope: !10055, file: !10017, line: 34, type: !10056, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10060)
!10055 = !DINamespace(name: "{impl#13}", scope: !10019)
!10056 = !DISubroutineType(types: !10057)
!10057 = !{!192, !10058, !210}
!10058 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10059, size: 64, align: 64, dwarfAddressSpace: 0)
!10059 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10019, file: !2, align: 8, elements: !21, identifier: "3ab0958033007bf5617c99b13aa36e8")
!10060 = !{!10061, !10062}
!10061 = !DILocalVariable(name: "self", arg: 1, scope: !10054, file: !10017, line: 34, type: !10058)
!10062 = !DILocalVariable(name: "f", arg: 2, scope: !10054, file: !10017, line: 34, type: !210)
!10063 = !DILocation(line: 34, column: 10, scope: !10054)
!10064 = !DILocation(line: 34, column: 15, scope: !10054)
!10065 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h973d23594c0b2a41E", scope: !10066, file: !10017, line: 43, type: !10067, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10071)
!10066 = !DINamespace(name: "{impl#14}", scope: !10019)
!10067 = !DISubroutineType(types: !10068)
!10068 = !{!192, !10069, !210}
!10069 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10070, size: 64, align: 64, dwarfAddressSpace: 0)
!10070 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10019, file: !2, align: 8, elements: !21, identifier: "c00a6517818e7997caadaa5c8c2d66ff")
!10071 = !{!10072, !10073}
!10072 = !DILocalVariable(name: "self", arg: 1, scope: !10065, file: !10017, line: 43, type: !10069)
!10073 = !DILocalVariable(name: "f", arg: 2, scope: !10065, file: !10017, line: 43, type: !210)
!10074 = !DILocation(line: 43, column: 10, scope: !10065)
!10075 = !DILocation(line: 43, column: 15, scope: !10065)
!10076 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hecd5dd43d03e85b0E", scope: !10077, file: !10017, line: 47, type: !10078, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10082)
!10077 = !DINamespace(name: "{impl#15}", scope: !10019)
!10078 = !DISubroutineType(types: !10079)
!10079 = !{!192, !10080, !210}
!10080 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10081, size: 64, align: 64, dwarfAddressSpace: 0)
!10081 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10019, file: !2, align: 8, elements: !21, identifier: "54b456e0092ed276e73cd91ce3b70e1b")
!10082 = !{!10083, !10084}
!10083 = !DILocalVariable(name: "self", arg: 1, scope: !10076, file: !10017, line: 47, type: !10080)
!10084 = !DILocalVariable(name: "f", arg: 2, scope: !10076, file: !10017, line: 47, type: !210)
!10085 = !DILocation(line: 47, column: 10, scope: !10076)
!10086 = !DILocation(line: 47, column: 15, scope: !10076)
!10087 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h94577c5a995be5dbE", scope: !10088, file: !10017, line: 51, type: !10089, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10093)
!10088 = !DINamespace(name: "{impl#16}", scope: !10019)
!10089 = !DISubroutineType(types: !10090)
!10090 = !{!192, !10091, !210}
!10091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10092, size: 64, align: 64, dwarfAddressSpace: 0)
!10092 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10019, file: !2, align: 8, elements: !21, identifier: "b0912f48cb9d7aaa2e1c8b71308a9412")
!10093 = !{!10094, !10095}
!10094 = !DILocalVariable(name: "self", arg: 1, scope: !10087, file: !10017, line: 51, type: !10091)
!10095 = !DILocalVariable(name: "f", arg: 2, scope: !10087, file: !10017, line: 51, type: !210)
!10096 = !DILocation(line: 51, column: 10, scope: !10087)
!10097 = !DILocation(line: 51, column: 15, scope: !10087)
!10098 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h74e05a4337c20b69E", scope: !10099, file: !10017, line: 55, type: !10100, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10104)
!10099 = !DINamespace(name: "{impl#17}", scope: !10019)
!10100 = !DISubroutineType(types: !10101)
!10101 = !{!192, !10102, !210}
!10102 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10103, size: 64, align: 64, dwarfAddressSpace: 0)
!10103 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10019, file: !2, align: 8, elements: !21, identifier: "9784bb92797ae6e79a90859404df43b1")
!10104 = !{!10105, !10106}
!10105 = !DILocalVariable(name: "self", arg: 1, scope: !10098, file: !10017, line: 55, type: !10102)
!10106 = !DILocalVariable(name: "f", arg: 2, scope: !10098, file: !10017, line: 55, type: !210)
!10107 = !DILocation(line: 55, column: 10, scope: !10098)
!10108 = !DILocation(line: 55, column: 15, scope: !10098)
!10109 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h41c645999e3d0ed9E", scope: !10110, file: !10017, line: 59, type: !10111, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10115)
!10110 = !DINamespace(name: "{impl#18}", scope: !10019)
!10111 = !DISubroutineType(types: !10112)
!10112 = !{!192, !10113, !210}
!10113 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10114, size: 64, align: 64, dwarfAddressSpace: 0)
!10114 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10019, file: !2, align: 8, elements: !21, identifier: "e7d141c19f9888e0ed477fe288d4dcde")
!10115 = !{!10116, !10117}
!10116 = !DILocalVariable(name: "self", arg: 1, scope: !10109, file: !10017, line: 59, type: !10113)
!10117 = !DILocalVariable(name: "f", arg: 2, scope: !10109, file: !10017, line: 59, type: !210)
!10118 = !DILocation(line: 59, column: 10, scope: !10109)
!10119 = !DILocation(line: 59, column: 15, scope: !10109)
!10120 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17he0b8ed97040bd16bE", scope: !10121, file: !10017, line: 63, type: !10122, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10126)
!10121 = !DINamespace(name: "{impl#19}", scope: !10019)
!10122 = !DISubroutineType(types: !10123)
!10123 = !{!192, !10124, !210}
!10124 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10125, size: 64, align: 64, dwarfAddressSpace: 0)
!10125 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10019, file: !2, align: 8, elements: !21, identifier: "d5123bb47836fd0251d31bcd79a7fb65")
!10126 = !{!10127, !10128}
!10127 = !DILocalVariable(name: "self", arg: 1, scope: !10120, file: !10017, line: 63, type: !10124)
!10128 = !DILocalVariable(name: "f", arg: 2, scope: !10120, file: !10017, line: 63, type: !210)
!10129 = !DILocation(line: 63, column: 10, scope: !10120)
!10130 = !DILocation(line: 63, column: 15, scope: !10120)
!10131 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a8bb89b9340e3b4E", scope: !10132, file: !8082, line: 434, type: !10133, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10139)
!10132 = !DINamespace(name: "{impl#29}", scope: !10019)
!10133 = !DISubroutineType(types: !10134)
!10134 = !{!192, !10135, !210}
!10135 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10136, size: 64, align: 64, dwarfAddressSpace: 0)
!10136 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10019, file: !2, size: 64, align: 64, elements: !10137, templateParams: !21, identifier: "5b4e506531e12ee4a66896cc6ee46a1f")
!10137 = !{!10138}
!10138 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10136, file: !2, baseType: !20, size: 64, align: 64)
!10139 = !{!10140, !10141, !10142, !10144, !10146, !10148, !10150, !10152, !10154, !10156, !10158, !10160, !10162, !10164, !10166, !10168, !10170, !10172, !10174, !10176, !10178, !10180, !10182, !10184, !10186, !10188, !10190, !10192, !10194, !10196, !10198, !10200, !10202, !10204, !10206, !10208, !10210, !10212, !10214, !10216, !10218, !10220, !10222, !10224}
!10140 = !DILocalVariable(name: "self", arg: 1, scope: !10131, file: !8082, line: 434, type: !10135)
!10141 = !DILocalVariable(name: "f", arg: 2, scope: !10131, file: !8082, line: 434, type: !210)
!10142 = !DILocalVariable(name: "first", scope: !10143, file: !8082, line: 471, type: !310, align: 1)
!10143 = distinct !DILexicalBlock(scope: !10131, file: !8082, line: 471, column: 17)
!10144 = !DILocalVariable(name: "residual", scope: !10145, file: !8082, line: 475, type: !8097, align: 1)
!10145 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10146 = !DILocalVariable(name: "val", scope: !10147, file: !8082, line: 475, type: !7, align: 1)
!10147 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10148 = !DILocalVariable(name: "residual", scope: !10149, file: !8082, line: 478, type: !8097, align: 1)
!10149 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10150 = !DILocalVariable(name: "val", scope: !10151, file: !8082, line: 478, type: !7, align: 1)
!10151 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10152 = !DILocalVariable(name: "residual", scope: !10153, file: !8082, line: 475, type: !8097, align: 1)
!10153 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10154 = !DILocalVariable(name: "val", scope: !10155, file: !8082, line: 475, type: !7, align: 1)
!10155 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10156 = !DILocalVariable(name: "residual", scope: !10157, file: !8082, line: 478, type: !8097, align: 1)
!10157 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10158 = !DILocalVariable(name: "val", scope: !10159, file: !8082, line: 478, type: !7, align: 1)
!10159 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10160 = !DILocalVariable(name: "residual", scope: !10161, file: !8082, line: 475, type: !8097, align: 1)
!10161 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10162 = !DILocalVariable(name: "val", scope: !10163, file: !8082, line: 475, type: !7, align: 1)
!10163 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10164 = !DILocalVariable(name: "residual", scope: !10165, file: !8082, line: 478, type: !8097, align: 1)
!10165 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10166 = !DILocalVariable(name: "val", scope: !10167, file: !8082, line: 478, type: !7, align: 1)
!10167 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10168 = !DILocalVariable(name: "residual", scope: !10169, file: !8082, line: 475, type: !8097, align: 1)
!10169 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10170 = !DILocalVariable(name: "val", scope: !10171, file: !8082, line: 475, type: !7, align: 1)
!10171 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10172 = !DILocalVariable(name: "residual", scope: !10173, file: !8082, line: 478, type: !8097, align: 1)
!10173 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10174 = !DILocalVariable(name: "val", scope: !10175, file: !8082, line: 478, type: !7, align: 1)
!10175 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10176 = !DILocalVariable(name: "residual", scope: !10177, file: !8082, line: 475, type: !8097, align: 1)
!10177 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10178 = !DILocalVariable(name: "val", scope: !10179, file: !8082, line: 475, type: !7, align: 1)
!10179 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10180 = !DILocalVariable(name: "residual", scope: !10181, file: !8082, line: 478, type: !8097, align: 1)
!10181 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10182 = !DILocalVariable(name: "val", scope: !10183, file: !8082, line: 478, type: !7, align: 1)
!10183 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10184 = !DILocalVariable(name: "residual", scope: !10185, file: !8082, line: 475, type: !8097, align: 1)
!10185 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10186 = !DILocalVariable(name: "val", scope: !10187, file: !8082, line: 475, type: !7, align: 1)
!10187 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10188 = !DILocalVariable(name: "residual", scope: !10189, file: !8082, line: 478, type: !8097, align: 1)
!10189 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10190 = !DILocalVariable(name: "val", scope: !10191, file: !8082, line: 478, type: !7, align: 1)
!10191 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10192 = !DILocalVariable(name: "residual", scope: !10193, file: !8082, line: 475, type: !8097, align: 1)
!10193 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10194 = !DILocalVariable(name: "val", scope: !10195, file: !8082, line: 475, type: !7, align: 1)
!10195 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10196 = !DILocalVariable(name: "residual", scope: !10197, file: !8082, line: 478, type: !8097, align: 1)
!10197 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10198 = !DILocalVariable(name: "val", scope: !10199, file: !8082, line: 478, type: !7, align: 1)
!10199 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10200 = !DILocalVariable(name: "residual", scope: !10201, file: !8082, line: 475, type: !8097, align: 1)
!10201 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 47)
!10202 = !DILocalVariable(name: "val", scope: !10203, file: !8082, line: 475, type: !7, align: 1)
!10203 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 475, column: 29)
!10204 = !DILocalVariable(name: "residual", scope: !10205, file: !8082, line: 478, type: !8097, align: 1)
!10205 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 70)
!10206 = !DILocalVariable(name: "val", scope: !10207, file: !8082, line: 478, type: !7, align: 1)
!10207 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 478, column: 25)
!10208 = !DILocalVariable(name: "extra_bits", scope: !10209, file: !8082, line: 481, type: !20, align: 8)
!10209 = distinct !DILexicalBlock(scope: !10143, file: !8082, line: 481, column: 17)
!10210 = !DILocalVariable(name: "residual", scope: !10211, file: !8082, line: 484, type: !8097, align: 1)
!10211 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 484, column: 43)
!10212 = !DILocalVariable(name: "val", scope: !10213, file: !8082, line: 484, type: !7, align: 1)
!10213 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 484, column: 25)
!10214 = !DILocalVariable(name: "residual", scope: !10215, file: !8082, line: 487, type: !8097, align: 1)
!10215 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 487, column: 38)
!10216 = !DILocalVariable(name: "val", scope: !10217, file: !8082, line: 487, type: !7, align: 1)
!10217 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 487, column: 21)
!10218 = !DILocalVariable(name: "residual", scope: !10219, file: !8082, line: 488, type: !8097, align: 1)
!10219 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 488, column: 70)
!10220 = !DILocalVariable(name: "val", scope: !10221, file: !8082, line: 488, type: !7, align: 1)
!10221 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 488, column: 21)
!10222 = !DILocalVariable(name: "residual", scope: !10223, file: !8082, line: 491, type: !8097, align: 1)
!10223 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 491, column: 43)
!10224 = !DILocalVariable(name: "val", scope: !10225, file: !8082, line: 491, type: !7, align: 1)
!10225 = distinct !DILexicalBlock(scope: !10209, file: !8082, line: 491, column: 21)
!10226 = !DILocation(line: 475, column: 47, scope: !10145)
!10227 = !DILocation(line: 475, column: 29, scope: !10147)
!10228 = !DILocation(line: 478, column: 70, scope: !10149)
!10229 = !DILocation(line: 478, column: 25, scope: !10151)
!10230 = !DILocation(line: 475, column: 47, scope: !10153)
!10231 = !DILocation(line: 475, column: 29, scope: !10155)
!10232 = !DILocation(line: 478, column: 70, scope: !10157)
!10233 = !DILocation(line: 478, column: 25, scope: !10159)
!10234 = !DILocation(line: 475, column: 47, scope: !10161)
!10235 = !DILocation(line: 475, column: 29, scope: !10163)
!10236 = !DILocation(line: 478, column: 70, scope: !10165)
!10237 = !DILocation(line: 478, column: 25, scope: !10167)
!10238 = !DILocation(line: 475, column: 47, scope: !10169)
!10239 = !DILocation(line: 475, column: 29, scope: !10171)
!10240 = !DILocation(line: 478, column: 70, scope: !10173)
!10241 = !DILocation(line: 478, column: 25, scope: !10175)
!10242 = !DILocation(line: 475, column: 47, scope: !10177)
!10243 = !DILocation(line: 475, column: 29, scope: !10179)
!10244 = !DILocation(line: 478, column: 70, scope: !10181)
!10245 = !DILocation(line: 478, column: 25, scope: !10183)
!10246 = !DILocation(line: 475, column: 47, scope: !10185)
!10247 = !DILocation(line: 475, column: 29, scope: !10187)
!10248 = !DILocation(line: 478, column: 70, scope: !10189)
!10249 = !DILocation(line: 478, column: 25, scope: !10191)
!10250 = !DILocation(line: 475, column: 47, scope: !10193)
!10251 = !DILocation(line: 475, column: 29, scope: !10195)
!10252 = !DILocation(line: 478, column: 70, scope: !10197)
!10253 = !DILocation(line: 478, column: 25, scope: !10199)
!10254 = !DILocation(line: 475, column: 47, scope: !10201)
!10255 = !DILocation(line: 475, column: 29, scope: !10203)
!10256 = !DILocation(line: 478, column: 70, scope: !10205)
!10257 = !DILocation(line: 478, column: 25, scope: !10207)
!10258 = !DILocation(line: 484, column: 43, scope: !10211)
!10259 = !DILocation(line: 484, column: 25, scope: !10213)
!10260 = !DILocation(line: 487, column: 38, scope: !10215)
!10261 = !DILocation(line: 487, column: 21, scope: !10217)
!10262 = !DILocation(line: 488, column: 70, scope: !10219)
!10263 = !DILocation(line: 488, column: 21, scope: !10221)
!10264 = !DILocation(line: 491, column: 43, scope: !10223)
!10265 = !DILocation(line: 491, column: 21, scope: !10225)
!10266 = !DILocation(line: 434, column: 20, scope: !10131)
!10267 = !DILocation(line: 434, column: 27, scope: !10131)
!10268 = !DILocation(line: 471, column: 21, scope: !10143)
!10269 = !DILocation(line: 481, column: 21, scope: !10209)
!10270 = !DILocation(line: 471, column: 33, scope: !10131)
!10271 = !DILocation(line: 473, column: 46, scope: !10143)
!10272 = !DILocation(line: 474, column: 29, scope: !10143)
!10273 = !DILocation(line: 474, column: 28, scope: !10143)
!10274 = !DILocation(line: 477, column: 25, scope: !10143)
!10275 = !DILocation(line: 478, column: 25, scope: !10143)
!10276 = !DILocation(line: 475, column: 29, scope: !10143)
!10277 = !DILocation(line: 475, column: 29, scope: !10145)
!10278 = !DILocation(line: 494, column: 14, scope: !10131)
!10279 = !DILocation(line: 478, column: 25, scope: !10149)
!10280 = !DILocation(line: 475, column: 29, scope: !10153)
!10281 = !DILocation(line: 478, column: 25, scope: !10157)
!10282 = !DILocation(line: 475, column: 29, scope: !10161)
!10283 = !DILocation(line: 478, column: 25, scope: !10165)
!10284 = !DILocation(line: 475, column: 29, scope: !10169)
!10285 = !DILocation(line: 478, column: 25, scope: !10173)
!10286 = !DILocation(line: 475, column: 29, scope: !10177)
!10287 = !DILocation(line: 478, column: 25, scope: !10181)
!10288 = !DILocation(line: 475, column: 29, scope: !10185)
!10289 = !DILocation(line: 478, column: 25, scope: !10189)
!10290 = !DILocation(line: 475, column: 29, scope: !10193)
!10291 = !DILocation(line: 478, column: 25, scope: !10197)
!10292 = !DILocation(line: 481, column: 34, scope: !10143)
!10293 = !DILocation(line: 481, column: 47, scope: !10143)
!10294 = !DILocation(line: 481, column: 46, scope: !10143)
!10295 = !DILocation(line: 482, column: 20, scope: !10209)
!10296 = !DILocation(line: 475, column: 29, scope: !10201)
!10297 = !DILocation(line: 478, column: 25, scope: !10205)
!10298 = !DILocation(line: 490, column: 20, scope: !10209)
!10299 = !DILocation(line: 483, column: 25, scope: !10209)
!10300 = !DILocation(line: 483, column: 24, scope: !10209)
!10301 = !DILocation(line: 486, column: 21, scope: !10209)
!10302 = !DILocation(line: 487, column: 21, scope: !10209)
!10303 = !DILocation(line: 484, column: 25, scope: !10209)
!10304 = !DILocation(line: 484, column: 25, scope: !10211)
!10305 = !DILocation(line: 488, column: 21, scope: !10209)
!10306 = !DILocation(line: 487, column: 21, scope: !10215)
!10307 = !DILocation(line: 488, column: 21, scope: !10219)
!10308 = !DILocation(line: 493, column: 17, scope: !10209)
!10309 = !DILocation(line: 491, column: 21, scope: !10209)
!10310 = !DILocation(line: 491, column: 21, scope: !10223)
!10311 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h875a4d03553a76a5E", scope: !10312, file: !8082, line: 497, type: !10133, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10313)
!10312 = !DINamespace(name: "{impl#30}", scope: !10019)
!10313 = !{!10314, !10315}
!10314 = !DILocalVariable(name: "self", arg: 1, scope: !10311, file: !8082, line: 497, type: !10135)
!10315 = !DILocalVariable(name: "f", arg: 2, scope: !10311, file: !8082, line: 497, type: !210)
!10316 = !DILocation(line: 497, column: 20, scope: !10311)
!10317 = !DILocation(line: 497, column: 27, scope: !10311)
!10318 = !DILocation(line: 498, column: 17, scope: !10311)
!10319 = !DILocation(line: 499, column: 14, scope: !10311)
!10320 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd5e995906e3b80acE", scope: !10321, file: !8082, line: 502, type: !10133, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10322)
!10321 = !DINamespace(name: "{impl#31}", scope: !10019)
!10322 = !{!10323, !10324}
!10323 = !DILocalVariable(name: "self", arg: 1, scope: !10320, file: !8082, line: 502, type: !10135)
!10324 = !DILocalVariable(name: "f", arg: 2, scope: !10320, file: !8082, line: 502, type: !210)
!10325 = !DILocation(line: 502, column: 20, scope: !10320)
!10326 = !DILocation(line: 502, column: 27, scope: !10320)
!10327 = !DILocation(line: 503, column: 17, scope: !10320)
!10328 = !DILocation(line: 504, column: 14, scope: !10320)
!10329 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4ecaa62028b141afE", scope: !10330, file: !8082, line: 507, type: !10133, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10331)
!10330 = !DINamespace(name: "{impl#32}", scope: !10019)
!10331 = !{!10332, !10333}
!10332 = !DILocalVariable(name: "self", arg: 1, scope: !10329, file: !8082, line: 507, type: !10135)
!10333 = !DILocalVariable(name: "f", arg: 2, scope: !10329, file: !8082, line: 507, type: !210)
!10334 = !DILocation(line: 507, column: 20, scope: !10329)
!10335 = !DILocation(line: 507, column: 27, scope: !10329)
!10336 = !DILocation(line: 508, column: 17, scope: !10329)
!10337 = !DILocation(line: 509, column: 14, scope: !10329)
!10338 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h63d9c244eaf40779E", scope: !10339, file: !8082, line: 512, type: !10133, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10340)
!10339 = !DINamespace(name: "{impl#33}", scope: !10019)
!10340 = !{!10341, !10342}
!10341 = !DILocalVariable(name: "self", arg: 1, scope: !10338, file: !8082, line: 512, type: !10135)
!10342 = !DILocalVariable(name: "f", arg: 2, scope: !10338, file: !8082, line: 512, type: !210)
!10343 = !DILocation(line: 512, column: 20, scope: !10338)
!10344 = !DILocation(line: 512, column: 27, scope: !10338)
!10345 = !DILocation(line: 513, column: 17, scope: !10338)
!10346 = !DILocation(line: 514, column: 14, scope: !10338)
!10347 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h42ba4a7566cbc1b3E", scope: !10136, file: !8082, line: 532, type: !10348, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!10348 = !DISubroutineType(types: !10349)
!10349 = !{!10136}
!10350 = !DILocation(line: 533, column: 17, scope: !10347)
!10351 = !DILocation(line: 541, column: 14, scope: !10347)
!10352 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h3c6a562a69553e12E", scope: !10136, file: !8082, line: 545, type: !10353, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10355)
!10353 = !DISubroutineType(types: !10354)
!10354 = !{!20, !10135}
!10355 = !{!10356}
!10356 = !DILocalVariable(name: "self", arg: 1, scope: !10352, file: !8082, line: 545, type: !10135)
!10357 = !DILocation(line: 545, column: 31, scope: !10352)
!10358 = !DILocation(line: 546, column: 17, scope: !10352)
!10359 = !DILocation(line: 547, column: 14, scope: !10352)
!10360 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h5003830ae0cf9189E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10365)
!10361 = !DINamespace(name: "{impl#0}", scope: !10362)
!10362 = !DINamespace(name: "fmt", scope: !10132)
!10363 = !DISubroutineType(types: !10364)
!10364 = !{!310, !10135}
!10365 = !{!10366}
!10366 = !DILocalVariable(name: "self", arg: 1, scope: !10367, file: !10017, line: 111, type: !10135)
!10367 = !DILexicalBlockFile(scope: !10360, file: !10017, discriminator: 0)
!10368 = !DILocation(line: 111, column: 1, scope: !10367)
!10369 = !DILocation(line: 875, column: 11, scope: !10360)
!10370 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h8331b3028aaa1922E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10371)
!10371 = !{!10372}
!10372 = !DILocalVariable(name: "self", arg: 1, scope: !10373, file: !10017, line: 111, type: !10135)
!10373 = !DILexicalBlockFile(scope: !10370, file: !10017, discriminator: 0)
!10374 = !DILocation(line: 111, column: 1, scope: !10373)
!10375 = !DILocation(line: 875, column: 11, scope: !10370)
!10376 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17ha3caae22015e32fcE", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10377)
!10377 = !{!10378}
!10378 = !DILocalVariable(name: "self", arg: 1, scope: !10379, file: !10017, line: 111, type: !10135)
!10379 = !DILexicalBlockFile(scope: !10376, file: !10017, discriminator: 0)
!10380 = !DILocation(line: 111, column: 1, scope: !10379)
!10381 = !DILocation(line: 875, column: 11, scope: !10376)
!10382 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hcd3402143a797540E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10383)
!10383 = !{!10384}
!10384 = !DILocalVariable(name: "self", arg: 1, scope: !10385, file: !10017, line: 111, type: !10135)
!10385 = !DILexicalBlockFile(scope: !10382, file: !10017, discriminator: 0)
!10386 = !DILocation(line: 111, column: 1, scope: !10385)
!10387 = !DILocation(line: 875, column: 11, scope: !10382)
!10388 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hec22a9a8c3c274d7E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10389)
!10389 = !{!10390}
!10390 = !DILocalVariable(name: "self", arg: 1, scope: !10391, file: !10017, line: 111, type: !10135)
!10391 = !DILexicalBlockFile(scope: !10388, file: !10017, discriminator: 0)
!10392 = !DILocation(line: 111, column: 1, scope: !10391)
!10393 = !DILocation(line: 875, column: 11, scope: !10388)
!10394 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h8fbc1435206dd7abE", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10395)
!10395 = !{!10396}
!10396 = !DILocalVariable(name: "self", arg: 1, scope: !10397, file: !10017, line: 111, type: !10135)
!10397 = !DILexicalBlockFile(scope: !10394, file: !10017, discriminator: 0)
!10398 = !DILocation(line: 111, column: 1, scope: !10397)
!10399 = !DILocation(line: 875, column: 11, scope: !10394)
!10400 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hfe29e40bbbec32f1E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10401)
!10401 = !{!10402}
!10402 = !DILocalVariable(name: "self", arg: 1, scope: !10403, file: !10017, line: 111, type: !10135)
!10403 = !DILexicalBlockFile(scope: !10400, file: !10017, discriminator: 0)
!10404 = !DILocation(line: 111, column: 1, scope: !10403)
!10405 = !DILocation(line: 875, column: 11, scope: !10400)
!10406 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hf520fc02171270f9E", scope: !10361, file: !8082, line: 460, type: !10363, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10407)
!10407 = !{!10408}
!10408 = !DILocalVariable(name: "self", arg: 1, scope: !10409, file: !10017, line: 111, type: !10135)
!10409 = !DILexicalBlockFile(scope: !10406, file: !10017, discriminator: 0)
!10410 = !DILocation(line: 111, column: 1, scope: !10409)
!10411 = !DILocation(line: 875, column: 11, scope: !10406)
!10412 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d7f7fd478a9ac17E", scope: !10413, file: !8082, line: 434, type: !10414, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10420)
!10413 = !DINamespace(name: "{impl#55}", scope: !10019)
!10414 = !DISubroutineType(types: !10415)
!10415 = !{!192, !10416, !210}
!10416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10417, size: 64, align: 64, dwarfAddressSpace: 0)
!10417 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10019, file: !2, size: 64, align: 64, elements: !10418, templateParams: !21, identifier: "643fb764c89177421ce6f6d501183745")
!10418 = !{!10419}
!10419 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10417, file: !2, baseType: !20, size: 64, align: 64)
!10420 = !{!10421, !10422, !10423, !10425, !10427, !10429, !10431, !10433, !10435, !10437, !10439, !10441, !10443, !10445, !10447, !10449, !10451, !10453, !10455, !10457, !10459, !10461, !10463, !10465, !10467, !10469, !10471, !10473, !10475, !10477, !10479, !10481, !10483, !10485, !10487, !10489, !10491, !10493, !10495, !10497, !10499, !10501, !10503, !10505}
!10421 = !DILocalVariable(name: "self", arg: 1, scope: !10412, file: !8082, line: 434, type: !10416)
!10422 = !DILocalVariable(name: "f", arg: 2, scope: !10412, file: !8082, line: 434, type: !210)
!10423 = !DILocalVariable(name: "first", scope: !10424, file: !8082, line: 471, type: !310, align: 1)
!10424 = distinct !DILexicalBlock(scope: !10412, file: !8082, line: 471, column: 17)
!10425 = !DILocalVariable(name: "residual", scope: !10426, file: !8082, line: 475, type: !8097, align: 1)
!10426 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10427 = !DILocalVariable(name: "val", scope: !10428, file: !8082, line: 475, type: !7, align: 1)
!10428 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10429 = !DILocalVariable(name: "residual", scope: !10430, file: !8082, line: 478, type: !8097, align: 1)
!10430 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10431 = !DILocalVariable(name: "val", scope: !10432, file: !8082, line: 478, type: !7, align: 1)
!10432 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10433 = !DILocalVariable(name: "residual", scope: !10434, file: !8082, line: 475, type: !8097, align: 1)
!10434 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10435 = !DILocalVariable(name: "val", scope: !10436, file: !8082, line: 475, type: !7, align: 1)
!10436 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10437 = !DILocalVariable(name: "residual", scope: !10438, file: !8082, line: 478, type: !8097, align: 1)
!10438 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10439 = !DILocalVariable(name: "val", scope: !10440, file: !8082, line: 478, type: !7, align: 1)
!10440 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10441 = !DILocalVariable(name: "residual", scope: !10442, file: !8082, line: 475, type: !8097, align: 1)
!10442 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10443 = !DILocalVariable(name: "val", scope: !10444, file: !8082, line: 475, type: !7, align: 1)
!10444 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10445 = !DILocalVariable(name: "residual", scope: !10446, file: !8082, line: 478, type: !8097, align: 1)
!10446 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10447 = !DILocalVariable(name: "val", scope: !10448, file: !8082, line: 478, type: !7, align: 1)
!10448 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10449 = !DILocalVariable(name: "residual", scope: !10450, file: !8082, line: 475, type: !8097, align: 1)
!10450 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10451 = !DILocalVariable(name: "val", scope: !10452, file: !8082, line: 475, type: !7, align: 1)
!10452 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10453 = !DILocalVariable(name: "residual", scope: !10454, file: !8082, line: 478, type: !8097, align: 1)
!10454 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10455 = !DILocalVariable(name: "val", scope: !10456, file: !8082, line: 478, type: !7, align: 1)
!10456 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10457 = !DILocalVariable(name: "residual", scope: !10458, file: !8082, line: 475, type: !8097, align: 1)
!10458 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10459 = !DILocalVariable(name: "val", scope: !10460, file: !8082, line: 475, type: !7, align: 1)
!10460 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10461 = !DILocalVariable(name: "residual", scope: !10462, file: !8082, line: 478, type: !8097, align: 1)
!10462 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10463 = !DILocalVariable(name: "val", scope: !10464, file: !8082, line: 478, type: !7, align: 1)
!10464 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10465 = !DILocalVariable(name: "residual", scope: !10466, file: !8082, line: 475, type: !8097, align: 1)
!10466 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10467 = !DILocalVariable(name: "val", scope: !10468, file: !8082, line: 475, type: !7, align: 1)
!10468 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10469 = !DILocalVariable(name: "residual", scope: !10470, file: !8082, line: 478, type: !8097, align: 1)
!10470 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10471 = !DILocalVariable(name: "val", scope: !10472, file: !8082, line: 478, type: !7, align: 1)
!10472 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10473 = !DILocalVariable(name: "residual", scope: !10474, file: !8082, line: 475, type: !8097, align: 1)
!10474 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10475 = !DILocalVariable(name: "val", scope: !10476, file: !8082, line: 475, type: !7, align: 1)
!10476 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10477 = !DILocalVariable(name: "residual", scope: !10478, file: !8082, line: 478, type: !8097, align: 1)
!10478 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10479 = !DILocalVariable(name: "val", scope: !10480, file: !8082, line: 478, type: !7, align: 1)
!10480 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10481 = !DILocalVariable(name: "residual", scope: !10482, file: !8082, line: 475, type: !8097, align: 1)
!10482 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 47)
!10483 = !DILocalVariable(name: "val", scope: !10484, file: !8082, line: 475, type: !7, align: 1)
!10484 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 475, column: 29)
!10485 = !DILocalVariable(name: "residual", scope: !10486, file: !8082, line: 478, type: !8097, align: 1)
!10486 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 70)
!10487 = !DILocalVariable(name: "val", scope: !10488, file: !8082, line: 478, type: !7, align: 1)
!10488 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 478, column: 25)
!10489 = !DILocalVariable(name: "extra_bits", scope: !10490, file: !8082, line: 481, type: !20, align: 8)
!10490 = distinct !DILexicalBlock(scope: !10424, file: !8082, line: 481, column: 17)
!10491 = !DILocalVariable(name: "residual", scope: !10492, file: !8082, line: 484, type: !8097, align: 1)
!10492 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 484, column: 43)
!10493 = !DILocalVariable(name: "val", scope: !10494, file: !8082, line: 484, type: !7, align: 1)
!10494 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 484, column: 25)
!10495 = !DILocalVariable(name: "residual", scope: !10496, file: !8082, line: 487, type: !8097, align: 1)
!10496 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 487, column: 38)
!10497 = !DILocalVariable(name: "val", scope: !10498, file: !8082, line: 487, type: !7, align: 1)
!10498 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 487, column: 21)
!10499 = !DILocalVariable(name: "residual", scope: !10500, file: !8082, line: 488, type: !8097, align: 1)
!10500 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 488, column: 70)
!10501 = !DILocalVariable(name: "val", scope: !10502, file: !8082, line: 488, type: !7, align: 1)
!10502 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 488, column: 21)
!10503 = !DILocalVariable(name: "residual", scope: !10504, file: !8082, line: 491, type: !8097, align: 1)
!10504 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 491, column: 43)
!10505 = !DILocalVariable(name: "val", scope: !10506, file: !8082, line: 491, type: !7, align: 1)
!10506 = distinct !DILexicalBlock(scope: !10490, file: !8082, line: 491, column: 21)
!10507 = !DILocation(line: 475, column: 47, scope: !10426)
!10508 = !DILocation(line: 475, column: 29, scope: !10428)
!10509 = !DILocation(line: 478, column: 70, scope: !10430)
!10510 = !DILocation(line: 478, column: 25, scope: !10432)
!10511 = !DILocation(line: 475, column: 47, scope: !10434)
!10512 = !DILocation(line: 475, column: 29, scope: !10436)
!10513 = !DILocation(line: 478, column: 70, scope: !10438)
!10514 = !DILocation(line: 478, column: 25, scope: !10440)
!10515 = !DILocation(line: 475, column: 47, scope: !10442)
!10516 = !DILocation(line: 475, column: 29, scope: !10444)
!10517 = !DILocation(line: 478, column: 70, scope: !10446)
!10518 = !DILocation(line: 478, column: 25, scope: !10448)
!10519 = !DILocation(line: 475, column: 47, scope: !10450)
!10520 = !DILocation(line: 475, column: 29, scope: !10452)
!10521 = !DILocation(line: 478, column: 70, scope: !10454)
!10522 = !DILocation(line: 478, column: 25, scope: !10456)
!10523 = !DILocation(line: 475, column: 47, scope: !10458)
!10524 = !DILocation(line: 475, column: 29, scope: !10460)
!10525 = !DILocation(line: 478, column: 70, scope: !10462)
!10526 = !DILocation(line: 478, column: 25, scope: !10464)
!10527 = !DILocation(line: 475, column: 47, scope: !10466)
!10528 = !DILocation(line: 475, column: 29, scope: !10468)
!10529 = !DILocation(line: 478, column: 70, scope: !10470)
!10530 = !DILocation(line: 478, column: 25, scope: !10472)
!10531 = !DILocation(line: 475, column: 47, scope: !10474)
!10532 = !DILocation(line: 475, column: 29, scope: !10476)
!10533 = !DILocation(line: 478, column: 70, scope: !10478)
!10534 = !DILocation(line: 478, column: 25, scope: !10480)
!10535 = !DILocation(line: 475, column: 47, scope: !10482)
!10536 = !DILocation(line: 475, column: 29, scope: !10484)
!10537 = !DILocation(line: 478, column: 70, scope: !10486)
!10538 = !DILocation(line: 478, column: 25, scope: !10488)
!10539 = !DILocation(line: 484, column: 43, scope: !10492)
!10540 = !DILocation(line: 484, column: 25, scope: !10494)
!10541 = !DILocation(line: 487, column: 38, scope: !10496)
!10542 = !DILocation(line: 487, column: 21, scope: !10498)
!10543 = !DILocation(line: 488, column: 70, scope: !10500)
!10544 = !DILocation(line: 488, column: 21, scope: !10502)
!10545 = !DILocation(line: 491, column: 43, scope: !10504)
!10546 = !DILocation(line: 491, column: 21, scope: !10506)
!10547 = !DILocation(line: 434, column: 20, scope: !10412)
!10548 = !DILocation(line: 434, column: 27, scope: !10412)
!10549 = !DILocation(line: 471, column: 21, scope: !10424)
!10550 = !DILocation(line: 481, column: 21, scope: !10490)
!10551 = !DILocation(line: 471, column: 33, scope: !10412)
!10552 = !DILocation(line: 473, column: 46, scope: !10424)
!10553 = !DILocation(line: 474, column: 29, scope: !10424)
!10554 = !DILocation(line: 474, column: 28, scope: !10424)
!10555 = !DILocation(line: 477, column: 25, scope: !10424)
!10556 = !DILocation(line: 478, column: 25, scope: !10424)
!10557 = !DILocation(line: 475, column: 29, scope: !10424)
!10558 = !DILocation(line: 475, column: 29, scope: !10426)
!10559 = !DILocation(line: 494, column: 14, scope: !10412)
!10560 = !DILocation(line: 478, column: 25, scope: !10430)
!10561 = !DILocation(line: 475, column: 29, scope: !10434)
!10562 = !DILocation(line: 478, column: 25, scope: !10438)
!10563 = !DILocation(line: 475, column: 29, scope: !10442)
!10564 = !DILocation(line: 478, column: 25, scope: !10446)
!10565 = !DILocation(line: 475, column: 29, scope: !10450)
!10566 = !DILocation(line: 478, column: 25, scope: !10454)
!10567 = !DILocation(line: 475, column: 29, scope: !10458)
!10568 = !DILocation(line: 478, column: 25, scope: !10462)
!10569 = !DILocation(line: 475, column: 29, scope: !10466)
!10570 = !DILocation(line: 478, column: 25, scope: !10470)
!10571 = !DILocation(line: 475, column: 29, scope: !10474)
!10572 = !DILocation(line: 478, column: 25, scope: !10478)
!10573 = !DILocation(line: 481, column: 34, scope: !10424)
!10574 = !DILocation(line: 481, column: 47, scope: !10424)
!10575 = !DILocation(line: 481, column: 46, scope: !10424)
!10576 = !DILocation(line: 482, column: 20, scope: !10490)
!10577 = !DILocation(line: 475, column: 29, scope: !10482)
!10578 = !DILocation(line: 478, column: 25, scope: !10486)
!10579 = !DILocation(line: 490, column: 20, scope: !10490)
!10580 = !DILocation(line: 483, column: 25, scope: !10490)
!10581 = !DILocation(line: 483, column: 24, scope: !10490)
!10582 = !DILocation(line: 486, column: 21, scope: !10490)
!10583 = !DILocation(line: 487, column: 21, scope: !10490)
!10584 = !DILocation(line: 484, column: 25, scope: !10490)
!10585 = !DILocation(line: 484, column: 25, scope: !10492)
!10586 = !DILocation(line: 488, column: 21, scope: !10490)
!10587 = !DILocation(line: 487, column: 21, scope: !10496)
!10588 = !DILocation(line: 488, column: 21, scope: !10500)
!10589 = !DILocation(line: 493, column: 17, scope: !10490)
!10590 = !DILocation(line: 491, column: 21, scope: !10490)
!10591 = !DILocation(line: 491, column: 21, scope: !10504)
!10592 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h64c618b58dcddd69E", scope: !10593, file: !8082, line: 497, type: !10414, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10594)
!10593 = !DINamespace(name: "{impl#56}", scope: !10019)
!10594 = !{!10595, !10596}
!10595 = !DILocalVariable(name: "self", arg: 1, scope: !10592, file: !8082, line: 497, type: !10416)
!10596 = !DILocalVariable(name: "f", arg: 2, scope: !10592, file: !8082, line: 497, type: !210)
!10597 = !DILocation(line: 497, column: 20, scope: !10592)
!10598 = !DILocation(line: 497, column: 27, scope: !10592)
!10599 = !DILocation(line: 498, column: 17, scope: !10592)
!10600 = !DILocation(line: 499, column: 14, scope: !10592)
!10601 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h6ee3717b60ebd4c2E", scope: !10602, file: !8082, line: 502, type: !10414, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10603)
!10602 = !DINamespace(name: "{impl#57}", scope: !10019)
!10603 = !{!10604, !10605}
!10604 = !DILocalVariable(name: "self", arg: 1, scope: !10601, file: !8082, line: 502, type: !10416)
!10605 = !DILocalVariable(name: "f", arg: 2, scope: !10601, file: !8082, line: 502, type: !210)
!10606 = !DILocation(line: 502, column: 20, scope: !10601)
!10607 = !DILocation(line: 502, column: 27, scope: !10601)
!10608 = !DILocation(line: 503, column: 17, scope: !10601)
!10609 = !DILocation(line: 504, column: 14, scope: !10601)
!10610 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8a7011081cf54ff6E", scope: !10611, file: !8082, line: 507, type: !10414, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10612)
!10611 = !DINamespace(name: "{impl#58}", scope: !10019)
!10612 = !{!10613, !10614}
!10613 = !DILocalVariable(name: "self", arg: 1, scope: !10610, file: !8082, line: 507, type: !10416)
!10614 = !DILocalVariable(name: "f", arg: 2, scope: !10610, file: !8082, line: 507, type: !210)
!10615 = !DILocation(line: 507, column: 20, scope: !10610)
!10616 = !DILocation(line: 507, column: 27, scope: !10610)
!10617 = !DILocation(line: 508, column: 17, scope: !10610)
!10618 = !DILocation(line: 509, column: 14, scope: !10610)
!10619 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7e5e7ecc1cc69e46E", scope: !10620, file: !8082, line: 512, type: !10414, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10621)
!10620 = !DINamespace(name: "{impl#59}", scope: !10019)
!10621 = !{!10622, !10623}
!10622 = !DILocalVariable(name: "self", arg: 1, scope: !10619, file: !8082, line: 512, type: !10416)
!10623 = !DILocalVariable(name: "f", arg: 2, scope: !10619, file: !8082, line: 512, type: !210)
!10624 = !DILocation(line: 512, column: 20, scope: !10619)
!10625 = !DILocation(line: 512, column: 27, scope: !10619)
!10626 = !DILocation(line: 513, column: 17, scope: !10619)
!10627 = !DILocation(line: 514, column: 14, scope: !10619)
!10628 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17h3ad4c148c101a9caE", scope: !10417, file: !8082, line: 532, type: !10629, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!10629 = !DISubroutineType(types: !10630)
!10630 = !{!10417}
!10631 = !DILocation(line: 533, column: 17, scope: !10628)
!10632 = !DILocation(line: 541, column: 14, scope: !10628)
!10633 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h013c0490718cbb4dE", scope: !10417, file: !8082, line: 545, type: !10634, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10636)
!10634 = !DISubroutineType(types: !10635)
!10635 = !{!20, !10416}
!10636 = !{!10637}
!10637 = !DILocalVariable(name: "self", arg: 1, scope: !10633, file: !8082, line: 545, type: !10416)
!10638 = !DILocation(line: 545, column: 31, scope: !10633)
!10639 = !DILocation(line: 546, column: 17, scope: !10633)
!10640 = !DILocation(line: 547, column: 14, scope: !10633)
!10641 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07ed16445496a863E", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10646)
!10642 = !DINamespace(name: "{impl#0}", scope: !10643)
!10643 = !DINamespace(name: "fmt", scope: !10413)
!10644 = !DISubroutineType(types: !10645)
!10645 = !{!310, !10416}
!10646 = !{!10647}
!10647 = !DILocalVariable(name: "self", arg: 1, scope: !10648, file: !10017, line: 133, type: !10416)
!10648 = !DILexicalBlockFile(scope: !10641, file: !10017, discriminator: 0)
!10649 = !DILocation(line: 133, column: 1, scope: !10648)
!10650 = !DILocation(line: 875, column: 11, scope: !10641)
!10651 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h9a0f6ff060589550E", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10652)
!10652 = !{!10653}
!10653 = !DILocalVariable(name: "self", arg: 1, scope: !10654, file: !10017, line: 133, type: !10416)
!10654 = !DILexicalBlockFile(scope: !10651, file: !10017, discriminator: 0)
!10655 = !DILocation(line: 133, column: 1, scope: !10654)
!10656 = !DILocation(line: 875, column: 11, scope: !10651)
!10657 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h7a2c88d5dee96e04E", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10658)
!10658 = !{!10659}
!10659 = !DILocalVariable(name: "self", arg: 1, scope: !10660, file: !10017, line: 133, type: !10416)
!10660 = !DILexicalBlockFile(scope: !10657, file: !10017, discriminator: 0)
!10661 = !DILocation(line: 133, column: 1, scope: !10660)
!10662 = !DILocation(line: 875, column: 11, scope: !10657)
!10663 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h31c611aa83bb339dE", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10664)
!10664 = !{!10665}
!10665 = !DILocalVariable(name: "self", arg: 1, scope: !10666, file: !10017, line: 133, type: !10416)
!10666 = !DILexicalBlockFile(scope: !10663, file: !10017, discriminator: 0)
!10667 = !DILocation(line: 133, column: 1, scope: !10666)
!10668 = !DILocation(line: 875, column: 11, scope: !10663)
!10669 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17ha1d2362fb6d0b826E", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10670)
!10670 = !{!10671}
!10671 = !DILocalVariable(name: "self", arg: 1, scope: !10672, file: !10017, line: 133, type: !10416)
!10672 = !DILexicalBlockFile(scope: !10669, file: !10017, discriminator: 0)
!10673 = !DILocation(line: 133, column: 1, scope: !10672)
!10674 = !DILocation(line: 875, column: 11, scope: !10669)
!10675 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hfd62ad73c662d74fE", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10676)
!10676 = !{!10677}
!10677 = !DILocalVariable(name: "self", arg: 1, scope: !10678, file: !10017, line: 133, type: !10416)
!10678 = !DILexicalBlockFile(scope: !10675, file: !10017, discriminator: 0)
!10679 = !DILocation(line: 133, column: 1, scope: !10678)
!10680 = !DILocation(line: 875, column: 11, scope: !10675)
!10681 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h44660f5a8007288fE", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10682)
!10682 = !{!10683}
!10683 = !DILocalVariable(name: "self", arg: 1, scope: !10684, file: !10017, line: 133, type: !10416)
!10684 = !DILexicalBlockFile(scope: !10681, file: !10017, discriminator: 0)
!10685 = !DILocation(line: 133, column: 1, scope: !10684)
!10686 = !DILocation(line: 875, column: 11, scope: !10681)
!10687 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h5a96df3b7f9f2830E", scope: !10642, file: !8082, line: 460, type: !10644, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10688)
!10688 = !{!10689}
!10689 = !DILocalVariable(name: "self", arg: 1, scope: !10690, file: !10017, line: 133, type: !10416)
!10690 = !DILexicalBlockFile(scope: !10687, file: !10017, discriminator: 0)
!10691 = !DILocation(line: 133, column: 1, scope: !10690)
!10692 = !DILocation(line: 875, column: 11, scope: !10687)
!10693 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h5bb54b5785c7c2abE", scope: !10694, file: !8082, line: 434, type: !10696, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10702)
!10694 = !DINamespace(name: "{impl#10}", scope: !10695)
!10695 = !DINamespace(name: "mxcsr", scope: !783)
!10696 = !DISubroutineType(types: !10697)
!10697 = !{!192, !10698, !210}
!10698 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10699, size: 64, align: 64, dwarfAddressSpace: 0)
!10699 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10695, file: !2, size: 32, align: 32, elements: !10700, templateParams: !21, identifier: "6667223cd5e4aa7c399e59b11bcb4472")
!10700 = !{!10701}
!10701 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10699, file: !2, baseType: !43, size: 32, align: 32)
!10702 = !{!10703, !10704, !10705, !10707, !10709, !10711, !10713, !10715, !10717, !10719, !10721, !10723, !10725, !10727, !10729, !10731, !10733, !10735, !10737, !10739, !10741, !10743, !10745, !10747, !10749, !10751, !10753, !10755, !10757, !10759, !10761, !10763, !10765, !10767, !10769, !10771, !10773, !10775, !10777, !10779, !10781, !10783, !10785, !10787, !10789, !10791, !10793, !10795, !10797, !10799, !10801, !10803, !10805, !10807, !10809, !10811, !10813, !10815, !10817, !10819, !10821, !10823, !10825, !10827, !10829, !10831, !10833, !10835, !10837, !10839, !10841, !10843, !10845, !10847, !10849, !10851, !10853, !10855, !10857, !10859}
!10703 = !DILocalVariable(name: "self", arg: 1, scope: !10693, file: !8082, line: 434, type: !10698)
!10704 = !DILocalVariable(name: "f", arg: 2, scope: !10693, file: !8082, line: 434, type: !210)
!10705 = !DILocalVariable(name: "first", scope: !10706, file: !8082, line: 471, type: !310, align: 1)
!10706 = distinct !DILexicalBlock(scope: !10693, file: !8082, line: 471, column: 17)
!10707 = !DILocalVariable(name: "residual", scope: !10708, file: !8082, line: 475, type: !8097, align: 1)
!10708 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10709 = !DILocalVariable(name: "val", scope: !10710, file: !8082, line: 475, type: !7, align: 1)
!10710 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10711 = !DILocalVariable(name: "residual", scope: !10712, file: !8082, line: 478, type: !8097, align: 1)
!10712 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10713 = !DILocalVariable(name: "val", scope: !10714, file: !8082, line: 478, type: !7, align: 1)
!10714 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10715 = !DILocalVariable(name: "residual", scope: !10716, file: !8082, line: 475, type: !8097, align: 1)
!10716 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10717 = !DILocalVariable(name: "val", scope: !10718, file: !8082, line: 475, type: !7, align: 1)
!10718 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10719 = !DILocalVariable(name: "residual", scope: !10720, file: !8082, line: 478, type: !8097, align: 1)
!10720 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10721 = !DILocalVariable(name: "val", scope: !10722, file: !8082, line: 478, type: !7, align: 1)
!10722 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10723 = !DILocalVariable(name: "residual", scope: !10724, file: !8082, line: 475, type: !8097, align: 1)
!10724 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10725 = !DILocalVariable(name: "val", scope: !10726, file: !8082, line: 475, type: !7, align: 1)
!10726 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10727 = !DILocalVariable(name: "residual", scope: !10728, file: !8082, line: 478, type: !8097, align: 1)
!10728 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10729 = !DILocalVariable(name: "val", scope: !10730, file: !8082, line: 478, type: !7, align: 1)
!10730 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10731 = !DILocalVariable(name: "residual", scope: !10732, file: !8082, line: 475, type: !8097, align: 1)
!10732 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10733 = !DILocalVariable(name: "val", scope: !10734, file: !8082, line: 475, type: !7, align: 1)
!10734 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10735 = !DILocalVariable(name: "residual", scope: !10736, file: !8082, line: 478, type: !8097, align: 1)
!10736 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10737 = !DILocalVariable(name: "val", scope: !10738, file: !8082, line: 478, type: !7, align: 1)
!10738 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10739 = !DILocalVariable(name: "residual", scope: !10740, file: !8082, line: 475, type: !8097, align: 1)
!10740 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10741 = !DILocalVariable(name: "val", scope: !10742, file: !8082, line: 475, type: !7, align: 1)
!10742 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10743 = !DILocalVariable(name: "residual", scope: !10744, file: !8082, line: 478, type: !8097, align: 1)
!10744 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10745 = !DILocalVariable(name: "val", scope: !10746, file: !8082, line: 478, type: !7, align: 1)
!10746 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10747 = !DILocalVariable(name: "residual", scope: !10748, file: !8082, line: 475, type: !8097, align: 1)
!10748 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10749 = !DILocalVariable(name: "val", scope: !10750, file: !8082, line: 475, type: !7, align: 1)
!10750 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10751 = !DILocalVariable(name: "residual", scope: !10752, file: !8082, line: 478, type: !8097, align: 1)
!10752 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10753 = !DILocalVariable(name: "val", scope: !10754, file: !8082, line: 478, type: !7, align: 1)
!10754 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10755 = !DILocalVariable(name: "residual", scope: !10756, file: !8082, line: 475, type: !8097, align: 1)
!10756 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10757 = !DILocalVariable(name: "val", scope: !10758, file: !8082, line: 475, type: !7, align: 1)
!10758 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10759 = !DILocalVariable(name: "residual", scope: !10760, file: !8082, line: 478, type: !8097, align: 1)
!10760 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10761 = !DILocalVariable(name: "val", scope: !10762, file: !8082, line: 478, type: !7, align: 1)
!10762 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10763 = !DILocalVariable(name: "residual", scope: !10764, file: !8082, line: 475, type: !8097, align: 1)
!10764 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10765 = !DILocalVariable(name: "val", scope: !10766, file: !8082, line: 475, type: !7, align: 1)
!10766 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10767 = !DILocalVariable(name: "residual", scope: !10768, file: !8082, line: 478, type: !8097, align: 1)
!10768 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10769 = !DILocalVariable(name: "val", scope: !10770, file: !8082, line: 478, type: !7, align: 1)
!10770 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10771 = !DILocalVariable(name: "residual", scope: !10772, file: !8082, line: 475, type: !8097, align: 1)
!10772 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10773 = !DILocalVariable(name: "val", scope: !10774, file: !8082, line: 475, type: !7, align: 1)
!10774 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10775 = !DILocalVariable(name: "residual", scope: !10776, file: !8082, line: 478, type: !8097, align: 1)
!10776 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10777 = !DILocalVariable(name: "val", scope: !10778, file: !8082, line: 478, type: !7, align: 1)
!10778 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10779 = !DILocalVariable(name: "residual", scope: !10780, file: !8082, line: 475, type: !8097, align: 1)
!10780 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10781 = !DILocalVariable(name: "val", scope: !10782, file: !8082, line: 475, type: !7, align: 1)
!10782 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10783 = !DILocalVariable(name: "residual", scope: !10784, file: !8082, line: 478, type: !8097, align: 1)
!10784 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10785 = !DILocalVariable(name: "val", scope: !10786, file: !8082, line: 478, type: !7, align: 1)
!10786 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10787 = !DILocalVariable(name: "residual", scope: !10788, file: !8082, line: 475, type: !8097, align: 1)
!10788 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10789 = !DILocalVariable(name: "val", scope: !10790, file: !8082, line: 475, type: !7, align: 1)
!10790 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10791 = !DILocalVariable(name: "residual", scope: !10792, file: !8082, line: 478, type: !8097, align: 1)
!10792 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10793 = !DILocalVariable(name: "val", scope: !10794, file: !8082, line: 478, type: !7, align: 1)
!10794 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10795 = !DILocalVariable(name: "residual", scope: !10796, file: !8082, line: 475, type: !8097, align: 1)
!10796 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10797 = !DILocalVariable(name: "val", scope: !10798, file: !8082, line: 475, type: !7, align: 1)
!10798 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10799 = !DILocalVariable(name: "residual", scope: !10800, file: !8082, line: 478, type: !8097, align: 1)
!10800 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10801 = !DILocalVariable(name: "val", scope: !10802, file: !8082, line: 478, type: !7, align: 1)
!10802 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10803 = !DILocalVariable(name: "residual", scope: !10804, file: !8082, line: 475, type: !8097, align: 1)
!10804 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10805 = !DILocalVariable(name: "val", scope: !10806, file: !8082, line: 475, type: !7, align: 1)
!10806 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10807 = !DILocalVariable(name: "residual", scope: !10808, file: !8082, line: 478, type: !8097, align: 1)
!10808 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10809 = !DILocalVariable(name: "val", scope: !10810, file: !8082, line: 478, type: !7, align: 1)
!10810 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10811 = !DILocalVariable(name: "residual", scope: !10812, file: !8082, line: 475, type: !8097, align: 1)
!10812 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10813 = !DILocalVariable(name: "val", scope: !10814, file: !8082, line: 475, type: !7, align: 1)
!10814 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10815 = !DILocalVariable(name: "residual", scope: !10816, file: !8082, line: 478, type: !8097, align: 1)
!10816 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10817 = !DILocalVariable(name: "val", scope: !10818, file: !8082, line: 478, type: !7, align: 1)
!10818 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10819 = !DILocalVariable(name: "residual", scope: !10820, file: !8082, line: 475, type: !8097, align: 1)
!10820 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10821 = !DILocalVariable(name: "val", scope: !10822, file: !8082, line: 475, type: !7, align: 1)
!10822 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10823 = !DILocalVariable(name: "residual", scope: !10824, file: !8082, line: 478, type: !8097, align: 1)
!10824 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10825 = !DILocalVariable(name: "val", scope: !10826, file: !8082, line: 478, type: !7, align: 1)
!10826 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10827 = !DILocalVariable(name: "residual", scope: !10828, file: !8082, line: 475, type: !8097, align: 1)
!10828 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10829 = !DILocalVariable(name: "val", scope: !10830, file: !8082, line: 475, type: !7, align: 1)
!10830 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10831 = !DILocalVariable(name: "residual", scope: !10832, file: !8082, line: 478, type: !8097, align: 1)
!10832 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10833 = !DILocalVariable(name: "val", scope: !10834, file: !8082, line: 478, type: !7, align: 1)
!10834 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10835 = !DILocalVariable(name: "residual", scope: !10836, file: !8082, line: 475, type: !8097, align: 1)
!10836 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 47)
!10837 = !DILocalVariable(name: "val", scope: !10838, file: !8082, line: 475, type: !7, align: 1)
!10838 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 475, column: 29)
!10839 = !DILocalVariable(name: "residual", scope: !10840, file: !8082, line: 478, type: !8097, align: 1)
!10840 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 70)
!10841 = !DILocalVariable(name: "val", scope: !10842, file: !8082, line: 478, type: !7, align: 1)
!10842 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 478, column: 25)
!10843 = !DILocalVariable(name: "extra_bits", scope: !10844, file: !8082, line: 481, type: !43, align: 4)
!10844 = distinct !DILexicalBlock(scope: !10706, file: !8082, line: 481, column: 17)
!10845 = !DILocalVariable(name: "residual", scope: !10846, file: !8082, line: 484, type: !8097, align: 1)
!10846 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 484, column: 43)
!10847 = !DILocalVariable(name: "val", scope: !10848, file: !8082, line: 484, type: !7, align: 1)
!10848 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 484, column: 25)
!10849 = !DILocalVariable(name: "residual", scope: !10850, file: !8082, line: 487, type: !8097, align: 1)
!10850 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 487, column: 38)
!10851 = !DILocalVariable(name: "val", scope: !10852, file: !8082, line: 487, type: !7, align: 1)
!10852 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 487, column: 21)
!10853 = !DILocalVariable(name: "residual", scope: !10854, file: !8082, line: 488, type: !8097, align: 1)
!10854 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 488, column: 70)
!10855 = !DILocalVariable(name: "val", scope: !10856, file: !8082, line: 488, type: !7, align: 1)
!10856 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 488, column: 21)
!10857 = !DILocalVariable(name: "residual", scope: !10858, file: !8082, line: 491, type: !8097, align: 1)
!10858 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 491, column: 43)
!10859 = !DILocalVariable(name: "val", scope: !10860, file: !8082, line: 491, type: !7, align: 1)
!10860 = distinct !DILexicalBlock(scope: !10844, file: !8082, line: 491, column: 21)
!10861 = !DILocation(line: 475, column: 47, scope: !10708)
!10862 = !DILocation(line: 475, column: 29, scope: !10710)
!10863 = !DILocation(line: 478, column: 70, scope: !10712)
!10864 = !DILocation(line: 478, column: 25, scope: !10714)
!10865 = !DILocation(line: 475, column: 47, scope: !10716)
!10866 = !DILocation(line: 475, column: 29, scope: !10718)
!10867 = !DILocation(line: 478, column: 70, scope: !10720)
!10868 = !DILocation(line: 478, column: 25, scope: !10722)
!10869 = !DILocation(line: 475, column: 47, scope: !10724)
!10870 = !DILocation(line: 475, column: 29, scope: !10726)
!10871 = !DILocation(line: 478, column: 70, scope: !10728)
!10872 = !DILocation(line: 478, column: 25, scope: !10730)
!10873 = !DILocation(line: 475, column: 47, scope: !10732)
!10874 = !DILocation(line: 475, column: 29, scope: !10734)
!10875 = !DILocation(line: 478, column: 70, scope: !10736)
!10876 = !DILocation(line: 478, column: 25, scope: !10738)
!10877 = !DILocation(line: 475, column: 47, scope: !10740)
!10878 = !DILocation(line: 475, column: 29, scope: !10742)
!10879 = !DILocation(line: 478, column: 70, scope: !10744)
!10880 = !DILocation(line: 478, column: 25, scope: !10746)
!10881 = !DILocation(line: 475, column: 47, scope: !10748)
!10882 = !DILocation(line: 475, column: 29, scope: !10750)
!10883 = !DILocation(line: 478, column: 70, scope: !10752)
!10884 = !DILocation(line: 478, column: 25, scope: !10754)
!10885 = !DILocation(line: 475, column: 47, scope: !10756)
!10886 = !DILocation(line: 475, column: 29, scope: !10758)
!10887 = !DILocation(line: 478, column: 70, scope: !10760)
!10888 = !DILocation(line: 478, column: 25, scope: !10762)
!10889 = !DILocation(line: 475, column: 47, scope: !10764)
!10890 = !DILocation(line: 475, column: 29, scope: !10766)
!10891 = !DILocation(line: 478, column: 70, scope: !10768)
!10892 = !DILocation(line: 478, column: 25, scope: !10770)
!10893 = !DILocation(line: 475, column: 47, scope: !10772)
!10894 = !DILocation(line: 475, column: 29, scope: !10774)
!10895 = !DILocation(line: 478, column: 70, scope: !10776)
!10896 = !DILocation(line: 478, column: 25, scope: !10778)
!10897 = !DILocation(line: 475, column: 47, scope: !10780)
!10898 = !DILocation(line: 475, column: 29, scope: !10782)
!10899 = !DILocation(line: 478, column: 70, scope: !10784)
!10900 = !DILocation(line: 478, column: 25, scope: !10786)
!10901 = !DILocation(line: 475, column: 47, scope: !10788)
!10902 = !DILocation(line: 475, column: 29, scope: !10790)
!10903 = !DILocation(line: 478, column: 70, scope: !10792)
!10904 = !DILocation(line: 478, column: 25, scope: !10794)
!10905 = !DILocation(line: 475, column: 47, scope: !10796)
!10906 = !DILocation(line: 475, column: 29, scope: !10798)
!10907 = !DILocation(line: 478, column: 70, scope: !10800)
!10908 = !DILocation(line: 478, column: 25, scope: !10802)
!10909 = !DILocation(line: 475, column: 47, scope: !10804)
!10910 = !DILocation(line: 475, column: 29, scope: !10806)
!10911 = !DILocation(line: 478, column: 70, scope: !10808)
!10912 = !DILocation(line: 478, column: 25, scope: !10810)
!10913 = !DILocation(line: 475, column: 47, scope: !10812)
!10914 = !DILocation(line: 475, column: 29, scope: !10814)
!10915 = !DILocation(line: 478, column: 70, scope: !10816)
!10916 = !DILocation(line: 478, column: 25, scope: !10818)
!10917 = !DILocation(line: 475, column: 47, scope: !10820)
!10918 = !DILocation(line: 475, column: 29, scope: !10822)
!10919 = !DILocation(line: 478, column: 70, scope: !10824)
!10920 = !DILocation(line: 478, column: 25, scope: !10826)
!10921 = !DILocation(line: 475, column: 47, scope: !10828)
!10922 = !DILocation(line: 475, column: 29, scope: !10830)
!10923 = !DILocation(line: 478, column: 70, scope: !10832)
!10924 = !DILocation(line: 478, column: 25, scope: !10834)
!10925 = !DILocation(line: 475, column: 47, scope: !10836)
!10926 = !DILocation(line: 475, column: 29, scope: !10838)
!10927 = !DILocation(line: 478, column: 70, scope: !10840)
!10928 = !DILocation(line: 478, column: 25, scope: !10842)
!10929 = !DILocation(line: 484, column: 43, scope: !10846)
!10930 = !DILocation(line: 484, column: 25, scope: !10848)
!10931 = !DILocation(line: 487, column: 38, scope: !10850)
!10932 = !DILocation(line: 487, column: 21, scope: !10852)
!10933 = !DILocation(line: 488, column: 70, scope: !10854)
!10934 = !DILocation(line: 488, column: 21, scope: !10856)
!10935 = !DILocation(line: 491, column: 43, scope: !10858)
!10936 = !DILocation(line: 491, column: 21, scope: !10860)
!10937 = !DILocation(line: 434, column: 20, scope: !10693)
!10938 = !DILocation(line: 434, column: 27, scope: !10693)
!10939 = !DILocation(line: 471, column: 21, scope: !10706)
!10940 = !DILocation(line: 481, column: 21, scope: !10844)
!10941 = !DILocation(line: 471, column: 33, scope: !10693)
!10942 = !DILocation(line: 473, column: 46, scope: !10706)
!10943 = !DILocation(line: 474, column: 29, scope: !10706)
!10944 = !DILocation(line: 474, column: 28, scope: !10706)
!10945 = !DILocation(line: 477, column: 25, scope: !10706)
!10946 = !DILocation(line: 478, column: 25, scope: !10706)
!10947 = !DILocation(line: 475, column: 29, scope: !10706)
!10948 = !DILocation(line: 475, column: 29, scope: !10708)
!10949 = !DILocation(line: 494, column: 14, scope: !10693)
!10950 = !DILocation(line: 478, column: 25, scope: !10712)
!10951 = !DILocation(line: 475, column: 29, scope: !10716)
!10952 = !DILocation(line: 478, column: 25, scope: !10720)
!10953 = !DILocation(line: 475, column: 29, scope: !10724)
!10954 = !DILocation(line: 478, column: 25, scope: !10728)
!10955 = !DILocation(line: 475, column: 29, scope: !10732)
!10956 = !DILocation(line: 478, column: 25, scope: !10736)
!10957 = !DILocation(line: 475, column: 29, scope: !10740)
!10958 = !DILocation(line: 478, column: 25, scope: !10744)
!10959 = !DILocation(line: 475, column: 29, scope: !10748)
!10960 = !DILocation(line: 478, column: 25, scope: !10752)
!10961 = !DILocation(line: 475, column: 29, scope: !10756)
!10962 = !DILocation(line: 478, column: 25, scope: !10760)
!10963 = !DILocation(line: 475, column: 29, scope: !10764)
!10964 = !DILocation(line: 478, column: 25, scope: !10768)
!10965 = !DILocation(line: 475, column: 29, scope: !10772)
!10966 = !DILocation(line: 478, column: 25, scope: !10776)
!10967 = !DILocation(line: 475, column: 29, scope: !10780)
!10968 = !DILocation(line: 478, column: 25, scope: !10784)
!10969 = !DILocation(line: 475, column: 29, scope: !10788)
!10970 = !DILocation(line: 478, column: 25, scope: !10792)
!10971 = !DILocation(line: 475, column: 29, scope: !10796)
!10972 = !DILocation(line: 478, column: 25, scope: !10800)
!10973 = !DILocation(line: 475, column: 29, scope: !10804)
!10974 = !DILocation(line: 478, column: 25, scope: !10808)
!10975 = !DILocation(line: 475, column: 29, scope: !10812)
!10976 = !DILocation(line: 478, column: 25, scope: !10816)
!10977 = !DILocation(line: 475, column: 29, scope: !10820)
!10978 = !DILocation(line: 478, column: 25, scope: !10824)
!10979 = !DILocation(line: 475, column: 29, scope: !10828)
!10980 = !DILocation(line: 478, column: 25, scope: !10832)
!10981 = !DILocation(line: 481, column: 34, scope: !10706)
!10982 = !DILocation(line: 481, column: 47, scope: !10706)
!10983 = !DILocation(line: 481, column: 46, scope: !10706)
!10984 = !DILocation(line: 482, column: 20, scope: !10844)
!10985 = !DILocation(line: 475, column: 29, scope: !10836)
!10986 = !DILocation(line: 478, column: 25, scope: !10840)
!10987 = !DILocation(line: 490, column: 20, scope: !10844)
!10988 = !DILocation(line: 483, column: 25, scope: !10844)
!10989 = !DILocation(line: 483, column: 24, scope: !10844)
!10990 = !DILocation(line: 486, column: 21, scope: !10844)
!10991 = !DILocation(line: 487, column: 21, scope: !10844)
!10992 = !DILocation(line: 484, column: 25, scope: !10844)
!10993 = !DILocation(line: 484, column: 25, scope: !10846)
!10994 = !DILocation(line: 488, column: 21, scope: !10844)
!10995 = !DILocation(line: 487, column: 21, scope: !10850)
!10996 = !DILocation(line: 488, column: 21, scope: !10854)
!10997 = !DILocation(line: 493, column: 17, scope: !10844)
!10998 = !DILocation(line: 491, column: 21, scope: !10844)
!10999 = !DILocation(line: 491, column: 21, scope: !10858)
!11000 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hcafc6dbca2df0c8eE", scope: !11001, file: !8082, line: 497, type: !10696, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11002)
!11001 = !DINamespace(name: "{impl#11}", scope: !10695)
!11002 = !{!11003, !11004}
!11003 = !DILocalVariable(name: "self", arg: 1, scope: !11000, file: !8082, line: 497, type: !10698)
!11004 = !DILocalVariable(name: "f", arg: 2, scope: !11000, file: !8082, line: 497, type: !210)
!11005 = !DILocation(line: 497, column: 20, scope: !11000)
!11006 = !DILocation(line: 497, column: 27, scope: !11000)
!11007 = !DILocation(line: 498, column: 17, scope: !11000)
!11008 = !DILocation(line: 499, column: 14, scope: !11000)
!11009 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h5e472495cb08f0a2E", scope: !11010, file: !8082, line: 502, type: !10696, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11011)
!11010 = !DINamespace(name: "{impl#12}", scope: !10695)
!11011 = !{!11012, !11013}
!11012 = !DILocalVariable(name: "self", arg: 1, scope: !11009, file: !8082, line: 502, type: !10698)
!11013 = !DILocalVariable(name: "f", arg: 2, scope: !11009, file: !8082, line: 502, type: !210)
!11014 = !DILocation(line: 502, column: 20, scope: !11009)
!11015 = !DILocation(line: 502, column: 27, scope: !11009)
!11016 = !DILocation(line: 503, column: 17, scope: !11009)
!11017 = !DILocation(line: 504, column: 14, scope: !11009)
!11018 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd91b3a9097111dc6E", scope: !11019, file: !8082, line: 507, type: !10696, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11020)
!11019 = !DINamespace(name: "{impl#13}", scope: !10695)
!11020 = !{!11021, !11022}
!11021 = !DILocalVariable(name: "self", arg: 1, scope: !11018, file: !8082, line: 507, type: !10698)
!11022 = !DILocalVariable(name: "f", arg: 2, scope: !11018, file: !8082, line: 507, type: !210)
!11023 = !DILocation(line: 507, column: 20, scope: !11018)
!11024 = !DILocation(line: 507, column: 27, scope: !11018)
!11025 = !DILocation(line: 508, column: 17, scope: !11018)
!11026 = !DILocation(line: 509, column: 14, scope: !11018)
!11027 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h042886c5bf336514E", scope: !11028, file: !8082, line: 512, type: !10696, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11029)
!11028 = !DINamespace(name: "{impl#14}", scope: !10695)
!11029 = !{!11030, !11031}
!11030 = !DILocalVariable(name: "self", arg: 1, scope: !11027, file: !8082, line: 512, type: !10698)
!11031 = !DILocalVariable(name: "f", arg: 2, scope: !11027, file: !8082, line: 512, type: !210)
!11032 = !DILocation(line: 512, column: 20, scope: !11027)
!11033 = !DILocation(line: 512, column: 27, scope: !11027)
!11034 = !DILocation(line: 513, column: 17, scope: !11027)
!11035 = !DILocation(line: 514, column: 14, scope: !11027)
!11036 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17had651bf69d43a7e8E", scope: !10699, file: !8082, line: 532, type: !11037, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!11037 = !DISubroutineType(types: !11038)
!11038 = !{!10699}
!11039 = !DILocation(line: 533, column: 17, scope: !11036)
!11040 = !DILocation(line: 541, column: 14, scope: !11036)
!11041 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h0cdadd42c42dc101E", scope: !10699, file: !8082, line: 545, type: !11042, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11044)
!11042 = !DISubroutineType(types: !11043)
!11043 = !{!43, !10698}
!11044 = !{!11045}
!11045 = !DILocalVariable(name: "self", arg: 1, scope: !11041, file: !8082, line: 545, type: !10698)
!11046 = !DILocation(line: 545, column: 31, scope: !11041)
!11047 = !DILocation(line: 546, column: 17, scope: !11041)
!11048 = !DILocation(line: 547, column: 14, scope: !11041)
!11049 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h3a16807123abb952E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11054)
!11050 = !DINamespace(name: "{impl#0}", scope: !11051)
!11051 = !DINamespace(name: "fmt", scope: !10694)
!11052 = !DISubroutineType(types: !11053)
!11053 = !{!310, !10698}
!11054 = !{!11055}
!11055 = !DILocalVariable(name: "self", arg: 1, scope: !11056, file: !11057, line: 8, type: !10698)
!11056 = !DILexicalBlockFile(scope: !11049, file: !11057, discriminator: 0)
!11057 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11058 = !DILocation(line: 8, column: 1, scope: !11056)
!11059 = !DILocation(line: 875, column: 11, scope: !11049)
!11060 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7d620f8014fe4442E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11061)
!11061 = !{!11062}
!11062 = !DILocalVariable(name: "self", arg: 1, scope: !11063, file: !11057, line: 8, type: !10698)
!11063 = !DILexicalBlockFile(scope: !11060, file: !11057, discriminator: 0)
!11064 = !DILocation(line: 8, column: 1, scope: !11063)
!11065 = !DILocation(line: 875, column: 11, scope: !11060)
!11066 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hf14c60deaff72115E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11067)
!11067 = !{!11068}
!11068 = !DILocalVariable(name: "self", arg: 1, scope: !11069, file: !11057, line: 8, type: !10698)
!11069 = !DILexicalBlockFile(scope: !11066, file: !11057, discriminator: 0)
!11070 = !DILocation(line: 8, column: 1, scope: !11069)
!11071 = !DILocation(line: 875, column: 11, scope: !11066)
!11072 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1f9d1637157eb114E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11073)
!11073 = !{!11074}
!11074 = !DILocalVariable(name: "self", arg: 1, scope: !11075, file: !11057, line: 8, type: !10698)
!11075 = !DILexicalBlockFile(scope: !11072, file: !11057, discriminator: 0)
!11076 = !DILocation(line: 8, column: 1, scope: !11075)
!11077 = !DILocation(line: 875, column: 11, scope: !11072)
!11078 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h73c3cb5175048c97E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11079)
!11079 = !{!11080}
!11080 = !DILocalVariable(name: "self", arg: 1, scope: !11081, file: !11057, line: 8, type: !10698)
!11081 = !DILexicalBlockFile(scope: !11078, file: !11057, discriminator: 0)
!11082 = !DILocation(line: 8, column: 1, scope: !11081)
!11083 = !DILocation(line: 875, column: 11, scope: !11078)
!11084 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hef1936b4f07fac0eE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11085)
!11085 = !{!11086}
!11086 = !DILocalVariable(name: "self", arg: 1, scope: !11087, file: !11057, line: 8, type: !10698)
!11087 = !DILexicalBlockFile(scope: !11084, file: !11057, discriminator: 0)
!11088 = !DILocation(line: 8, column: 1, scope: !11087)
!11089 = !DILocation(line: 875, column: 11, scope: !11084)
!11090 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h691de17e93e69a29E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11091)
!11091 = !{!11092}
!11092 = !DILocalVariable(name: "self", arg: 1, scope: !11093, file: !11057, line: 8, type: !10698)
!11093 = !DILexicalBlockFile(scope: !11090, file: !11057, discriminator: 0)
!11094 = !DILocation(line: 8, column: 1, scope: !11093)
!11095 = !DILocation(line: 875, column: 11, scope: !11090)
!11096 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfe6faeeeaaa5ffadE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11097)
!11097 = !{!11098}
!11098 = !DILocalVariable(name: "self", arg: 1, scope: !11099, file: !11057, line: 8, type: !10698)
!11099 = !DILexicalBlockFile(scope: !11096, file: !11057, discriminator: 0)
!11100 = !DILocation(line: 8, column: 1, scope: !11099)
!11101 = !DILocation(line: 875, column: 11, scope: !11096)
!11102 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h072df7ebce0399eeE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11103)
!11103 = !{!11104}
!11104 = !DILocalVariable(name: "self", arg: 1, scope: !11105, file: !11057, line: 8, type: !10698)
!11105 = !DILexicalBlockFile(scope: !11102, file: !11057, discriminator: 0)
!11106 = !DILocation(line: 8, column: 1, scope: !11105)
!11107 = !DILocation(line: 875, column: 11, scope: !11102)
!11108 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hd0be23f8c0e65c96E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11109)
!11109 = !{!11110}
!11110 = !DILocalVariable(name: "self", arg: 1, scope: !11111, file: !11057, line: 8, type: !10698)
!11111 = !DILexicalBlockFile(scope: !11108, file: !11057, discriminator: 0)
!11112 = !DILocation(line: 8, column: 1, scope: !11111)
!11113 = !DILocation(line: 875, column: 11, scope: !11108)
!11114 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h50dbb80fb744dfeaE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11115)
!11115 = !{!11116}
!11116 = !DILocalVariable(name: "self", arg: 1, scope: !11117, file: !11057, line: 8, type: !10698)
!11117 = !DILexicalBlockFile(scope: !11114, file: !11057, discriminator: 0)
!11118 = !DILocation(line: 8, column: 1, scope: !11117)
!11119 = !DILocation(line: 875, column: 11, scope: !11114)
!11120 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h60799d87745d2c5cE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11121)
!11121 = !{!11122}
!11122 = !DILocalVariable(name: "self", arg: 1, scope: !11123, file: !11057, line: 8, type: !10698)
!11123 = !DILexicalBlockFile(scope: !11120, file: !11057, discriminator: 0)
!11124 = !DILocation(line: 8, column: 1, scope: !11123)
!11125 = !DILocation(line: 875, column: 11, scope: !11120)
!11126 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5593e0def9fe6ed4E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11127)
!11127 = !{!11128}
!11128 = !DILocalVariable(name: "self", arg: 1, scope: !11129, file: !11057, line: 8, type: !10698)
!11129 = !DILexicalBlockFile(scope: !11126, file: !11057, discriminator: 0)
!11130 = !DILocation(line: 8, column: 1, scope: !11129)
!11131 = !DILocation(line: 875, column: 11, scope: !11126)
!11132 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h04ea8954a63e8249E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11133)
!11133 = !{!11134}
!11134 = !DILocalVariable(name: "self", arg: 1, scope: !11135, file: !11057, line: 8, type: !10698)
!11135 = !DILexicalBlockFile(scope: !11132, file: !11057, discriminator: 0)
!11136 = !DILocation(line: 8, column: 1, scope: !11135)
!11137 = !DILocation(line: 875, column: 11, scope: !11132)
!11138 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h14972bb5f6170bf5E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11139)
!11139 = !{!11140}
!11140 = !DILocalVariable(name: "self", arg: 1, scope: !11141, file: !11057, line: 8, type: !10698)
!11141 = !DILexicalBlockFile(scope: !11138, file: !11057, discriminator: 0)
!11142 = !DILocation(line: 8, column: 1, scope: !11141)
!11143 = !DILocation(line: 875, column: 11, scope: !11138)
!11144 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h633c2756056a80e4E", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11145)
!11145 = !{!11146}
!11146 = !DILocalVariable(name: "self", arg: 1, scope: !11147, file: !11057, line: 8, type: !10698)
!11147 = !DILexicalBlockFile(scope: !11144, file: !11057, discriminator: 0)
!11148 = !DILocation(line: 8, column: 1, scope: !11147)
!11149 = !DILocation(line: 875, column: 11, scope: !11144)
!11150 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hdb2202468076190dE", scope: !11050, file: !8082, line: 460, type: !11052, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11151)
!11151 = !{!11152}
!11152 = !DILocalVariable(name: "self", arg: 1, scope: !11153, file: !11057, line: 8, type: !10698)
!11153 = !DILexicalBlockFile(scope: !11150, file: !11057, discriminator: 0)
!11154 = !DILocation(line: 8, column: 1, scope: !11153)
!11155 = !DILocation(line: 875, column: 11, scope: !11150)
!11156 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h325eb06d03d4f84eE", scope: !11157, file: !8082, line: 434, type: !11159, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11165)
!11157 = !DINamespace(name: "{impl#9}", scope: !11158)
!11158 = !DINamespace(name: "rflags", scope: !783)
!11159 = !DISubroutineType(types: !11160)
!11160 = !{!192, !11161, !210}
!11161 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11162, size: 64, align: 64, dwarfAddressSpace: 0)
!11162 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11158, file: !2, size: 64, align: 64, elements: !11163, templateParams: !21, identifier: "394109953e470008a82ba0d3a96a34bf")
!11163 = !{!11164}
!11164 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11162, file: !2, baseType: !20, size: 64, align: 64)
!11165 = !{!11166, !11167, !11168, !11170, !11172, !11174, !11176, !11178, !11180, !11182, !11184, !11186, !11188, !11190, !11192, !11194, !11196, !11198, !11200, !11202, !11204, !11206, !11208, !11210, !11212, !11214, !11216, !11218, !11220, !11222, !11224, !11226, !11228, !11230, !11232, !11234, !11236, !11238, !11240, !11242, !11244, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290, !11292, !11294, !11296, !11298, !11300, !11302, !11304, !11306, !11308, !11310, !11312, !11314, !11316, !11318, !11320, !11322, !11324, !11326, !11328, !11330}
!11166 = !DILocalVariable(name: "self", arg: 1, scope: !11156, file: !8082, line: 434, type: !11161)
!11167 = !DILocalVariable(name: "f", arg: 2, scope: !11156, file: !8082, line: 434, type: !210)
!11168 = !DILocalVariable(name: "first", scope: !11169, file: !8082, line: 471, type: !310, align: 1)
!11169 = distinct !DILexicalBlock(scope: !11156, file: !8082, line: 471, column: 17)
!11170 = !DILocalVariable(name: "residual", scope: !11171, file: !8082, line: 475, type: !8097, align: 1)
!11171 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11172 = !DILocalVariable(name: "val", scope: !11173, file: !8082, line: 475, type: !7, align: 1)
!11173 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11174 = !DILocalVariable(name: "residual", scope: !11175, file: !8082, line: 478, type: !8097, align: 1)
!11175 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11176 = !DILocalVariable(name: "val", scope: !11177, file: !8082, line: 478, type: !7, align: 1)
!11177 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11178 = !DILocalVariable(name: "residual", scope: !11179, file: !8082, line: 475, type: !8097, align: 1)
!11179 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11180 = !DILocalVariable(name: "val", scope: !11181, file: !8082, line: 475, type: !7, align: 1)
!11181 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11182 = !DILocalVariable(name: "residual", scope: !11183, file: !8082, line: 478, type: !8097, align: 1)
!11183 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11184 = !DILocalVariable(name: "val", scope: !11185, file: !8082, line: 478, type: !7, align: 1)
!11185 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11186 = !DILocalVariable(name: "residual", scope: !11187, file: !8082, line: 475, type: !8097, align: 1)
!11187 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11188 = !DILocalVariable(name: "val", scope: !11189, file: !8082, line: 475, type: !7, align: 1)
!11189 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11190 = !DILocalVariable(name: "residual", scope: !11191, file: !8082, line: 478, type: !8097, align: 1)
!11191 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11192 = !DILocalVariable(name: "val", scope: !11193, file: !8082, line: 478, type: !7, align: 1)
!11193 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11194 = !DILocalVariable(name: "residual", scope: !11195, file: !8082, line: 475, type: !8097, align: 1)
!11195 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11196 = !DILocalVariable(name: "val", scope: !11197, file: !8082, line: 475, type: !7, align: 1)
!11197 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11198 = !DILocalVariable(name: "residual", scope: !11199, file: !8082, line: 478, type: !8097, align: 1)
!11199 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11200 = !DILocalVariable(name: "val", scope: !11201, file: !8082, line: 478, type: !7, align: 1)
!11201 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11202 = !DILocalVariable(name: "residual", scope: !11203, file: !8082, line: 475, type: !8097, align: 1)
!11203 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11204 = !DILocalVariable(name: "val", scope: !11205, file: !8082, line: 475, type: !7, align: 1)
!11205 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11206 = !DILocalVariable(name: "residual", scope: !11207, file: !8082, line: 478, type: !8097, align: 1)
!11207 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11208 = !DILocalVariable(name: "val", scope: !11209, file: !8082, line: 478, type: !7, align: 1)
!11209 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11210 = !DILocalVariable(name: "residual", scope: !11211, file: !8082, line: 475, type: !8097, align: 1)
!11211 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11212 = !DILocalVariable(name: "val", scope: !11213, file: !8082, line: 475, type: !7, align: 1)
!11213 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11214 = !DILocalVariable(name: "residual", scope: !11215, file: !8082, line: 478, type: !8097, align: 1)
!11215 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11216 = !DILocalVariable(name: "val", scope: !11217, file: !8082, line: 478, type: !7, align: 1)
!11217 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11218 = !DILocalVariable(name: "residual", scope: !11219, file: !8082, line: 475, type: !8097, align: 1)
!11219 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11220 = !DILocalVariable(name: "val", scope: !11221, file: !8082, line: 475, type: !7, align: 1)
!11221 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11222 = !DILocalVariable(name: "residual", scope: !11223, file: !8082, line: 478, type: !8097, align: 1)
!11223 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11224 = !DILocalVariable(name: "val", scope: !11225, file: !8082, line: 478, type: !7, align: 1)
!11225 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11226 = !DILocalVariable(name: "residual", scope: !11227, file: !8082, line: 475, type: !8097, align: 1)
!11227 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11228 = !DILocalVariable(name: "val", scope: !11229, file: !8082, line: 475, type: !7, align: 1)
!11229 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11230 = !DILocalVariable(name: "residual", scope: !11231, file: !8082, line: 478, type: !8097, align: 1)
!11231 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11232 = !DILocalVariable(name: "val", scope: !11233, file: !8082, line: 478, type: !7, align: 1)
!11233 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11234 = !DILocalVariable(name: "residual", scope: !11235, file: !8082, line: 475, type: !8097, align: 1)
!11235 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11236 = !DILocalVariable(name: "val", scope: !11237, file: !8082, line: 475, type: !7, align: 1)
!11237 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11238 = !DILocalVariable(name: "residual", scope: !11239, file: !8082, line: 478, type: !8097, align: 1)
!11239 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11240 = !DILocalVariable(name: "val", scope: !11241, file: !8082, line: 478, type: !7, align: 1)
!11241 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11242 = !DILocalVariable(name: "residual", scope: !11243, file: !8082, line: 475, type: !8097, align: 1)
!11243 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11244 = !DILocalVariable(name: "val", scope: !11245, file: !8082, line: 475, type: !7, align: 1)
!11245 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11246 = !DILocalVariable(name: "residual", scope: !11247, file: !8082, line: 478, type: !8097, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11248 = !DILocalVariable(name: "val", scope: !11249, file: !8082, line: 478, type: !7, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11250 = !DILocalVariable(name: "residual", scope: !11251, file: !8082, line: 475, type: !8097, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11252 = !DILocalVariable(name: "val", scope: !11253, file: !8082, line: 475, type: !7, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11254 = !DILocalVariable(name: "residual", scope: !11255, file: !8082, line: 478, type: !8097, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11256 = !DILocalVariable(name: "val", scope: !11257, file: !8082, line: 478, type: !7, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11258 = !DILocalVariable(name: "residual", scope: !11259, file: !8082, line: 475, type: !8097, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11260 = !DILocalVariable(name: "val", scope: !11261, file: !8082, line: 475, type: !7, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11262 = !DILocalVariable(name: "residual", scope: !11263, file: !8082, line: 478, type: !8097, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11264 = !DILocalVariable(name: "val", scope: !11265, file: !8082, line: 478, type: !7, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11266 = !DILocalVariable(name: "residual", scope: !11267, file: !8082, line: 475, type: !8097, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11268 = !DILocalVariable(name: "val", scope: !11269, file: !8082, line: 475, type: !7, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11270 = !DILocalVariable(name: "residual", scope: !11271, file: !8082, line: 478, type: !8097, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11272 = !DILocalVariable(name: "val", scope: !11273, file: !8082, line: 478, type: !7, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11274 = !DILocalVariable(name: "residual", scope: !11275, file: !8082, line: 475, type: !8097, align: 1)
!11275 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11276 = !DILocalVariable(name: "val", scope: !11277, file: !8082, line: 475, type: !7, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11278 = !DILocalVariable(name: "residual", scope: !11279, file: !8082, line: 478, type: !8097, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11280 = !DILocalVariable(name: "val", scope: !11281, file: !8082, line: 478, type: !7, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11282 = !DILocalVariable(name: "residual", scope: !11283, file: !8082, line: 475, type: !8097, align: 1)
!11283 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11284 = !DILocalVariable(name: "val", scope: !11285, file: !8082, line: 475, type: !7, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11286 = !DILocalVariable(name: "residual", scope: !11287, file: !8082, line: 478, type: !8097, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11288 = !DILocalVariable(name: "val", scope: !11289, file: !8082, line: 478, type: !7, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11290 = !DILocalVariable(name: "residual", scope: !11291, file: !8082, line: 475, type: !8097, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11292 = !DILocalVariable(name: "val", scope: !11293, file: !8082, line: 475, type: !7, align: 1)
!11293 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11294 = !DILocalVariable(name: "residual", scope: !11295, file: !8082, line: 478, type: !8097, align: 1)
!11295 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11296 = !DILocalVariable(name: "val", scope: !11297, file: !8082, line: 478, type: !7, align: 1)
!11297 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11298 = !DILocalVariable(name: "residual", scope: !11299, file: !8082, line: 475, type: !8097, align: 1)
!11299 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11300 = !DILocalVariable(name: "val", scope: !11301, file: !8082, line: 475, type: !7, align: 1)
!11301 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11302 = !DILocalVariable(name: "residual", scope: !11303, file: !8082, line: 478, type: !8097, align: 1)
!11303 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11304 = !DILocalVariable(name: "val", scope: !11305, file: !8082, line: 478, type: !7, align: 1)
!11305 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11306 = !DILocalVariable(name: "residual", scope: !11307, file: !8082, line: 475, type: !8097, align: 1)
!11307 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 47)
!11308 = !DILocalVariable(name: "val", scope: !11309, file: !8082, line: 475, type: !7, align: 1)
!11309 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 475, column: 29)
!11310 = !DILocalVariable(name: "residual", scope: !11311, file: !8082, line: 478, type: !8097, align: 1)
!11311 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 70)
!11312 = !DILocalVariable(name: "val", scope: !11313, file: !8082, line: 478, type: !7, align: 1)
!11313 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 478, column: 25)
!11314 = !DILocalVariable(name: "extra_bits", scope: !11315, file: !8082, line: 481, type: !20, align: 8)
!11315 = distinct !DILexicalBlock(scope: !11169, file: !8082, line: 481, column: 17)
!11316 = !DILocalVariable(name: "residual", scope: !11317, file: !8082, line: 484, type: !8097, align: 1)
!11317 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 484, column: 43)
!11318 = !DILocalVariable(name: "val", scope: !11319, file: !8082, line: 484, type: !7, align: 1)
!11319 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 484, column: 25)
!11320 = !DILocalVariable(name: "residual", scope: !11321, file: !8082, line: 487, type: !8097, align: 1)
!11321 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 487, column: 38)
!11322 = !DILocalVariable(name: "val", scope: !11323, file: !8082, line: 487, type: !7, align: 1)
!11323 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 487, column: 21)
!11324 = !DILocalVariable(name: "residual", scope: !11325, file: !8082, line: 488, type: !8097, align: 1)
!11325 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 488, column: 70)
!11326 = !DILocalVariable(name: "val", scope: !11327, file: !8082, line: 488, type: !7, align: 1)
!11327 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 488, column: 21)
!11328 = !DILocalVariable(name: "residual", scope: !11329, file: !8082, line: 491, type: !8097, align: 1)
!11329 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 491, column: 43)
!11330 = !DILocalVariable(name: "val", scope: !11331, file: !8082, line: 491, type: !7, align: 1)
!11331 = distinct !DILexicalBlock(scope: !11315, file: !8082, line: 491, column: 21)
!11332 = !DILocation(line: 475, column: 47, scope: !11171)
!11333 = !DILocation(line: 475, column: 29, scope: !11173)
!11334 = !DILocation(line: 478, column: 70, scope: !11175)
!11335 = !DILocation(line: 478, column: 25, scope: !11177)
!11336 = !DILocation(line: 475, column: 47, scope: !11179)
!11337 = !DILocation(line: 475, column: 29, scope: !11181)
!11338 = !DILocation(line: 478, column: 70, scope: !11183)
!11339 = !DILocation(line: 478, column: 25, scope: !11185)
!11340 = !DILocation(line: 475, column: 47, scope: !11187)
!11341 = !DILocation(line: 475, column: 29, scope: !11189)
!11342 = !DILocation(line: 478, column: 70, scope: !11191)
!11343 = !DILocation(line: 478, column: 25, scope: !11193)
!11344 = !DILocation(line: 475, column: 47, scope: !11195)
!11345 = !DILocation(line: 475, column: 29, scope: !11197)
!11346 = !DILocation(line: 478, column: 70, scope: !11199)
!11347 = !DILocation(line: 478, column: 25, scope: !11201)
!11348 = !DILocation(line: 475, column: 47, scope: !11203)
!11349 = !DILocation(line: 475, column: 29, scope: !11205)
!11350 = !DILocation(line: 478, column: 70, scope: !11207)
!11351 = !DILocation(line: 478, column: 25, scope: !11209)
!11352 = !DILocation(line: 475, column: 47, scope: !11211)
!11353 = !DILocation(line: 475, column: 29, scope: !11213)
!11354 = !DILocation(line: 478, column: 70, scope: !11215)
!11355 = !DILocation(line: 478, column: 25, scope: !11217)
!11356 = !DILocation(line: 475, column: 47, scope: !11219)
!11357 = !DILocation(line: 475, column: 29, scope: !11221)
!11358 = !DILocation(line: 478, column: 70, scope: !11223)
!11359 = !DILocation(line: 478, column: 25, scope: !11225)
!11360 = !DILocation(line: 475, column: 47, scope: !11227)
!11361 = !DILocation(line: 475, column: 29, scope: !11229)
!11362 = !DILocation(line: 478, column: 70, scope: !11231)
!11363 = !DILocation(line: 478, column: 25, scope: !11233)
!11364 = !DILocation(line: 475, column: 47, scope: !11235)
!11365 = !DILocation(line: 475, column: 29, scope: !11237)
!11366 = !DILocation(line: 478, column: 70, scope: !11239)
!11367 = !DILocation(line: 478, column: 25, scope: !11241)
!11368 = !DILocation(line: 475, column: 47, scope: !11243)
!11369 = !DILocation(line: 475, column: 29, scope: !11245)
!11370 = !DILocation(line: 478, column: 70, scope: !11247)
!11371 = !DILocation(line: 478, column: 25, scope: !11249)
!11372 = !DILocation(line: 475, column: 47, scope: !11251)
!11373 = !DILocation(line: 475, column: 29, scope: !11253)
!11374 = !DILocation(line: 478, column: 70, scope: !11255)
!11375 = !DILocation(line: 478, column: 25, scope: !11257)
!11376 = !DILocation(line: 475, column: 47, scope: !11259)
!11377 = !DILocation(line: 475, column: 29, scope: !11261)
!11378 = !DILocation(line: 478, column: 70, scope: !11263)
!11379 = !DILocation(line: 478, column: 25, scope: !11265)
!11380 = !DILocation(line: 475, column: 47, scope: !11267)
!11381 = !DILocation(line: 475, column: 29, scope: !11269)
!11382 = !DILocation(line: 478, column: 70, scope: !11271)
!11383 = !DILocation(line: 478, column: 25, scope: !11273)
!11384 = !DILocation(line: 475, column: 47, scope: !11275)
!11385 = !DILocation(line: 475, column: 29, scope: !11277)
!11386 = !DILocation(line: 478, column: 70, scope: !11279)
!11387 = !DILocation(line: 478, column: 25, scope: !11281)
!11388 = !DILocation(line: 475, column: 47, scope: !11283)
!11389 = !DILocation(line: 475, column: 29, scope: !11285)
!11390 = !DILocation(line: 478, column: 70, scope: !11287)
!11391 = !DILocation(line: 478, column: 25, scope: !11289)
!11392 = !DILocation(line: 475, column: 47, scope: !11291)
!11393 = !DILocation(line: 475, column: 29, scope: !11293)
!11394 = !DILocation(line: 478, column: 70, scope: !11295)
!11395 = !DILocation(line: 478, column: 25, scope: !11297)
!11396 = !DILocation(line: 475, column: 47, scope: !11299)
!11397 = !DILocation(line: 475, column: 29, scope: !11301)
!11398 = !DILocation(line: 478, column: 70, scope: !11303)
!11399 = !DILocation(line: 478, column: 25, scope: !11305)
!11400 = !DILocation(line: 475, column: 47, scope: !11307)
!11401 = !DILocation(line: 475, column: 29, scope: !11309)
!11402 = !DILocation(line: 478, column: 70, scope: !11311)
!11403 = !DILocation(line: 478, column: 25, scope: !11313)
!11404 = !DILocation(line: 484, column: 43, scope: !11317)
!11405 = !DILocation(line: 484, column: 25, scope: !11319)
!11406 = !DILocation(line: 487, column: 38, scope: !11321)
!11407 = !DILocation(line: 487, column: 21, scope: !11323)
!11408 = !DILocation(line: 488, column: 70, scope: !11325)
!11409 = !DILocation(line: 488, column: 21, scope: !11327)
!11410 = !DILocation(line: 491, column: 43, scope: !11329)
!11411 = !DILocation(line: 491, column: 21, scope: !11331)
!11412 = !DILocation(line: 434, column: 20, scope: !11156)
!11413 = !DILocation(line: 434, column: 27, scope: !11156)
!11414 = !DILocation(line: 471, column: 21, scope: !11169)
!11415 = !DILocation(line: 481, column: 21, scope: !11315)
!11416 = !DILocation(line: 471, column: 33, scope: !11156)
!11417 = !DILocation(line: 473, column: 46, scope: !11169)
!11418 = !DILocation(line: 474, column: 29, scope: !11169)
!11419 = !DILocation(line: 474, column: 28, scope: !11169)
!11420 = !DILocation(line: 477, column: 25, scope: !11169)
!11421 = !DILocation(line: 478, column: 25, scope: !11169)
!11422 = !DILocation(line: 475, column: 29, scope: !11169)
!11423 = !DILocation(line: 475, column: 29, scope: !11171)
!11424 = !DILocation(line: 494, column: 14, scope: !11156)
!11425 = !DILocation(line: 478, column: 25, scope: !11175)
!11426 = !DILocation(line: 475, column: 29, scope: !11179)
!11427 = !DILocation(line: 478, column: 25, scope: !11183)
!11428 = !DILocation(line: 475, column: 29, scope: !11187)
!11429 = !DILocation(line: 478, column: 25, scope: !11191)
!11430 = !DILocation(line: 475, column: 29, scope: !11195)
!11431 = !DILocation(line: 478, column: 25, scope: !11199)
!11432 = !DILocation(line: 475, column: 29, scope: !11203)
!11433 = !DILocation(line: 478, column: 25, scope: !11207)
!11434 = !DILocation(line: 475, column: 29, scope: !11211)
!11435 = !DILocation(line: 478, column: 25, scope: !11215)
!11436 = !DILocation(line: 475, column: 29, scope: !11219)
!11437 = !DILocation(line: 478, column: 25, scope: !11223)
!11438 = !DILocation(line: 475, column: 29, scope: !11227)
!11439 = !DILocation(line: 478, column: 25, scope: !11231)
!11440 = !DILocation(line: 475, column: 29, scope: !11235)
!11441 = !DILocation(line: 478, column: 25, scope: !11239)
!11442 = !DILocation(line: 475, column: 29, scope: !11243)
!11443 = !DILocation(line: 478, column: 25, scope: !11247)
!11444 = !DILocation(line: 475, column: 29, scope: !11251)
!11445 = !DILocation(line: 478, column: 25, scope: !11255)
!11446 = !DILocation(line: 475, column: 29, scope: !11259)
!11447 = !DILocation(line: 478, column: 25, scope: !11263)
!11448 = !DILocation(line: 475, column: 29, scope: !11267)
!11449 = !DILocation(line: 478, column: 25, scope: !11271)
!11450 = !DILocation(line: 475, column: 29, scope: !11275)
!11451 = !DILocation(line: 478, column: 25, scope: !11279)
!11452 = !DILocation(line: 475, column: 29, scope: !11283)
!11453 = !DILocation(line: 478, column: 25, scope: !11287)
!11454 = !DILocation(line: 475, column: 29, scope: !11291)
!11455 = !DILocation(line: 478, column: 25, scope: !11295)
!11456 = !DILocation(line: 475, column: 29, scope: !11299)
!11457 = !DILocation(line: 478, column: 25, scope: !11303)
!11458 = !DILocation(line: 481, column: 34, scope: !11169)
!11459 = !DILocation(line: 481, column: 47, scope: !11169)
!11460 = !DILocation(line: 481, column: 46, scope: !11169)
!11461 = !DILocation(line: 482, column: 20, scope: !11315)
!11462 = !DILocation(line: 475, column: 29, scope: !11307)
!11463 = !DILocation(line: 478, column: 25, scope: !11311)
!11464 = !DILocation(line: 490, column: 20, scope: !11315)
!11465 = !DILocation(line: 483, column: 25, scope: !11315)
!11466 = !DILocation(line: 483, column: 24, scope: !11315)
!11467 = !DILocation(line: 486, column: 21, scope: !11315)
!11468 = !DILocation(line: 487, column: 21, scope: !11315)
!11469 = !DILocation(line: 484, column: 25, scope: !11315)
!11470 = !DILocation(line: 484, column: 25, scope: !11317)
!11471 = !DILocation(line: 488, column: 21, scope: !11315)
!11472 = !DILocation(line: 487, column: 21, scope: !11321)
!11473 = !DILocation(line: 488, column: 21, scope: !11325)
!11474 = !DILocation(line: 493, column: 17, scope: !11315)
!11475 = !DILocation(line: 491, column: 21, scope: !11315)
!11476 = !DILocation(line: 491, column: 21, scope: !11329)
!11477 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbd79a360b5ad6b44E", scope: !11478, file: !8082, line: 497, type: !11159, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11479)
!11478 = !DINamespace(name: "{impl#10}", scope: !11158)
!11479 = !{!11480, !11481}
!11480 = !DILocalVariable(name: "self", arg: 1, scope: !11477, file: !8082, line: 497, type: !11161)
!11481 = !DILocalVariable(name: "f", arg: 2, scope: !11477, file: !8082, line: 497, type: !210)
!11482 = !DILocation(line: 497, column: 20, scope: !11477)
!11483 = !DILocation(line: 497, column: 27, scope: !11477)
!11484 = !DILocation(line: 498, column: 17, scope: !11477)
!11485 = !DILocation(line: 499, column: 14, scope: !11477)
!11486 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd46c5811f41d519fE", scope: !11487, file: !8082, line: 502, type: !11159, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11488)
!11487 = !DINamespace(name: "{impl#11}", scope: !11158)
!11488 = !{!11489, !11490}
!11489 = !DILocalVariable(name: "self", arg: 1, scope: !11486, file: !8082, line: 502, type: !11161)
!11490 = !DILocalVariable(name: "f", arg: 2, scope: !11486, file: !8082, line: 502, type: !210)
!11491 = !DILocation(line: 502, column: 20, scope: !11486)
!11492 = !DILocation(line: 502, column: 27, scope: !11486)
!11493 = !DILocation(line: 503, column: 17, scope: !11486)
!11494 = !DILocation(line: 504, column: 14, scope: !11486)
!11495 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h091ab097cc77bd9cE", scope: !11496, file: !8082, line: 507, type: !11159, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11497)
!11496 = !DINamespace(name: "{impl#12}", scope: !11158)
!11497 = !{!11498, !11499}
!11498 = !DILocalVariable(name: "self", arg: 1, scope: !11495, file: !8082, line: 507, type: !11161)
!11499 = !DILocalVariable(name: "f", arg: 2, scope: !11495, file: !8082, line: 507, type: !210)
!11500 = !DILocation(line: 507, column: 20, scope: !11495)
!11501 = !DILocation(line: 507, column: 27, scope: !11495)
!11502 = !DILocation(line: 508, column: 17, scope: !11495)
!11503 = !DILocation(line: 509, column: 14, scope: !11495)
!11504 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6be30b7164f1b710E", scope: !11505, file: !8082, line: 512, type: !11159, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11506)
!11505 = !DINamespace(name: "{impl#13}", scope: !11158)
!11506 = !{!11507, !11508}
!11507 = !DILocalVariable(name: "self", arg: 1, scope: !11504, file: !8082, line: 512, type: !11161)
!11508 = !DILocalVariable(name: "f", arg: 2, scope: !11504, file: !8082, line: 512, type: !210)
!11509 = !DILocation(line: 512, column: 20, scope: !11504)
!11510 = !DILocation(line: 512, column: 27, scope: !11504)
!11511 = !DILocation(line: 513, column: 17, scope: !11504)
!11512 = !DILocation(line: 514, column: 14, scope: !11504)
!11513 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17hfde4a0594783e2abE", scope: !11162, file: !8082, line: 532, type: !11514, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!11514 = !DISubroutineType(types: !11515)
!11515 = !{!11162}
!11516 = !DILocation(line: 533, column: 17, scope: !11513)
!11517 = !DILocation(line: 541, column: 14, scope: !11513)
!11518 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17hea0a212bff5cd458E", scope: !11162, file: !8082, line: 545, type: !11519, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11521)
!11519 = !DISubroutineType(types: !11520)
!11520 = !{!20, !11161}
!11521 = !{!11522}
!11522 = !DILocalVariable(name: "self", arg: 1, scope: !11518, file: !8082, line: 545, type: !11161)
!11523 = !DILocation(line: 545, column: 31, scope: !11518)
!11524 = !DILocation(line: 546, column: 17, scope: !11518)
!11525 = !DILocation(line: 547, column: 14, scope: !11518)
!11526 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17he35e470dd3076064E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11531)
!11527 = !DINamespace(name: "{impl#0}", scope: !11528)
!11528 = !DINamespace(name: "fmt", scope: !11157)
!11529 = !DISubroutineType(types: !11530)
!11530 = !{!310, !11161}
!11531 = !{!11532}
!11532 = !DILocalVariable(name: "self", arg: 1, scope: !11533, file: !11534, line: 8, type: !11161)
!11533 = !DILexicalBlockFile(scope: !11526, file: !11534, discriminator: 0)
!11534 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11535 = !DILocation(line: 8, column: 1, scope: !11533)
!11536 = !DILocation(line: 875, column: 11, scope: !11526)
!11537 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h40410712239dbafaE", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11538)
!11538 = !{!11539}
!11539 = !DILocalVariable(name: "self", arg: 1, scope: !11540, file: !11534, line: 8, type: !11161)
!11540 = !DILexicalBlockFile(scope: !11537, file: !11534, discriminator: 0)
!11541 = !DILocation(line: 8, column: 1, scope: !11540)
!11542 = !DILocation(line: 875, column: 11, scope: !11537)
!11543 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17he8aa0783eaebdf45E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11544)
!11544 = !{!11545}
!11545 = !DILocalVariable(name: "self", arg: 1, scope: !11546, file: !11534, line: 8, type: !11161)
!11546 = !DILexicalBlockFile(scope: !11543, file: !11534, discriminator: 0)
!11547 = !DILocation(line: 8, column: 1, scope: !11546)
!11548 = !DILocation(line: 875, column: 11, scope: !11543)
!11549 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h3edeb9a2992fc379E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11550)
!11550 = !{!11551}
!11551 = !DILocalVariable(name: "self", arg: 1, scope: !11552, file: !11534, line: 8, type: !11161)
!11552 = !DILexicalBlockFile(scope: !11549, file: !11534, discriminator: 0)
!11553 = !DILocation(line: 8, column: 1, scope: !11552)
!11554 = !DILocation(line: 875, column: 11, scope: !11549)
!11555 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h1d2efe705273dde8E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11556)
!11556 = !{!11557}
!11557 = !DILocalVariable(name: "self", arg: 1, scope: !11558, file: !11534, line: 8, type: !11161)
!11558 = !DILexicalBlockFile(scope: !11555, file: !11534, discriminator: 0)
!11559 = !DILocation(line: 8, column: 1, scope: !11558)
!11560 = !DILocation(line: 875, column: 11, scope: !11555)
!11561 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hde7664d813083f59E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11562)
!11562 = !{!11563}
!11563 = !DILocalVariable(name: "self", arg: 1, scope: !11564, file: !11534, line: 8, type: !11161)
!11564 = !DILexicalBlockFile(scope: !11561, file: !11534, discriminator: 0)
!11565 = !DILocation(line: 8, column: 1, scope: !11564)
!11566 = !DILocation(line: 875, column: 11, scope: !11561)
!11567 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hd585d8bf1ae1feddE", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11568)
!11568 = !{!11569}
!11569 = !DILocalVariable(name: "self", arg: 1, scope: !11570, file: !11534, line: 8, type: !11161)
!11570 = !DILexicalBlockFile(scope: !11567, file: !11534, discriminator: 0)
!11571 = !DILocation(line: 8, column: 1, scope: !11570)
!11572 = !DILocation(line: 875, column: 11, scope: !11567)
!11573 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a284b4596751f5dE", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11574)
!11574 = !{!11575}
!11575 = !DILocalVariable(name: "self", arg: 1, scope: !11576, file: !11534, line: 8, type: !11161)
!11576 = !DILexicalBlockFile(scope: !11573, file: !11534, discriminator: 0)
!11577 = !DILocation(line: 8, column: 1, scope: !11576)
!11578 = !DILocation(line: 875, column: 11, scope: !11573)
!11579 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h25a754fc4effb590E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11580)
!11580 = !{!11581}
!11581 = !DILocalVariable(name: "self", arg: 1, scope: !11582, file: !11534, line: 8, type: !11161)
!11582 = !DILexicalBlockFile(scope: !11579, file: !11534, discriminator: 0)
!11583 = !DILocation(line: 8, column: 1, scope: !11582)
!11584 = !DILocation(line: 875, column: 11, scope: !11579)
!11585 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h3df9a5c4493b55d6E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11586)
!11586 = !{!11587}
!11587 = !DILocalVariable(name: "self", arg: 1, scope: !11588, file: !11534, line: 8, type: !11161)
!11588 = !DILexicalBlockFile(scope: !11585, file: !11534, discriminator: 0)
!11589 = !DILocation(line: 8, column: 1, scope: !11588)
!11590 = !DILocation(line: 875, column: 11, scope: !11585)
!11591 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb1aaa2cfbd2d0795E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11592)
!11592 = !{!11593}
!11593 = !DILocalVariable(name: "self", arg: 1, scope: !11594, file: !11534, line: 8, type: !11161)
!11594 = !DILexicalBlockFile(scope: !11591, file: !11534, discriminator: 0)
!11595 = !DILocation(line: 8, column: 1, scope: !11594)
!11596 = !DILocation(line: 875, column: 11, scope: !11591)
!11597 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h55ec09a199f5e297E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11598)
!11598 = !{!11599}
!11599 = !DILocalVariable(name: "self", arg: 1, scope: !11600, file: !11534, line: 8, type: !11161)
!11600 = !DILexicalBlockFile(scope: !11597, file: !11534, discriminator: 0)
!11601 = !DILocation(line: 8, column: 1, scope: !11600)
!11602 = !DILocation(line: 875, column: 11, scope: !11597)
!11603 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h2a5c665f226d0072E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11604)
!11604 = !{!11605}
!11605 = !DILocalVariable(name: "self", arg: 1, scope: !11606, file: !11534, line: 8, type: !11161)
!11606 = !DILexicalBlockFile(scope: !11603, file: !11534, discriminator: 0)
!11607 = !DILocation(line: 8, column: 1, scope: !11606)
!11608 = !DILocation(line: 875, column: 11, scope: !11603)
!11609 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc3a3c6558bb6c4e7E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11610)
!11610 = !{!11611}
!11611 = !DILocalVariable(name: "self", arg: 1, scope: !11612, file: !11534, line: 8, type: !11161)
!11612 = !DILexicalBlockFile(scope: !11609, file: !11534, discriminator: 0)
!11613 = !DILocation(line: 8, column: 1, scope: !11612)
!11614 = !DILocation(line: 875, column: 11, scope: !11609)
!11615 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h2e0676e90e335209E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11616)
!11616 = !{!11617}
!11617 = !DILocalVariable(name: "self", arg: 1, scope: !11618, file: !11534, line: 8, type: !11161)
!11618 = !DILexicalBlockFile(scope: !11615, file: !11534, discriminator: 0)
!11619 = !DILocation(line: 8, column: 1, scope: !11618)
!11620 = !DILocation(line: 875, column: 11, scope: !11615)
!11621 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h8a10dc783448c9b7E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11622)
!11622 = !{!11623}
!11623 = !DILocalVariable(name: "self", arg: 1, scope: !11624, file: !11534, line: 8, type: !11161)
!11624 = !DILexicalBlockFile(scope: !11621, file: !11534, discriminator: 0)
!11625 = !DILocation(line: 8, column: 1, scope: !11624)
!11626 = !DILocation(line: 875, column: 11, scope: !11621)
!11627 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h24281060ad97650fE", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11628)
!11628 = !{!11629}
!11629 = !DILocalVariable(name: "self", arg: 1, scope: !11630, file: !11534, line: 8, type: !11161)
!11630 = !DILexicalBlockFile(scope: !11627, file: !11534, discriminator: 0)
!11631 = !DILocation(line: 8, column: 1, scope: !11630)
!11632 = !DILocation(line: 875, column: 11, scope: !11627)
!11633 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3ac109dff3711f29E", scope: !11527, file: !8082, line: 460, type: !11529, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11634)
!11634 = !{!11635}
!11635 = !DILocalVariable(name: "self", arg: 1, scope: !11636, file: !11534, line: 8, type: !11161)
!11636 = !DILexicalBlockFile(scope: !11633, file: !11534, discriminator: 0)
!11637 = !DILocation(line: 8, column: 1, scope: !11636)
!11638 = !DILocation(line: 875, column: 11, scope: !11633)
!11639 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hd63ac75cfe569cddE", scope: !11640, file: !5391, line: 129, type: !11641, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11645)
!11640 = !DINamespace(name: "{impl#11}", scope: !5050)
!11641 = !DISubroutineType(types: !11642)
!11642 = !{!192, !11643, !210}
!11643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11644, size: 64, align: 64, dwarfAddressSpace: 0)
!11644 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !5050, file: !2, align: 8, elements: !21, identifier: "d28b50c8b53985d09f8cd975bb76fa9e")
!11645 = !{!11646, !11647}
!11646 = !DILocalVariable(name: "self", arg: 1, scope: !11639, file: !5391, line: 129, type: !11643)
!11647 = !DILocalVariable(name: "f", arg: 2, scope: !11639, file: !5391, line: 129, type: !210)
!11648 = !DILocation(line: 129, column: 10, scope: !11639)
!11649 = !DILocation(line: 129, column: 15, scope: !11639)
!11650 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h7e33398ddf0ccd12E", scope: !11651, file: !5391, line: 143, type: !11652, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11656)
!11651 = !DINamespace(name: "{impl#12}", scope: !5050)
!11652 = !DISubroutineType(types: !11653)
!11653 = !{!192, !11654, !210}
!11654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11655, size: 64, align: 64, dwarfAddressSpace: 0)
!11655 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !5050, file: !2, align: 8, elements: !21, identifier: "e5c7c2cec2a1f142fcdb7c1fb11144ba")
!11656 = !{!11657, !11658}
!11657 = !DILocalVariable(name: "self", arg: 1, scope: !11650, file: !5391, line: 143, type: !11654)
!11658 = !DILocalVariable(name: "f", arg: 2, scope: !11650, file: !5391, line: 143, type: !210)
!11659 = !DILocation(line: 143, column: 10, scope: !11650)
!11660 = !DILocation(line: 143, column: 15, scope: !11650)
!11661 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha25079b66b0b7bd0E", scope: !11662, file: !5391, line: 149, type: !11663, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11667)
!11662 = !DINamespace(name: "{impl#13}", scope: !5050)
!11663 = !DISubroutineType(types: !11664)
!11664 = !{!192, !11665, !210}
!11665 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11666, size: 64, align: 64, dwarfAddressSpace: 0)
!11666 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !5050, file: !2, align: 8, elements: !21, identifier: "7061f348833e866a5e28c67343c21b69")
!11667 = !{!11668, !11669}
!11668 = !DILocalVariable(name: "self", arg: 1, scope: !11661, file: !5391, line: 149, type: !11665)
!11669 = !DILocalVariable(name: "f", arg: 2, scope: !11661, file: !5391, line: 149, type: !210)
!11670 = !DILocation(line: 149, column: 10, scope: !11661)
!11671 = !DILocation(line: 149, column: 15, scope: !11661)
!11672 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hcae37a9fba90ce3cE", scope: !11673, file: !5391, line: 155, type: !11674, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11678)
!11673 = !DINamespace(name: "{impl#14}", scope: !5050)
!11674 = !DISubroutineType(types: !11675)
!11675 = !{!192, !11676, !210}
!11676 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11677, size: 64, align: 64, dwarfAddressSpace: 0)
!11677 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !5050, file: !2, align: 8, elements: !21, identifier: "2153133366cd0070e44cdbd051956241")
!11678 = !{!11679, !11680}
!11679 = !DILocalVariable(name: "self", arg: 1, scope: !11672, file: !5391, line: 155, type: !11676)
!11680 = !DILocalVariable(name: "f", arg: 2, scope: !11672, file: !5391, line: 155, type: !210)
!11681 = !DILocation(line: 155, column: 10, scope: !11672)
!11682 = !DILocation(line: 155, column: 15, scope: !11672)
!11683 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hfde0d3078da6f519E", scope: !11684, file: !5391, line: 162, type: !11685, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11689)
!11684 = !DINamespace(name: "{impl#15}", scope: !5050)
!11685 = !DISubroutineType(types: !11686)
!11686 = !{!192, !11687, !210}
!11687 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11688, size: 64, align: 64, dwarfAddressSpace: 0)
!11688 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !5050, file: !2, align: 8, elements: !21, identifier: "f7948346bedc78834d94db0bb042fae4")
!11689 = !{!11690, !11691}
!11690 = !DILocalVariable(name: "self", arg: 1, scope: !11683, file: !5391, line: 162, type: !11687)
!11691 = !DILocalVariable(name: "f", arg: 2, scope: !11683, file: !5391, line: 162, type: !210)
!11692 = !DILocation(line: 162, column: 10, scope: !11683)
!11693 = !DILocation(line: 162, column: 15, scope: !11683)
!11694 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3ee2dd4cdf03094E", scope: !11695, file: !5391, line: 169, type: !11696, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11699)
!11695 = !DINamespace(name: "{impl#16}", scope: !5050)
!11696 = !DISubroutineType(types: !11697)
!11697 = !{!192, !11698, !210}
!11698 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5069, size: 64, align: 64, dwarfAddressSpace: 0)
!11699 = !{!11700, !11701}
!11700 = !DILocalVariable(name: "self", arg: 1, scope: !11694, file: !5391, line: 169, type: !11698)
!11701 = !DILocalVariable(name: "f", arg: 2, scope: !11694, file: !5391, line: 169, type: !210)
!11702 = !DILocation(line: 169, column: 10, scope: !11694)
!11703 = !DILocation(line: 169, column: 15, scope: !11694)
!11704 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b42a0d65f17c792E", scope: !11706, file: !11705, line: 5, type: !11708, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11712)
!11705 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11706 = !DINamespace(name: "{impl#0}", scope: !11707)
!11707 = !DINamespace(name: "xcontrol", scope: !783)
!11708 = !DISubroutineType(types: !11709)
!11709 = !{!192, !11710, !210}
!11710 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11711, size: 64, align: 64, dwarfAddressSpace: 0)
!11711 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11707, file: !2, align: 8, elements: !21, identifier: "3e3476c3137b511165e2afc915cf9562")
!11712 = !{!11713, !11714}
!11713 = !DILocalVariable(name: "self", arg: 1, scope: !11704, file: !11705, line: 5, type: !11710)
!11714 = !DILocalVariable(name: "f", arg: 2, scope: !11704, file: !11705, line: 5, type: !210)
!11715 = !DILocation(line: 5, column: 10, scope: !11704)
!11716 = !DILocation(line: 5, column: 15, scope: !11704)
!11717 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hec7101e34eb2c866E", scope: !11718, file: !8082, line: 434, type: !11719, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11725)
!11718 = !DINamespace(name: "{impl#10}", scope: !11707)
!11719 = !DISubroutineType(types: !11720)
!11720 = !{!192, !11721, !210}
!11721 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11722, size: 64, align: 64, dwarfAddressSpace: 0)
!11722 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11707, file: !2, size: 64, align: 64, elements: !11723, templateParams: !21, identifier: "19514bfffb6661a1bea7a966f2a2efb")
!11723 = !{!11724}
!11724 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11722, file: !2, baseType: !20, size: 64, align: 64)
!11725 = !{!11726, !11727, !11728, !11730, !11732, !11734, !11736, !11738, !11740, !11742, !11744, !11746, !11748, !11750, !11752, !11754, !11756, !11758, !11760, !11762, !11764, !11766, !11768, !11770, !11772, !11774, !11776, !11778, !11780, !11782, !11784, !11786, !11788, !11790, !11792, !11794, !11796, !11798, !11800, !11802, !11804, !11806, !11808, !11810, !11812, !11814, !11816, !11818, !11820, !11822, !11824, !11826, !11828, !11830, !11832, !11834}
!11726 = !DILocalVariable(name: "self", arg: 1, scope: !11717, file: !8082, line: 434, type: !11721)
!11727 = !DILocalVariable(name: "f", arg: 2, scope: !11717, file: !8082, line: 434, type: !210)
!11728 = !DILocalVariable(name: "first", scope: !11729, file: !8082, line: 471, type: !310, align: 1)
!11729 = distinct !DILexicalBlock(scope: !11717, file: !8082, line: 471, column: 17)
!11730 = !DILocalVariable(name: "residual", scope: !11731, file: !8082, line: 475, type: !8097, align: 1)
!11731 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11732 = !DILocalVariable(name: "val", scope: !11733, file: !8082, line: 475, type: !7, align: 1)
!11733 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11734 = !DILocalVariable(name: "residual", scope: !11735, file: !8082, line: 478, type: !8097, align: 1)
!11735 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11736 = !DILocalVariable(name: "val", scope: !11737, file: !8082, line: 478, type: !7, align: 1)
!11737 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11738 = !DILocalVariable(name: "residual", scope: !11739, file: !8082, line: 475, type: !8097, align: 1)
!11739 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11740 = !DILocalVariable(name: "val", scope: !11741, file: !8082, line: 475, type: !7, align: 1)
!11741 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11742 = !DILocalVariable(name: "residual", scope: !11743, file: !8082, line: 478, type: !8097, align: 1)
!11743 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11744 = !DILocalVariable(name: "val", scope: !11745, file: !8082, line: 478, type: !7, align: 1)
!11745 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11746 = !DILocalVariable(name: "residual", scope: !11747, file: !8082, line: 475, type: !8097, align: 1)
!11747 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11748 = !DILocalVariable(name: "val", scope: !11749, file: !8082, line: 475, type: !7, align: 1)
!11749 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11750 = !DILocalVariable(name: "residual", scope: !11751, file: !8082, line: 478, type: !8097, align: 1)
!11751 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11752 = !DILocalVariable(name: "val", scope: !11753, file: !8082, line: 478, type: !7, align: 1)
!11753 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11754 = !DILocalVariable(name: "residual", scope: !11755, file: !8082, line: 475, type: !8097, align: 1)
!11755 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11756 = !DILocalVariable(name: "val", scope: !11757, file: !8082, line: 475, type: !7, align: 1)
!11757 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11758 = !DILocalVariable(name: "residual", scope: !11759, file: !8082, line: 478, type: !8097, align: 1)
!11759 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11760 = !DILocalVariable(name: "val", scope: !11761, file: !8082, line: 478, type: !7, align: 1)
!11761 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11762 = !DILocalVariable(name: "residual", scope: !11763, file: !8082, line: 475, type: !8097, align: 1)
!11763 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11764 = !DILocalVariable(name: "val", scope: !11765, file: !8082, line: 475, type: !7, align: 1)
!11765 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11766 = !DILocalVariable(name: "residual", scope: !11767, file: !8082, line: 478, type: !8097, align: 1)
!11767 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11768 = !DILocalVariable(name: "val", scope: !11769, file: !8082, line: 478, type: !7, align: 1)
!11769 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11770 = !DILocalVariable(name: "residual", scope: !11771, file: !8082, line: 475, type: !8097, align: 1)
!11771 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11772 = !DILocalVariable(name: "val", scope: !11773, file: !8082, line: 475, type: !7, align: 1)
!11773 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11774 = !DILocalVariable(name: "residual", scope: !11775, file: !8082, line: 478, type: !8097, align: 1)
!11775 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11776 = !DILocalVariable(name: "val", scope: !11777, file: !8082, line: 478, type: !7, align: 1)
!11777 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11778 = !DILocalVariable(name: "residual", scope: !11779, file: !8082, line: 475, type: !8097, align: 1)
!11779 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11780 = !DILocalVariable(name: "val", scope: !11781, file: !8082, line: 475, type: !7, align: 1)
!11781 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11782 = !DILocalVariable(name: "residual", scope: !11783, file: !8082, line: 478, type: !8097, align: 1)
!11783 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11784 = !DILocalVariable(name: "val", scope: !11785, file: !8082, line: 478, type: !7, align: 1)
!11785 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11786 = !DILocalVariable(name: "residual", scope: !11787, file: !8082, line: 475, type: !8097, align: 1)
!11787 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11788 = !DILocalVariable(name: "val", scope: !11789, file: !8082, line: 475, type: !7, align: 1)
!11789 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11790 = !DILocalVariable(name: "residual", scope: !11791, file: !8082, line: 478, type: !8097, align: 1)
!11791 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11792 = !DILocalVariable(name: "val", scope: !11793, file: !8082, line: 478, type: !7, align: 1)
!11793 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11794 = !DILocalVariable(name: "residual", scope: !11795, file: !8082, line: 475, type: !8097, align: 1)
!11795 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11796 = !DILocalVariable(name: "val", scope: !11797, file: !8082, line: 475, type: !7, align: 1)
!11797 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11798 = !DILocalVariable(name: "residual", scope: !11799, file: !8082, line: 478, type: !8097, align: 1)
!11799 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11800 = !DILocalVariable(name: "val", scope: !11801, file: !8082, line: 478, type: !7, align: 1)
!11801 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11802 = !DILocalVariable(name: "residual", scope: !11803, file: !8082, line: 475, type: !8097, align: 1)
!11803 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11804 = !DILocalVariable(name: "val", scope: !11805, file: !8082, line: 475, type: !7, align: 1)
!11805 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11806 = !DILocalVariable(name: "residual", scope: !11807, file: !8082, line: 478, type: !8097, align: 1)
!11807 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11808 = !DILocalVariable(name: "val", scope: !11809, file: !8082, line: 478, type: !7, align: 1)
!11809 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11810 = !DILocalVariable(name: "residual", scope: !11811, file: !8082, line: 475, type: !8097, align: 1)
!11811 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 47)
!11812 = !DILocalVariable(name: "val", scope: !11813, file: !8082, line: 475, type: !7, align: 1)
!11813 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 475, column: 29)
!11814 = !DILocalVariable(name: "residual", scope: !11815, file: !8082, line: 478, type: !8097, align: 1)
!11815 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 70)
!11816 = !DILocalVariable(name: "val", scope: !11817, file: !8082, line: 478, type: !7, align: 1)
!11817 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 478, column: 25)
!11818 = !DILocalVariable(name: "extra_bits", scope: !11819, file: !8082, line: 481, type: !20, align: 8)
!11819 = distinct !DILexicalBlock(scope: !11729, file: !8082, line: 481, column: 17)
!11820 = !DILocalVariable(name: "residual", scope: !11821, file: !8082, line: 484, type: !8097, align: 1)
!11821 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 484, column: 43)
!11822 = !DILocalVariable(name: "val", scope: !11823, file: !8082, line: 484, type: !7, align: 1)
!11823 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 484, column: 25)
!11824 = !DILocalVariable(name: "residual", scope: !11825, file: !8082, line: 487, type: !8097, align: 1)
!11825 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 487, column: 38)
!11826 = !DILocalVariable(name: "val", scope: !11827, file: !8082, line: 487, type: !7, align: 1)
!11827 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 487, column: 21)
!11828 = !DILocalVariable(name: "residual", scope: !11829, file: !8082, line: 488, type: !8097, align: 1)
!11829 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 488, column: 70)
!11830 = !DILocalVariable(name: "val", scope: !11831, file: !8082, line: 488, type: !7, align: 1)
!11831 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 488, column: 21)
!11832 = !DILocalVariable(name: "residual", scope: !11833, file: !8082, line: 491, type: !8097, align: 1)
!11833 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 491, column: 43)
!11834 = !DILocalVariable(name: "val", scope: !11835, file: !8082, line: 491, type: !7, align: 1)
!11835 = distinct !DILexicalBlock(scope: !11819, file: !8082, line: 491, column: 21)
!11836 = !DILocation(line: 475, column: 47, scope: !11731)
!11837 = !DILocation(line: 475, column: 29, scope: !11733)
!11838 = !DILocation(line: 478, column: 70, scope: !11735)
!11839 = !DILocation(line: 478, column: 25, scope: !11737)
!11840 = !DILocation(line: 475, column: 47, scope: !11739)
!11841 = !DILocation(line: 475, column: 29, scope: !11741)
!11842 = !DILocation(line: 478, column: 70, scope: !11743)
!11843 = !DILocation(line: 478, column: 25, scope: !11745)
!11844 = !DILocation(line: 475, column: 47, scope: !11747)
!11845 = !DILocation(line: 475, column: 29, scope: !11749)
!11846 = !DILocation(line: 478, column: 70, scope: !11751)
!11847 = !DILocation(line: 478, column: 25, scope: !11753)
!11848 = !DILocation(line: 475, column: 47, scope: !11755)
!11849 = !DILocation(line: 475, column: 29, scope: !11757)
!11850 = !DILocation(line: 478, column: 70, scope: !11759)
!11851 = !DILocation(line: 478, column: 25, scope: !11761)
!11852 = !DILocation(line: 475, column: 47, scope: !11763)
!11853 = !DILocation(line: 475, column: 29, scope: !11765)
!11854 = !DILocation(line: 478, column: 70, scope: !11767)
!11855 = !DILocation(line: 478, column: 25, scope: !11769)
!11856 = !DILocation(line: 475, column: 47, scope: !11771)
!11857 = !DILocation(line: 475, column: 29, scope: !11773)
!11858 = !DILocation(line: 478, column: 70, scope: !11775)
!11859 = !DILocation(line: 478, column: 25, scope: !11777)
!11860 = !DILocation(line: 475, column: 47, scope: !11779)
!11861 = !DILocation(line: 475, column: 29, scope: !11781)
!11862 = !DILocation(line: 478, column: 70, scope: !11783)
!11863 = !DILocation(line: 478, column: 25, scope: !11785)
!11864 = !DILocation(line: 475, column: 47, scope: !11787)
!11865 = !DILocation(line: 475, column: 29, scope: !11789)
!11866 = !DILocation(line: 478, column: 70, scope: !11791)
!11867 = !DILocation(line: 478, column: 25, scope: !11793)
!11868 = !DILocation(line: 475, column: 47, scope: !11795)
!11869 = !DILocation(line: 475, column: 29, scope: !11797)
!11870 = !DILocation(line: 478, column: 70, scope: !11799)
!11871 = !DILocation(line: 478, column: 25, scope: !11801)
!11872 = !DILocation(line: 475, column: 47, scope: !11803)
!11873 = !DILocation(line: 475, column: 29, scope: !11805)
!11874 = !DILocation(line: 478, column: 70, scope: !11807)
!11875 = !DILocation(line: 478, column: 25, scope: !11809)
!11876 = !DILocation(line: 475, column: 47, scope: !11811)
!11877 = !DILocation(line: 475, column: 29, scope: !11813)
!11878 = !DILocation(line: 478, column: 70, scope: !11815)
!11879 = !DILocation(line: 478, column: 25, scope: !11817)
!11880 = !DILocation(line: 484, column: 43, scope: !11821)
!11881 = !DILocation(line: 484, column: 25, scope: !11823)
!11882 = !DILocation(line: 487, column: 38, scope: !11825)
!11883 = !DILocation(line: 487, column: 21, scope: !11827)
!11884 = !DILocation(line: 488, column: 70, scope: !11829)
!11885 = !DILocation(line: 488, column: 21, scope: !11831)
!11886 = !DILocation(line: 491, column: 43, scope: !11833)
!11887 = !DILocation(line: 491, column: 21, scope: !11835)
!11888 = !DILocation(line: 434, column: 20, scope: !11717)
!11889 = !DILocation(line: 434, column: 27, scope: !11717)
!11890 = !DILocation(line: 471, column: 21, scope: !11729)
!11891 = !DILocation(line: 481, column: 21, scope: !11819)
!11892 = !DILocation(line: 471, column: 33, scope: !11717)
!11893 = !DILocation(line: 473, column: 46, scope: !11729)
!11894 = !DILocation(line: 474, column: 29, scope: !11729)
!11895 = !DILocation(line: 474, column: 28, scope: !11729)
!11896 = !DILocation(line: 477, column: 25, scope: !11729)
!11897 = !DILocation(line: 478, column: 25, scope: !11729)
!11898 = !DILocation(line: 475, column: 29, scope: !11729)
!11899 = !DILocation(line: 475, column: 29, scope: !11731)
!11900 = !DILocation(line: 494, column: 14, scope: !11717)
!11901 = !DILocation(line: 478, column: 25, scope: !11735)
!11902 = !DILocation(line: 475, column: 29, scope: !11739)
!11903 = !DILocation(line: 478, column: 25, scope: !11743)
!11904 = !DILocation(line: 475, column: 29, scope: !11747)
!11905 = !DILocation(line: 478, column: 25, scope: !11751)
!11906 = !DILocation(line: 475, column: 29, scope: !11755)
!11907 = !DILocation(line: 478, column: 25, scope: !11759)
!11908 = !DILocation(line: 475, column: 29, scope: !11763)
!11909 = !DILocation(line: 478, column: 25, scope: !11767)
!11910 = !DILocation(line: 475, column: 29, scope: !11771)
!11911 = !DILocation(line: 478, column: 25, scope: !11775)
!11912 = !DILocation(line: 475, column: 29, scope: !11779)
!11913 = !DILocation(line: 478, column: 25, scope: !11783)
!11914 = !DILocation(line: 475, column: 29, scope: !11787)
!11915 = !DILocation(line: 478, column: 25, scope: !11791)
!11916 = !DILocation(line: 475, column: 29, scope: !11795)
!11917 = !DILocation(line: 478, column: 25, scope: !11799)
!11918 = !DILocation(line: 475, column: 29, scope: !11803)
!11919 = !DILocation(line: 478, column: 25, scope: !11807)
!11920 = !DILocation(line: 481, column: 34, scope: !11729)
!11921 = !DILocation(line: 481, column: 47, scope: !11729)
!11922 = !DILocation(line: 481, column: 46, scope: !11729)
!11923 = !DILocation(line: 482, column: 20, scope: !11819)
!11924 = !DILocation(line: 475, column: 29, scope: !11811)
!11925 = !DILocation(line: 478, column: 25, scope: !11815)
!11926 = !DILocation(line: 490, column: 20, scope: !11819)
!11927 = !DILocation(line: 483, column: 25, scope: !11819)
!11928 = !DILocation(line: 483, column: 24, scope: !11819)
!11929 = !DILocation(line: 486, column: 21, scope: !11819)
!11930 = !DILocation(line: 487, column: 21, scope: !11819)
!11931 = !DILocation(line: 484, column: 25, scope: !11819)
!11932 = !DILocation(line: 484, column: 25, scope: !11821)
!11933 = !DILocation(line: 488, column: 21, scope: !11819)
!11934 = !DILocation(line: 487, column: 21, scope: !11825)
!11935 = !DILocation(line: 488, column: 21, scope: !11829)
!11936 = !DILocation(line: 493, column: 17, scope: !11819)
!11937 = !DILocation(line: 491, column: 21, scope: !11819)
!11938 = !DILocation(line: 491, column: 21, scope: !11833)
!11939 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb06ff370be6bdecdE", scope: !11940, file: !8082, line: 497, type: !11719, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11941)
!11940 = !DINamespace(name: "{impl#11}", scope: !11707)
!11941 = !{!11942, !11943}
!11942 = !DILocalVariable(name: "self", arg: 1, scope: !11939, file: !8082, line: 497, type: !11721)
!11943 = !DILocalVariable(name: "f", arg: 2, scope: !11939, file: !8082, line: 497, type: !210)
!11944 = !DILocation(line: 497, column: 20, scope: !11939)
!11945 = !DILocation(line: 497, column: 27, scope: !11939)
!11946 = !DILocation(line: 498, column: 17, scope: !11939)
!11947 = !DILocation(line: 499, column: 14, scope: !11939)
!11948 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hdb28ad83e605fd24E", scope: !11949, file: !8082, line: 502, type: !11719, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11950)
!11949 = !DINamespace(name: "{impl#12}", scope: !11707)
!11950 = !{!11951, !11952}
!11951 = !DILocalVariable(name: "self", arg: 1, scope: !11948, file: !8082, line: 502, type: !11721)
!11952 = !DILocalVariable(name: "f", arg: 2, scope: !11948, file: !8082, line: 502, type: !210)
!11953 = !DILocation(line: 502, column: 20, scope: !11948)
!11954 = !DILocation(line: 502, column: 27, scope: !11948)
!11955 = !DILocation(line: 503, column: 17, scope: !11948)
!11956 = !DILocation(line: 504, column: 14, scope: !11948)
!11957 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb98f493df560e334E", scope: !11958, file: !8082, line: 507, type: !11719, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11959)
!11958 = !DINamespace(name: "{impl#13}", scope: !11707)
!11959 = !{!11960, !11961}
!11960 = !DILocalVariable(name: "self", arg: 1, scope: !11957, file: !8082, line: 507, type: !11721)
!11961 = !DILocalVariable(name: "f", arg: 2, scope: !11957, file: !8082, line: 507, type: !210)
!11962 = !DILocation(line: 507, column: 20, scope: !11957)
!11963 = !DILocation(line: 507, column: 27, scope: !11957)
!11964 = !DILocation(line: 508, column: 17, scope: !11957)
!11965 = !DILocation(line: 509, column: 14, scope: !11957)
!11966 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he5afe4d3610c1501E", scope: !11967, file: !8082, line: 512, type: !11719, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11968)
!11967 = !DINamespace(name: "{impl#14}", scope: !11707)
!11968 = !{!11969, !11970}
!11969 = !DILocalVariable(name: "self", arg: 1, scope: !11966, file: !8082, line: 512, type: !11721)
!11970 = !DILocalVariable(name: "f", arg: 2, scope: !11966, file: !8082, line: 512, type: !210)
!11971 = !DILocation(line: 512, column: 20, scope: !11966)
!11972 = !DILocation(line: 512, column: 27, scope: !11966)
!11973 = !DILocation(line: 513, column: 17, scope: !11966)
!11974 = !DILocation(line: 514, column: 14, scope: !11966)
!11975 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17heeccd103b21bb18bE", scope: !11722, file: !8082, line: 532, type: !11976, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!11976 = !DISubroutineType(types: !11977)
!11977 = !{!11722}
!11978 = !DILocation(line: 533, column: 17, scope: !11975)
!11979 = !DILocation(line: 541, column: 14, scope: !11975)
!11980 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h939bff49ea26a395E", scope: !11722, file: !8082, line: 545, type: !11981, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11983)
!11981 = !DISubroutineType(types: !11982)
!11982 = !{!20, !11721}
!11983 = !{!11984}
!11984 = !DILocalVariable(name: "self", arg: 1, scope: !11980, file: !8082, line: 545, type: !11721)
!11985 = !DILocation(line: 545, column: 31, scope: !11980)
!11986 = !DILocation(line: 546, column: 17, scope: !11980)
!11987 = !DILocation(line: 547, column: 14, scope: !11980)
!11988 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6882a26f64b1922aE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11993)
!11989 = !DINamespace(name: "{impl#0}", scope: !11990)
!11990 = !DINamespace(name: "fmt", scope: !11718)
!11991 = !DISubroutineType(types: !11992)
!11992 = !{!310, !11721}
!11993 = !{!11994}
!11994 = !DILocalVariable(name: "self", arg: 1, scope: !11995, file: !11705, line: 8, type: !11721)
!11995 = !DILexicalBlockFile(scope: !11988, file: !11705, discriminator: 0)
!11996 = !DILocation(line: 8, column: 1, scope: !11995)
!11997 = !DILocation(line: 875, column: 11, scope: !11988)
!11998 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17he1d15dedcac899ecE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11999)
!11999 = !{!12000}
!12000 = !DILocalVariable(name: "self", arg: 1, scope: !12001, file: !11705, line: 8, type: !11721)
!12001 = !DILexicalBlockFile(scope: !11998, file: !11705, discriminator: 0)
!12002 = !DILocation(line: 8, column: 1, scope: !12001)
!12003 = !DILocation(line: 875, column: 11, scope: !11998)
!12004 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h2d712c2d05590642E", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12005)
!12005 = !{!12006}
!12006 = !DILocalVariable(name: "self", arg: 1, scope: !12007, file: !11705, line: 8, type: !11721)
!12007 = !DILexicalBlockFile(scope: !12004, file: !11705, discriminator: 0)
!12008 = !DILocation(line: 8, column: 1, scope: !12007)
!12009 = !DILocation(line: 875, column: 11, scope: !12004)
!12010 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h327fa2e6dadb92aeE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12011)
!12011 = !{!12012}
!12012 = !DILocalVariable(name: "self", arg: 1, scope: !12013, file: !11705, line: 8, type: !11721)
!12013 = !DILexicalBlockFile(scope: !12010, file: !11705, discriminator: 0)
!12014 = !DILocation(line: 8, column: 1, scope: !12013)
!12015 = !DILocation(line: 875, column: 11, scope: !12010)
!12016 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h4090719fba2b21dcE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12017)
!12017 = !{!12018}
!12018 = !DILocalVariable(name: "self", arg: 1, scope: !12019, file: !11705, line: 8, type: !11721)
!12019 = !DILexicalBlockFile(scope: !12016, file: !11705, discriminator: 0)
!12020 = !DILocation(line: 8, column: 1, scope: !12019)
!12021 = !DILocation(line: 875, column: 11, scope: !12016)
!12022 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h379f13f9f2a8e03bE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12023)
!12023 = !{!12024}
!12024 = !DILocalVariable(name: "self", arg: 1, scope: !12025, file: !11705, line: 8, type: !11721)
!12025 = !DILexicalBlockFile(scope: !12022, file: !11705, discriminator: 0)
!12026 = !DILocation(line: 8, column: 1, scope: !12025)
!12027 = !DILocation(line: 875, column: 11, scope: !12022)
!12028 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h268eb4711daa329eE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12029)
!12029 = !{!12030}
!12030 = !DILocalVariable(name: "self", arg: 1, scope: !12031, file: !11705, line: 8, type: !11721)
!12031 = !DILexicalBlockFile(scope: !12028, file: !11705, discriminator: 0)
!12032 = !DILocation(line: 8, column: 1, scope: !12031)
!12033 = !DILocation(line: 875, column: 11, scope: !12028)
!12034 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hccd81abf0a026bb9E", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12035)
!12035 = !{!12036}
!12036 = !DILocalVariable(name: "self", arg: 1, scope: !12037, file: !11705, line: 8, type: !11721)
!12037 = !DILexicalBlockFile(scope: !12034, file: !11705, discriminator: 0)
!12038 = !DILocation(line: 8, column: 1, scope: !12037)
!12039 = !DILocation(line: 875, column: 11, scope: !12034)
!12040 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc17ec0ebd72486a3E", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12041)
!12041 = !{!12042}
!12042 = !DILocalVariable(name: "self", arg: 1, scope: !12043, file: !11705, line: 8, type: !11721)
!12043 = !DILexicalBlockFile(scope: !12040, file: !11705, discriminator: 0)
!12044 = !DILocation(line: 8, column: 1, scope: !12043)
!12045 = !DILocation(line: 875, column: 11, scope: !12040)
!12046 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h0e96cc0ff1fca54cE", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12047)
!12047 = !{!12048}
!12048 = !DILocalVariable(name: "self", arg: 1, scope: !12049, file: !11705, line: 8, type: !11721)
!12049 = !DILexicalBlockFile(scope: !12046, file: !11705, discriminator: 0)
!12050 = !DILocation(line: 8, column: 1, scope: !12049)
!12051 = !DILocation(line: 875, column: 11, scope: !12046)
!12052 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hc0809f6217a818c5E", scope: !11989, file: !8082, line: 460, type: !11991, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12053)
!12053 = !{!12054}
!12054 = !DILocalVariable(name: "self", arg: 1, scope: !12055, file: !11705, line: 8, type: !11721)
!12055 = !DILexicalBlockFile(scope: !12052, file: !11705, discriminator: 0)
!12056 = !DILocation(line: 8, column: 1, scope: !12055)
!12057 = !DILocation(line: 875, column: 11, scope: !12052)
!12058 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h950d099094f91cadE", scope: !12059, file: !5435, line: 47, type: !12060, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12062)
!12059 = !DINamespace(name: "{impl#3}", scope: !5437)
!12060 = !DISubroutineType(types: !12061)
!12061 = !{!192, !5447, !210}
!12062 = !{!12063, !12064}
!12063 = !DILocalVariable(name: "self", arg: 1, scope: !12058, file: !5435, line: 47, type: !5447)
!12064 = !DILocalVariable(name: "f", arg: 2, scope: !12058, file: !5435, line: 47, type: !210)
!12065 = !DILocation(line: 47, column: 10, scope: !12058)
!12066 = !DILocation(line: 50, column: 5, scope: !12058)
!12067 = !DILocation(line: 47, column: 15, scope: !12058)
!12068 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hca75aa6b46480e5fE", scope: !12069, file: !5435, line: 190, type: !12070, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12087)
!12069 = !DINamespace(name: "{impl#5}", scope: !5437)
!12070 = !DISubroutineType(types: !12071)
!12071 = !{!192, !12072, !210}
!12072 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12073, size: 64, align: 64, dwarfAddressSpace: 0)
!12073 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5437, file: !2, size: 192, align: 64, elements: !12074, templateParams: !21, identifier: "9a5242d1368052b1f6bc500e38f3849c")
!12074 = !{!12075}
!12075 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12073, file: !2, size: 192, align: 64, elements: !12076, templateParams: !21, identifier: "2eb438b096c39c38464ec00790ff6819", discriminator: !12086)
!12076 = !{!12077, !12081}
!12077 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12075, file: !2, baseType: !12078, size: 192, align: 64, extraData: i64 0)
!12078 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12073, file: !2, size: 192, align: 64, elements: !12079, templateParams: !21, identifier: "2dfcf3baaa8136777377f88c7113eddd")
!12079 = !{!12080}
!12080 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12078, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!12081 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12075, file: !2, baseType: !12082, size: 192, align: 64, extraData: i64 1)
!12082 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12073, file: !2, size: 192, align: 64, elements: !12083, templateParams: !21, identifier: "9c1cc4b1269c80f29d45a5244f57e41")
!12083 = !{!12084, !12085}
!12084 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12082, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!12085 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12082, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!12086 = !DIDerivedType(tag: DW_TAG_member, scope: !12073, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!12087 = !{!12088, !12089, !12090, !12092, !12094}
!12088 = !DILocalVariable(name: "self", arg: 1, scope: !12068, file: !5435, line: 190, type: !12072)
!12089 = !DILocalVariable(name: "f", arg: 2, scope: !12068, file: !5435, line: 190, type: !210)
!12090 = !DILocalVariable(name: "__self_0", scope: !12091, file: !5435, line: 196, type: !78, align: 8)
!12091 = distinct !DILexicalBlock(scope: !12068, file: !5435, line: 190, column: 10)
!12092 = !DILocalVariable(name: "__self_0", scope: !12093, file: !5435, line: 198, type: !78, align: 8)
!12093 = distinct !DILexicalBlock(scope: !12068, file: !5435, line: 190, column: 10)
!12094 = !DILocalVariable(name: "__self_1", scope: !12093, file: !5435, line: 198, type: !78, align: 8)
!12095 = !DILocation(line: 190, column: 10, scope: !12068)
!12096 = !DILocation(line: 196, column: 17, scope: !12091)
!12097 = !DILocation(line: 198, column: 24, scope: !12093)
!12098 = !DILocation(line: 196, column: 17, scope: !12068)
!12099 = !DILocation(line: 190, column: 10, scope: !12091)
!12100 = !DILocation(line: 198, column: 19, scope: !12068)
!12101 = !DILocation(line: 198, column: 19, scope: !12093)
!12102 = !DILocation(line: 198, column: 24, scope: !12068)
!12103 = !DILocation(line: 190, column: 10, scope: !12093)
!12104 = !DILocation(line: 190, column: 15, scope: !12068)
!12105 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h694fe72c56acc411E", scope: !12106, file: !8082, line: 434, type: !12107, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12113)
!12106 = !DINamespace(name: "{impl#16}", scope: !5437)
!12107 = !DISubroutineType(types: !12108)
!12108 = !{!192, !12109, !210}
!12109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12110, size: 64, align: 64, dwarfAddressSpace: 0)
!12110 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5437, file: !2, size: 64, align: 64, elements: !12111, templateParams: !21, identifier: "18c614d888b0eca8914e33f978ead281")
!12111 = !{!12112}
!12112 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12110, file: !2, baseType: !20, size: 64, align: 64)
!12113 = !{!12114, !12115, !12116, !12118, !12120, !12122, !12124, !12126, !12128, !12130, !12132, !12134, !12136, !12138, !12140, !12142, !12144, !12146, !12148, !12150, !12152, !12154, !12156, !12158, !12160, !12162, !12164, !12166, !12168, !12170, !12172, !12174, !12176, !12178, !12180, !12182, !12184, !12186, !12188, !12190, !12192, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212, !12214, !12216, !12218, !12220, !12222, !12224, !12226, !12228, !12230, !12232, !12234, !12236, !12238, !12240, !12242, !12244, !12246, !12248, !12250, !12252, !12254}
!12114 = !DILocalVariable(name: "self", arg: 1, scope: !12105, file: !8082, line: 434, type: !12109)
!12115 = !DILocalVariable(name: "f", arg: 2, scope: !12105, file: !8082, line: 434, type: !210)
!12116 = !DILocalVariable(name: "first", scope: !12117, file: !8082, line: 471, type: !310, align: 1)
!12117 = distinct !DILexicalBlock(scope: !12105, file: !8082, line: 471, column: 17)
!12118 = !DILocalVariable(name: "residual", scope: !12119, file: !8082, line: 475, type: !8097, align: 1)
!12119 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12120 = !DILocalVariable(name: "val", scope: !12121, file: !8082, line: 475, type: !7, align: 1)
!12121 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12122 = !DILocalVariable(name: "residual", scope: !12123, file: !8082, line: 478, type: !8097, align: 1)
!12123 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12124 = !DILocalVariable(name: "val", scope: !12125, file: !8082, line: 478, type: !7, align: 1)
!12125 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12126 = !DILocalVariable(name: "residual", scope: !12127, file: !8082, line: 475, type: !8097, align: 1)
!12127 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12128 = !DILocalVariable(name: "val", scope: !12129, file: !8082, line: 475, type: !7, align: 1)
!12129 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12130 = !DILocalVariable(name: "residual", scope: !12131, file: !8082, line: 478, type: !8097, align: 1)
!12131 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12132 = !DILocalVariable(name: "val", scope: !12133, file: !8082, line: 478, type: !7, align: 1)
!12133 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12134 = !DILocalVariable(name: "residual", scope: !12135, file: !8082, line: 475, type: !8097, align: 1)
!12135 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12136 = !DILocalVariable(name: "val", scope: !12137, file: !8082, line: 475, type: !7, align: 1)
!12137 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12138 = !DILocalVariable(name: "residual", scope: !12139, file: !8082, line: 478, type: !8097, align: 1)
!12139 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12140 = !DILocalVariable(name: "val", scope: !12141, file: !8082, line: 478, type: !7, align: 1)
!12141 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12142 = !DILocalVariable(name: "residual", scope: !12143, file: !8082, line: 475, type: !8097, align: 1)
!12143 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12144 = !DILocalVariable(name: "val", scope: !12145, file: !8082, line: 475, type: !7, align: 1)
!12145 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12146 = !DILocalVariable(name: "residual", scope: !12147, file: !8082, line: 478, type: !8097, align: 1)
!12147 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12148 = !DILocalVariable(name: "val", scope: !12149, file: !8082, line: 478, type: !7, align: 1)
!12149 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12150 = !DILocalVariable(name: "residual", scope: !12151, file: !8082, line: 475, type: !8097, align: 1)
!12151 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12152 = !DILocalVariable(name: "val", scope: !12153, file: !8082, line: 475, type: !7, align: 1)
!12153 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12154 = !DILocalVariable(name: "residual", scope: !12155, file: !8082, line: 478, type: !8097, align: 1)
!12155 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12156 = !DILocalVariable(name: "val", scope: !12157, file: !8082, line: 478, type: !7, align: 1)
!12157 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12158 = !DILocalVariable(name: "residual", scope: !12159, file: !8082, line: 475, type: !8097, align: 1)
!12159 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12160 = !DILocalVariable(name: "val", scope: !12161, file: !8082, line: 475, type: !7, align: 1)
!12161 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12162 = !DILocalVariable(name: "residual", scope: !12163, file: !8082, line: 478, type: !8097, align: 1)
!12163 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12164 = !DILocalVariable(name: "val", scope: !12165, file: !8082, line: 478, type: !7, align: 1)
!12165 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12166 = !DILocalVariable(name: "residual", scope: !12167, file: !8082, line: 475, type: !8097, align: 1)
!12167 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12168 = !DILocalVariable(name: "val", scope: !12169, file: !8082, line: 475, type: !7, align: 1)
!12169 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12170 = !DILocalVariable(name: "residual", scope: !12171, file: !8082, line: 478, type: !8097, align: 1)
!12171 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12172 = !DILocalVariable(name: "val", scope: !12173, file: !8082, line: 478, type: !7, align: 1)
!12173 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12174 = !DILocalVariable(name: "residual", scope: !12175, file: !8082, line: 475, type: !8097, align: 1)
!12175 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12176 = !DILocalVariable(name: "val", scope: !12177, file: !8082, line: 475, type: !7, align: 1)
!12177 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12178 = !DILocalVariable(name: "residual", scope: !12179, file: !8082, line: 478, type: !8097, align: 1)
!12179 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12180 = !DILocalVariable(name: "val", scope: !12181, file: !8082, line: 478, type: !7, align: 1)
!12181 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12182 = !DILocalVariable(name: "residual", scope: !12183, file: !8082, line: 475, type: !8097, align: 1)
!12183 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12184 = !DILocalVariable(name: "val", scope: !12185, file: !8082, line: 475, type: !7, align: 1)
!12185 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12186 = !DILocalVariable(name: "residual", scope: !12187, file: !8082, line: 478, type: !8097, align: 1)
!12187 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12188 = !DILocalVariable(name: "val", scope: !12189, file: !8082, line: 478, type: !7, align: 1)
!12189 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12190 = !DILocalVariable(name: "residual", scope: !12191, file: !8082, line: 475, type: !8097, align: 1)
!12191 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12192 = !DILocalVariable(name: "val", scope: !12193, file: !8082, line: 475, type: !7, align: 1)
!12193 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12194 = !DILocalVariable(name: "residual", scope: !12195, file: !8082, line: 478, type: !8097, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12196 = !DILocalVariable(name: "val", scope: !12197, file: !8082, line: 478, type: !7, align: 1)
!12197 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12198 = !DILocalVariable(name: "residual", scope: !12199, file: !8082, line: 475, type: !8097, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12200 = !DILocalVariable(name: "val", scope: !12201, file: !8082, line: 475, type: !7, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12202 = !DILocalVariable(name: "residual", scope: !12203, file: !8082, line: 478, type: !8097, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12204 = !DILocalVariable(name: "val", scope: !12205, file: !8082, line: 478, type: !7, align: 1)
!12205 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12206 = !DILocalVariable(name: "residual", scope: !12207, file: !8082, line: 475, type: !8097, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12208 = !DILocalVariable(name: "val", scope: !12209, file: !8082, line: 475, type: !7, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12210 = !DILocalVariable(name: "residual", scope: !12211, file: !8082, line: 478, type: !8097, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12212 = !DILocalVariable(name: "val", scope: !12213, file: !8082, line: 478, type: !7, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12214 = !DILocalVariable(name: "residual", scope: !12215, file: !8082, line: 475, type: !8097, align: 1)
!12215 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12216 = !DILocalVariable(name: "val", scope: !12217, file: !8082, line: 475, type: !7, align: 1)
!12217 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12218 = !DILocalVariable(name: "residual", scope: !12219, file: !8082, line: 478, type: !8097, align: 1)
!12219 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12220 = !DILocalVariable(name: "val", scope: !12221, file: !8082, line: 478, type: !7, align: 1)
!12221 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12222 = !DILocalVariable(name: "residual", scope: !12223, file: !8082, line: 475, type: !8097, align: 1)
!12223 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12224 = !DILocalVariable(name: "val", scope: !12225, file: !8082, line: 475, type: !7, align: 1)
!12225 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12226 = !DILocalVariable(name: "residual", scope: !12227, file: !8082, line: 478, type: !8097, align: 1)
!12227 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12228 = !DILocalVariable(name: "val", scope: !12229, file: !8082, line: 478, type: !7, align: 1)
!12229 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12230 = !DILocalVariable(name: "residual", scope: !12231, file: !8082, line: 475, type: !8097, align: 1)
!12231 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 47)
!12232 = !DILocalVariable(name: "val", scope: !12233, file: !8082, line: 475, type: !7, align: 1)
!12233 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 475, column: 29)
!12234 = !DILocalVariable(name: "residual", scope: !12235, file: !8082, line: 478, type: !8097, align: 1)
!12235 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 70)
!12236 = !DILocalVariable(name: "val", scope: !12237, file: !8082, line: 478, type: !7, align: 1)
!12237 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 478, column: 25)
!12238 = !DILocalVariable(name: "extra_bits", scope: !12239, file: !8082, line: 481, type: !20, align: 8)
!12239 = distinct !DILexicalBlock(scope: !12117, file: !8082, line: 481, column: 17)
!12240 = !DILocalVariable(name: "residual", scope: !12241, file: !8082, line: 484, type: !8097, align: 1)
!12241 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 484, column: 43)
!12242 = !DILocalVariable(name: "val", scope: !12243, file: !8082, line: 484, type: !7, align: 1)
!12243 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 484, column: 25)
!12244 = !DILocalVariable(name: "residual", scope: !12245, file: !8082, line: 487, type: !8097, align: 1)
!12245 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 487, column: 38)
!12246 = !DILocalVariable(name: "val", scope: !12247, file: !8082, line: 487, type: !7, align: 1)
!12247 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 487, column: 21)
!12248 = !DILocalVariable(name: "residual", scope: !12249, file: !8082, line: 488, type: !8097, align: 1)
!12249 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 488, column: 70)
!12250 = !DILocalVariable(name: "val", scope: !12251, file: !8082, line: 488, type: !7, align: 1)
!12251 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 488, column: 21)
!12252 = !DILocalVariable(name: "residual", scope: !12253, file: !8082, line: 491, type: !8097, align: 1)
!12253 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 491, column: 43)
!12254 = !DILocalVariable(name: "val", scope: !12255, file: !8082, line: 491, type: !7, align: 1)
!12255 = distinct !DILexicalBlock(scope: !12239, file: !8082, line: 491, column: 21)
!12256 = !DILocation(line: 475, column: 47, scope: !12119)
!12257 = !DILocation(line: 475, column: 29, scope: !12121)
!12258 = !DILocation(line: 478, column: 70, scope: !12123)
!12259 = !DILocation(line: 478, column: 25, scope: !12125)
!12260 = !DILocation(line: 475, column: 47, scope: !12127)
!12261 = !DILocation(line: 475, column: 29, scope: !12129)
!12262 = !DILocation(line: 478, column: 70, scope: !12131)
!12263 = !DILocation(line: 478, column: 25, scope: !12133)
!12264 = !DILocation(line: 475, column: 47, scope: !12135)
!12265 = !DILocation(line: 475, column: 29, scope: !12137)
!12266 = !DILocation(line: 478, column: 70, scope: !12139)
!12267 = !DILocation(line: 478, column: 25, scope: !12141)
!12268 = !DILocation(line: 475, column: 47, scope: !12143)
!12269 = !DILocation(line: 475, column: 29, scope: !12145)
!12270 = !DILocation(line: 478, column: 70, scope: !12147)
!12271 = !DILocation(line: 478, column: 25, scope: !12149)
!12272 = !DILocation(line: 475, column: 47, scope: !12151)
!12273 = !DILocation(line: 475, column: 29, scope: !12153)
!12274 = !DILocation(line: 478, column: 70, scope: !12155)
!12275 = !DILocation(line: 478, column: 25, scope: !12157)
!12276 = !DILocation(line: 475, column: 47, scope: !12159)
!12277 = !DILocation(line: 475, column: 29, scope: !12161)
!12278 = !DILocation(line: 478, column: 70, scope: !12163)
!12279 = !DILocation(line: 478, column: 25, scope: !12165)
!12280 = !DILocation(line: 475, column: 47, scope: !12167)
!12281 = !DILocation(line: 475, column: 29, scope: !12169)
!12282 = !DILocation(line: 478, column: 70, scope: !12171)
!12283 = !DILocation(line: 478, column: 25, scope: !12173)
!12284 = !DILocation(line: 475, column: 47, scope: !12175)
!12285 = !DILocation(line: 475, column: 29, scope: !12177)
!12286 = !DILocation(line: 478, column: 70, scope: !12179)
!12287 = !DILocation(line: 478, column: 25, scope: !12181)
!12288 = !DILocation(line: 475, column: 47, scope: !12183)
!12289 = !DILocation(line: 475, column: 29, scope: !12185)
!12290 = !DILocation(line: 478, column: 70, scope: !12187)
!12291 = !DILocation(line: 478, column: 25, scope: !12189)
!12292 = !DILocation(line: 475, column: 47, scope: !12191)
!12293 = !DILocation(line: 475, column: 29, scope: !12193)
!12294 = !DILocation(line: 478, column: 70, scope: !12195)
!12295 = !DILocation(line: 478, column: 25, scope: !12197)
!12296 = !DILocation(line: 475, column: 47, scope: !12199)
!12297 = !DILocation(line: 475, column: 29, scope: !12201)
!12298 = !DILocation(line: 478, column: 70, scope: !12203)
!12299 = !DILocation(line: 478, column: 25, scope: !12205)
!12300 = !DILocation(line: 475, column: 47, scope: !12207)
!12301 = !DILocation(line: 475, column: 29, scope: !12209)
!12302 = !DILocation(line: 478, column: 70, scope: !12211)
!12303 = !DILocation(line: 478, column: 25, scope: !12213)
!12304 = !DILocation(line: 475, column: 47, scope: !12215)
!12305 = !DILocation(line: 475, column: 29, scope: !12217)
!12306 = !DILocation(line: 478, column: 70, scope: !12219)
!12307 = !DILocation(line: 478, column: 25, scope: !12221)
!12308 = !DILocation(line: 475, column: 47, scope: !12223)
!12309 = !DILocation(line: 475, column: 29, scope: !12225)
!12310 = !DILocation(line: 478, column: 70, scope: !12227)
!12311 = !DILocation(line: 478, column: 25, scope: !12229)
!12312 = !DILocation(line: 475, column: 47, scope: !12231)
!12313 = !DILocation(line: 475, column: 29, scope: !12233)
!12314 = !DILocation(line: 478, column: 70, scope: !12235)
!12315 = !DILocation(line: 478, column: 25, scope: !12237)
!12316 = !DILocation(line: 484, column: 43, scope: !12241)
!12317 = !DILocation(line: 484, column: 25, scope: !12243)
!12318 = !DILocation(line: 487, column: 38, scope: !12245)
!12319 = !DILocation(line: 487, column: 21, scope: !12247)
!12320 = !DILocation(line: 488, column: 70, scope: !12249)
!12321 = !DILocation(line: 488, column: 21, scope: !12251)
!12322 = !DILocation(line: 491, column: 43, scope: !12253)
!12323 = !DILocation(line: 491, column: 21, scope: !12255)
!12324 = !DILocation(line: 434, column: 20, scope: !12105)
!12325 = !DILocation(line: 434, column: 27, scope: !12105)
!12326 = !DILocation(line: 471, column: 21, scope: !12117)
!12327 = !DILocation(line: 481, column: 21, scope: !12239)
!12328 = !DILocation(line: 471, column: 33, scope: !12105)
!12329 = !DILocation(line: 473, column: 46, scope: !12117)
!12330 = !DILocation(line: 474, column: 29, scope: !12117)
!12331 = !DILocation(line: 474, column: 28, scope: !12117)
!12332 = !DILocation(line: 477, column: 25, scope: !12117)
!12333 = !DILocation(line: 478, column: 25, scope: !12117)
!12334 = !DILocation(line: 475, column: 29, scope: !12117)
!12335 = !DILocation(line: 475, column: 29, scope: !12119)
!12336 = !DILocation(line: 494, column: 14, scope: !12105)
!12337 = !DILocation(line: 478, column: 25, scope: !12123)
!12338 = !DILocation(line: 475, column: 29, scope: !12127)
!12339 = !DILocation(line: 478, column: 25, scope: !12131)
!12340 = !DILocation(line: 475, column: 29, scope: !12135)
!12341 = !DILocation(line: 478, column: 25, scope: !12139)
!12342 = !DILocation(line: 475, column: 29, scope: !12143)
!12343 = !DILocation(line: 478, column: 25, scope: !12147)
!12344 = !DILocation(line: 475, column: 29, scope: !12151)
!12345 = !DILocation(line: 478, column: 25, scope: !12155)
!12346 = !DILocation(line: 475, column: 29, scope: !12159)
!12347 = !DILocation(line: 478, column: 25, scope: !12163)
!12348 = !DILocation(line: 475, column: 29, scope: !12167)
!12349 = !DILocation(line: 478, column: 25, scope: !12171)
!12350 = !DILocation(line: 475, column: 29, scope: !12175)
!12351 = !DILocation(line: 478, column: 25, scope: !12179)
!12352 = !DILocation(line: 475, column: 29, scope: !12183)
!12353 = !DILocation(line: 478, column: 25, scope: !12187)
!12354 = !DILocation(line: 475, column: 29, scope: !12191)
!12355 = !DILocation(line: 478, column: 25, scope: !12195)
!12356 = !DILocation(line: 475, column: 29, scope: !12199)
!12357 = !DILocation(line: 478, column: 25, scope: !12203)
!12358 = !DILocation(line: 475, column: 29, scope: !12207)
!12359 = !DILocation(line: 478, column: 25, scope: !12211)
!12360 = !DILocation(line: 475, column: 29, scope: !12215)
!12361 = !DILocation(line: 478, column: 25, scope: !12219)
!12362 = !DILocation(line: 475, column: 29, scope: !12223)
!12363 = !DILocation(line: 478, column: 25, scope: !12227)
!12364 = !DILocation(line: 481, column: 34, scope: !12117)
!12365 = !DILocation(line: 481, column: 47, scope: !12117)
!12366 = !DILocation(line: 481, column: 46, scope: !12117)
!12367 = !DILocation(line: 482, column: 20, scope: !12239)
!12368 = !DILocation(line: 475, column: 29, scope: !12231)
!12369 = !DILocation(line: 478, column: 25, scope: !12235)
!12370 = !DILocation(line: 490, column: 20, scope: !12239)
!12371 = !DILocation(line: 483, column: 25, scope: !12239)
!12372 = !DILocation(line: 483, column: 24, scope: !12239)
!12373 = !DILocation(line: 486, column: 21, scope: !12239)
!12374 = !DILocation(line: 487, column: 21, scope: !12239)
!12375 = !DILocation(line: 484, column: 25, scope: !12239)
!12376 = !DILocation(line: 484, column: 25, scope: !12241)
!12377 = !DILocation(line: 488, column: 21, scope: !12239)
!12378 = !DILocation(line: 487, column: 21, scope: !12245)
!12379 = !DILocation(line: 488, column: 21, scope: !12249)
!12380 = !DILocation(line: 493, column: 17, scope: !12239)
!12381 = !DILocation(line: 491, column: 21, scope: !12239)
!12382 = !DILocation(line: 491, column: 21, scope: !12253)
!12383 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd3d954748ae0773fE", scope: !12384, file: !8082, line: 497, type: !12107, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12385)
!12384 = !DINamespace(name: "{impl#17}", scope: !5437)
!12385 = !{!12386, !12387}
!12386 = !DILocalVariable(name: "self", arg: 1, scope: !12383, file: !8082, line: 497, type: !12109)
!12387 = !DILocalVariable(name: "f", arg: 2, scope: !12383, file: !8082, line: 497, type: !210)
!12388 = !DILocation(line: 497, column: 20, scope: !12383)
!12389 = !DILocation(line: 497, column: 27, scope: !12383)
!12390 = !DILocation(line: 498, column: 17, scope: !12383)
!12391 = !DILocation(line: 499, column: 14, scope: !12383)
!12392 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd281ec97c0b98305E", scope: !12393, file: !8082, line: 502, type: !12107, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12394)
!12393 = !DINamespace(name: "{impl#18}", scope: !5437)
!12394 = !{!12395, !12396}
!12395 = !DILocalVariable(name: "self", arg: 1, scope: !12392, file: !8082, line: 502, type: !12109)
!12396 = !DILocalVariable(name: "f", arg: 2, scope: !12392, file: !8082, line: 502, type: !210)
!12397 = !DILocation(line: 502, column: 20, scope: !12392)
!12398 = !DILocation(line: 502, column: 27, scope: !12392)
!12399 = !DILocation(line: 503, column: 17, scope: !12392)
!12400 = !DILocation(line: 504, column: 14, scope: !12392)
!12401 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha90683232862fe08E", scope: !12402, file: !8082, line: 507, type: !12107, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12403)
!12402 = !DINamespace(name: "{impl#19}", scope: !5437)
!12403 = !{!12404, !12405}
!12404 = !DILocalVariable(name: "self", arg: 1, scope: !12401, file: !8082, line: 507, type: !12109)
!12405 = !DILocalVariable(name: "f", arg: 2, scope: !12401, file: !8082, line: 507, type: !210)
!12406 = !DILocation(line: 507, column: 20, scope: !12401)
!12407 = !DILocation(line: 507, column: 27, scope: !12401)
!12408 = !DILocation(line: 508, column: 17, scope: !12401)
!12409 = !DILocation(line: 509, column: 14, scope: !12401)
!12410 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8accb9412b954760E", scope: !12411, file: !8082, line: 512, type: !12107, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12412)
!12411 = !DINamespace(name: "{impl#20}", scope: !5437)
!12412 = !{!12413, !12414}
!12413 = !DILocalVariable(name: "self", arg: 1, scope: !12410, file: !8082, line: 512, type: !12109)
!12414 = !DILocalVariable(name: "f", arg: 2, scope: !12410, file: !8082, line: 512, type: !210)
!12415 = !DILocation(line: 512, column: 20, scope: !12410)
!12416 = !DILocation(line: 512, column: 27, scope: !12410)
!12417 = !DILocation(line: 513, column: 17, scope: !12410)
!12418 = !DILocation(line: 514, column: 14, scope: !12410)
!12419 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h7eb7f291e8d2f25aE", scope: !12110, file: !8082, line: 532, type: !12420, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!12420 = !DISubroutineType(types: !12421)
!12421 = !{!12110}
!12422 = !DILocation(line: 533, column: 17, scope: !12419)
!12423 = !DILocation(line: 541, column: 14, scope: !12419)
!12424 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17he7537bff21773dabE", scope: !12110, file: !8082, line: 545, type: !12425, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12427)
!12425 = !DISubroutineType(types: !12426)
!12426 = !{!20, !12109}
!12427 = !{!12428}
!12428 = !DILocalVariable(name: "self", arg: 1, scope: !12424, file: !8082, line: 545, type: !12109)
!12429 = !DILocation(line: 545, column: 31, scope: !12424)
!12430 = !DILocation(line: 546, column: 17, scope: !12424)
!12431 = !DILocation(line: 547, column: 14, scope: !12424)
!12432 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hc3ed9a3584fbcc02E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12437)
!12433 = !DINamespace(name: "{impl#0}", scope: !12434)
!12434 = !DINamespace(name: "fmt", scope: !12106)
!12435 = !DISubroutineType(types: !12436)
!12436 = !{!310, !12109}
!12437 = !{!12438}
!12438 = !DILocalVariable(name: "self", arg: 1, scope: !12439, file: !5435, line: 201, type: !12109)
!12439 = !DILexicalBlockFile(scope: !12432, file: !5435, discriminator: 0)
!12440 = !DILocation(line: 201, column: 1, scope: !12439)
!12441 = !DILocation(line: 875, column: 11, scope: !12432)
!12442 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h72c0ef8b7aa7fb57E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12443)
!12443 = !{!12444}
!12444 = !DILocalVariable(name: "self", arg: 1, scope: !12445, file: !5435, line: 201, type: !12109)
!12445 = !DILexicalBlockFile(scope: !12442, file: !5435, discriminator: 0)
!12446 = !DILocation(line: 201, column: 1, scope: !12445)
!12447 = !DILocation(line: 875, column: 11, scope: !12442)
!12448 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17he757e01fa017e0a7E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12449)
!12449 = !{!12450}
!12450 = !DILocalVariable(name: "self", arg: 1, scope: !12451, file: !5435, line: 201, type: !12109)
!12451 = !DILexicalBlockFile(scope: !12448, file: !5435, discriminator: 0)
!12452 = !DILocation(line: 201, column: 1, scope: !12451)
!12453 = !DILocation(line: 875, column: 11, scope: !12448)
!12454 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h0a27d2cb8026db35E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12455)
!12455 = !{!12456}
!12456 = !DILocalVariable(name: "self", arg: 1, scope: !12457, file: !5435, line: 201, type: !12109)
!12457 = !DILexicalBlockFile(scope: !12454, file: !5435, discriminator: 0)
!12458 = !DILocation(line: 201, column: 1, scope: !12457)
!12459 = !DILocation(line: 875, column: 11, scope: !12454)
!12460 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h5cc7ad8f0efcf6afE", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12461)
!12461 = !{!12462}
!12462 = !DILocalVariable(name: "self", arg: 1, scope: !12463, file: !5435, line: 201, type: !12109)
!12463 = !DILexicalBlockFile(scope: !12460, file: !5435, discriminator: 0)
!12464 = !DILocation(line: 201, column: 1, scope: !12463)
!12465 = !DILocation(line: 875, column: 11, scope: !12460)
!12466 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h172ef375c2d710e4E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12467)
!12467 = !{!12468}
!12468 = !DILocalVariable(name: "self", arg: 1, scope: !12469, file: !5435, line: 201, type: !12109)
!12469 = !DILexicalBlockFile(scope: !12466, file: !5435, discriminator: 0)
!12470 = !DILocation(line: 201, column: 1, scope: !12469)
!12471 = !DILocation(line: 875, column: 11, scope: !12466)
!12472 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h254bd94990254e6bE", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12473)
!12473 = !{!12474}
!12474 = !DILocalVariable(name: "self", arg: 1, scope: !12475, file: !5435, line: 201, type: !12109)
!12475 = !DILexicalBlockFile(scope: !12472, file: !5435, discriminator: 0)
!12476 = !DILocation(line: 201, column: 1, scope: !12475)
!12477 = !DILocation(line: 875, column: 11, scope: !12472)
!12478 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h7ce33f11103e0784E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12479)
!12479 = !{!12480}
!12480 = !DILocalVariable(name: "self", arg: 1, scope: !12481, file: !5435, line: 201, type: !12109)
!12481 = !DILexicalBlockFile(scope: !12478, file: !5435, discriminator: 0)
!12482 = !DILocation(line: 201, column: 1, scope: !12481)
!12483 = !DILocation(line: 875, column: 11, scope: !12478)
!12484 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h67c6a0dabdc2e033E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12485)
!12485 = !{!12486}
!12486 = !DILocalVariable(name: "self", arg: 1, scope: !12487, file: !5435, line: 201, type: !12109)
!12487 = !DILexicalBlockFile(scope: !12484, file: !5435, discriminator: 0)
!12488 = !DILocation(line: 201, column: 1, scope: !12487)
!12489 = !DILocation(line: 875, column: 11, scope: !12484)
!12490 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17haf45b34d9f87fe2eE", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12491)
!12491 = !{!12492}
!12492 = !DILocalVariable(name: "self", arg: 1, scope: !12493, file: !5435, line: 201, type: !12109)
!12493 = !DILexicalBlockFile(scope: !12490, file: !5435, discriminator: 0)
!12494 = !DILocation(line: 201, column: 1, scope: !12493)
!12495 = !DILocation(line: 875, column: 11, scope: !12490)
!12496 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h093388b9e3faa529E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12497)
!12497 = !{!12498}
!12498 = !DILocalVariable(name: "self", arg: 1, scope: !12499, file: !5435, line: 201, type: !12109)
!12499 = !DILexicalBlockFile(scope: !12496, file: !5435, discriminator: 0)
!12500 = !DILocation(line: 201, column: 1, scope: !12499)
!12501 = !DILocation(line: 875, column: 11, scope: !12496)
!12502 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h29fcdc6e9b501964E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12503)
!12503 = !{!12504}
!12504 = !DILocalVariable(name: "self", arg: 1, scope: !12505, file: !5435, line: 201, type: !12109)
!12505 = !DILexicalBlockFile(scope: !12502, file: !5435, discriminator: 0)
!12506 = !DILocation(line: 201, column: 1, scope: !12505)
!12507 = !DILocation(line: 875, column: 11, scope: !12502)
!12508 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd1835961c55ddeccE", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12509)
!12509 = !{!12510}
!12510 = !DILocalVariable(name: "self", arg: 1, scope: !12511, file: !5435, line: 201, type: !12109)
!12511 = !DILexicalBlockFile(scope: !12508, file: !5435, discriminator: 0)
!12512 = !DILocation(line: 201, column: 1, scope: !12511)
!12513 = !DILocation(line: 875, column: 11, scope: !12508)
!12514 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h570a16acb34236f7E", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12515)
!12515 = !{!12516}
!12516 = !DILocalVariable(name: "self", arg: 1, scope: !12517, file: !5435, line: 201, type: !12109)
!12517 = !DILexicalBlockFile(scope: !12514, file: !5435, discriminator: 0)
!12518 = !DILocation(line: 201, column: 1, scope: !12517)
!12519 = !DILocation(line: 875, column: 11, scope: !12514)
!12520 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8c1e26bbdb025b2fE", scope: !12433, file: !8082, line: 460, type: !12435, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12521)
!12521 = !{!12522}
!12522 = !DILocalVariable(name: "self", arg: 1, scope: !12523, file: !5435, line: 201, type: !12109)
!12523 = !DILexicalBlockFile(scope: !12520, file: !5435, discriminator: 0)
!12524 = !DILocation(line: 201, column: 1, scope: !12523)
!12525 = !DILocation(line: 875, column: 11, scope: !12520)
!12526 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3f4a1c9cfca76beE", scope: !12527, file: !5460, line: 47, type: !12528, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12530)
!12527 = !DINamespace(name: "{impl#15}", scope: !32)
!12528 = !DISubroutineType(types: !12529)
!12529 = !{!192, !5491, !210}
!12530 = !{!12531, !12532, !12533, !12539}
!12531 = !DILocalVariable(name: "self", arg: 1, scope: !12526, file: !5460, line: 47, type: !5491)
!12532 = !DILocalVariable(name: "f", arg: 2, scope: !12526, file: !5460, line: 47, type: !210)
!12533 = !DILocalVariable(name: "names", scope: !12534, file: !5460, line: 47, type: !12535, align: 8)
!12534 = distinct !DILexicalBlock(scope: !12526, file: !5460, line: 47, column: 17)
!12535 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12536, size: 64, align: 64, dwarfAddressSpace: 0)
!12536 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12537)
!12537 = !{!12538}
!12538 = !DISubrange(count: 26, lowerBound: 0)
!12539 = !DILocalVariable(name: "values", scope: !12540, file: !5460, line: 47, type: !12541, align: 8)
!12540 = distinct !DILexicalBlock(scope: !12534, file: !5460, line: 47, column: 17)
!12541 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12542, templateParams: !21, identifier: "bce0633471c6af16b90a0f7e61b12ccb")
!12542 = !{!12543, !12551}
!12543 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12541, file: !2, baseType: !12544, size: 64, align: 64)
!12544 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12545, size: 64, align: 64, dwarfAddressSpace: 0)
!12545 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12546, templateParams: !21, identifier: "b161552a0736ca7a3a562dba3915cd3e")
!12546 = !{!12547, !12550}
!12547 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12545, file: !2, baseType: !12548, size: 64, align: 64)
!12548 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12549, size: 64, align: 64, dwarfAddressSpace: 0)
!12549 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !21, identifier: "5e5b91d54f382136257ba0284c58276c")
!12550 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12545, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!12551 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12541, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12552 = !DILocation(line: 47, column: 17, scope: !12526)
!12553 = !DILocation(line: 47, column: 17, scope: !12534)
!12554 = !DILocation(line: 90, column: 5, scope: !12534)
!12555 = !DILocation(line: 100, column: 5, scope: !12534)
!12556 = !DILocation(line: 108, column: 5, scope: !12534)
!12557 = !DILocation(line: 117, column: 5, scope: !12534)
!12558 = !DILocation(line: 127, column: 5, scope: !12534)
!12559 = !DILocation(line: 161, column: 5, scope: !12534)
!12560 = !DILocation(line: 178, column: 5, scope: !12534)
!12561 = !DILocation(line: 212, column: 5, scope: !12534)
!12562 = !DILocation(line: 219, column: 5, scope: !12534)
!12563 = !DILocation(line: 229, column: 5, scope: !12534)
!12564 = !DILocation(line: 239, column: 5, scope: !12534)
!12565 = !DILocation(line: 256, column: 5, scope: !12534)
!12566 = !DILocation(line: 272, column: 5, scope: !12534)
!12567 = !DILocation(line: 293, column: 5, scope: !12534)
!12568 = !DILocation(line: 296, column: 5, scope: !12534)
!12569 = !DILocation(line: 304, column: 5, scope: !12534)
!12570 = !DILocation(line: 313, column: 5, scope: !12534)
!12571 = !DILocation(line: 322, column: 5, scope: !12534)
!12572 = !DILocation(line: 338, column: 5, scope: !12534)
!12573 = !DILocation(line: 341, column: 5, scope: !12534)
!12574 = !DILocation(line: 344, column: 5, scope: !12534)
!12575 = !DILocation(line: 373, column: 5, scope: !12534)
!12576 = !DILocation(line: 384, column: 5, scope: !12534)
!12577 = !DILocation(line: 387, column: 5, scope: !12534)
!12578 = !DILocation(line: 409, column: 5, scope: !12534)
!12579 = !DILocation(line: 47, column: 17, scope: !12540)
!12580 = !DILocation(line: 47, column: 22, scope: !12526)
!12581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h7441c4ea61178e81E", scope: !12582, file: !8082, line: 434, type: !12583, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12586)
!12582 = !DINamespace(name: "{impl#38}", scope: !32)
!12583 = !DISubroutineType(types: !12584)
!12584 = !{!192, !12585, !210}
!12585 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !512, size: 64, align: 64, dwarfAddressSpace: 0)
!12586 = !{!12587, !12588, !12589, !12591, !12593, !12595, !12597, !12599, !12601, !12603, !12605, !12607, !12609, !12611, !12613, !12615, !12617, !12619, !12621, !12623, !12625, !12627, !12629, !12631, !12633, !12635, !12637, !12639, !12641, !12643, !12645, !12647, !12649, !12651, !12653, !12655, !12657, !12659, !12661, !12663, !12665, !12667, !12669, !12671, !12673, !12675, !12677, !12679}
!12587 = !DILocalVariable(name: "self", arg: 1, scope: !12581, file: !8082, line: 434, type: !12585)
!12588 = !DILocalVariable(name: "f", arg: 2, scope: !12581, file: !8082, line: 434, type: !210)
!12589 = !DILocalVariable(name: "first", scope: !12590, file: !8082, line: 471, type: !310, align: 1)
!12590 = distinct !DILexicalBlock(scope: !12581, file: !8082, line: 471, column: 17)
!12591 = !DILocalVariable(name: "residual", scope: !12592, file: !8082, line: 475, type: !8097, align: 1)
!12592 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12593 = !DILocalVariable(name: "val", scope: !12594, file: !8082, line: 475, type: !7, align: 1)
!12594 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12595 = !DILocalVariable(name: "residual", scope: !12596, file: !8082, line: 478, type: !8097, align: 1)
!12596 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12597 = !DILocalVariable(name: "val", scope: !12598, file: !8082, line: 478, type: !7, align: 1)
!12598 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12599 = !DILocalVariable(name: "residual", scope: !12600, file: !8082, line: 475, type: !8097, align: 1)
!12600 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12601 = !DILocalVariable(name: "val", scope: !12602, file: !8082, line: 475, type: !7, align: 1)
!12602 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12603 = !DILocalVariable(name: "residual", scope: !12604, file: !8082, line: 478, type: !8097, align: 1)
!12604 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12605 = !DILocalVariable(name: "val", scope: !12606, file: !8082, line: 478, type: !7, align: 1)
!12606 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12607 = !DILocalVariable(name: "residual", scope: !12608, file: !8082, line: 475, type: !8097, align: 1)
!12608 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12609 = !DILocalVariable(name: "val", scope: !12610, file: !8082, line: 475, type: !7, align: 1)
!12610 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12611 = !DILocalVariable(name: "residual", scope: !12612, file: !8082, line: 478, type: !8097, align: 1)
!12612 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12613 = !DILocalVariable(name: "val", scope: !12614, file: !8082, line: 478, type: !7, align: 1)
!12614 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12615 = !DILocalVariable(name: "residual", scope: !12616, file: !8082, line: 475, type: !8097, align: 1)
!12616 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12617 = !DILocalVariable(name: "val", scope: !12618, file: !8082, line: 475, type: !7, align: 1)
!12618 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12619 = !DILocalVariable(name: "residual", scope: !12620, file: !8082, line: 478, type: !8097, align: 1)
!12620 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12621 = !DILocalVariable(name: "val", scope: !12622, file: !8082, line: 478, type: !7, align: 1)
!12622 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12623 = !DILocalVariable(name: "residual", scope: !12624, file: !8082, line: 475, type: !8097, align: 1)
!12624 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12625 = !DILocalVariable(name: "val", scope: !12626, file: !8082, line: 475, type: !7, align: 1)
!12626 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12627 = !DILocalVariable(name: "residual", scope: !12628, file: !8082, line: 478, type: !8097, align: 1)
!12628 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12629 = !DILocalVariable(name: "val", scope: !12630, file: !8082, line: 478, type: !7, align: 1)
!12630 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12631 = !DILocalVariable(name: "residual", scope: !12632, file: !8082, line: 475, type: !8097, align: 1)
!12632 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12633 = !DILocalVariable(name: "val", scope: !12634, file: !8082, line: 475, type: !7, align: 1)
!12634 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12635 = !DILocalVariable(name: "residual", scope: !12636, file: !8082, line: 478, type: !8097, align: 1)
!12636 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12637 = !DILocalVariable(name: "val", scope: !12638, file: !8082, line: 478, type: !7, align: 1)
!12638 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12639 = !DILocalVariable(name: "residual", scope: !12640, file: !8082, line: 475, type: !8097, align: 1)
!12640 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12641 = !DILocalVariable(name: "val", scope: !12642, file: !8082, line: 475, type: !7, align: 1)
!12642 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12643 = !DILocalVariable(name: "residual", scope: !12644, file: !8082, line: 478, type: !8097, align: 1)
!12644 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12645 = !DILocalVariable(name: "val", scope: !12646, file: !8082, line: 478, type: !7, align: 1)
!12646 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12647 = !DILocalVariable(name: "residual", scope: !12648, file: !8082, line: 475, type: !8097, align: 1)
!12648 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12649 = !DILocalVariable(name: "val", scope: !12650, file: !8082, line: 475, type: !7, align: 1)
!12650 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12651 = !DILocalVariable(name: "residual", scope: !12652, file: !8082, line: 478, type: !8097, align: 1)
!12652 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12653 = !DILocalVariable(name: "val", scope: !12654, file: !8082, line: 478, type: !7, align: 1)
!12654 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12655 = !DILocalVariable(name: "residual", scope: !12656, file: !8082, line: 475, type: !8097, align: 1)
!12656 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 47)
!12657 = !DILocalVariable(name: "val", scope: !12658, file: !8082, line: 475, type: !7, align: 1)
!12658 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 475, column: 29)
!12659 = !DILocalVariable(name: "residual", scope: !12660, file: !8082, line: 478, type: !8097, align: 1)
!12660 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 70)
!12661 = !DILocalVariable(name: "val", scope: !12662, file: !8082, line: 478, type: !7, align: 1)
!12662 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 478, column: 25)
!12663 = !DILocalVariable(name: "extra_bits", scope: !12664, file: !8082, line: 481, type: !20, align: 8)
!12664 = distinct !DILexicalBlock(scope: !12590, file: !8082, line: 481, column: 17)
!12665 = !DILocalVariable(name: "residual", scope: !12666, file: !8082, line: 484, type: !8097, align: 1)
!12666 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 484, column: 43)
!12667 = !DILocalVariable(name: "val", scope: !12668, file: !8082, line: 484, type: !7, align: 1)
!12668 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 484, column: 25)
!12669 = !DILocalVariable(name: "residual", scope: !12670, file: !8082, line: 487, type: !8097, align: 1)
!12670 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 487, column: 38)
!12671 = !DILocalVariable(name: "val", scope: !12672, file: !8082, line: 487, type: !7, align: 1)
!12672 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 487, column: 21)
!12673 = !DILocalVariable(name: "residual", scope: !12674, file: !8082, line: 488, type: !8097, align: 1)
!12674 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 488, column: 70)
!12675 = !DILocalVariable(name: "val", scope: !12676, file: !8082, line: 488, type: !7, align: 1)
!12676 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 488, column: 21)
!12677 = !DILocalVariable(name: "residual", scope: !12678, file: !8082, line: 491, type: !8097, align: 1)
!12678 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 491, column: 43)
!12679 = !DILocalVariable(name: "val", scope: !12680, file: !8082, line: 491, type: !7, align: 1)
!12680 = distinct !DILexicalBlock(scope: !12664, file: !8082, line: 491, column: 21)
!12681 = !DILocation(line: 475, column: 47, scope: !12592)
!12682 = !DILocation(line: 475, column: 29, scope: !12594)
!12683 = !DILocation(line: 478, column: 70, scope: !12596)
!12684 = !DILocation(line: 478, column: 25, scope: !12598)
!12685 = !DILocation(line: 475, column: 47, scope: !12600)
!12686 = !DILocation(line: 475, column: 29, scope: !12602)
!12687 = !DILocation(line: 478, column: 70, scope: !12604)
!12688 = !DILocation(line: 478, column: 25, scope: !12606)
!12689 = !DILocation(line: 475, column: 47, scope: !12608)
!12690 = !DILocation(line: 475, column: 29, scope: !12610)
!12691 = !DILocation(line: 478, column: 70, scope: !12612)
!12692 = !DILocation(line: 478, column: 25, scope: !12614)
!12693 = !DILocation(line: 475, column: 47, scope: !12616)
!12694 = !DILocation(line: 475, column: 29, scope: !12618)
!12695 = !DILocation(line: 478, column: 70, scope: !12620)
!12696 = !DILocation(line: 478, column: 25, scope: !12622)
!12697 = !DILocation(line: 475, column: 47, scope: !12624)
!12698 = !DILocation(line: 475, column: 29, scope: !12626)
!12699 = !DILocation(line: 478, column: 70, scope: !12628)
!12700 = !DILocation(line: 478, column: 25, scope: !12630)
!12701 = !DILocation(line: 475, column: 47, scope: !12632)
!12702 = !DILocation(line: 475, column: 29, scope: !12634)
!12703 = !DILocation(line: 478, column: 70, scope: !12636)
!12704 = !DILocation(line: 478, column: 25, scope: !12638)
!12705 = !DILocation(line: 475, column: 47, scope: !12640)
!12706 = !DILocation(line: 475, column: 29, scope: !12642)
!12707 = !DILocation(line: 478, column: 70, scope: !12644)
!12708 = !DILocation(line: 478, column: 25, scope: !12646)
!12709 = !DILocation(line: 475, column: 47, scope: !12648)
!12710 = !DILocation(line: 475, column: 29, scope: !12650)
!12711 = !DILocation(line: 478, column: 70, scope: !12652)
!12712 = !DILocation(line: 478, column: 25, scope: !12654)
!12713 = !DILocation(line: 475, column: 47, scope: !12656)
!12714 = !DILocation(line: 475, column: 29, scope: !12658)
!12715 = !DILocation(line: 478, column: 70, scope: !12660)
!12716 = !DILocation(line: 478, column: 25, scope: !12662)
!12717 = !DILocation(line: 484, column: 43, scope: !12666)
!12718 = !DILocation(line: 484, column: 25, scope: !12668)
!12719 = !DILocation(line: 487, column: 38, scope: !12670)
!12720 = !DILocation(line: 487, column: 21, scope: !12672)
!12721 = !DILocation(line: 488, column: 70, scope: !12674)
!12722 = !DILocation(line: 488, column: 21, scope: !12676)
!12723 = !DILocation(line: 491, column: 43, scope: !12678)
!12724 = !DILocation(line: 491, column: 21, scope: !12680)
!12725 = !DILocation(line: 434, column: 20, scope: !12581)
!12726 = !DILocation(line: 434, column: 27, scope: !12581)
!12727 = !DILocation(line: 471, column: 21, scope: !12590)
!12728 = !DILocation(line: 481, column: 21, scope: !12664)
!12729 = !DILocation(line: 471, column: 33, scope: !12581)
!12730 = !DILocation(line: 473, column: 46, scope: !12590)
!12731 = !DILocation(line: 474, column: 29, scope: !12590)
!12732 = !DILocation(line: 474, column: 28, scope: !12590)
!12733 = !DILocation(line: 477, column: 25, scope: !12590)
!12734 = !DILocation(line: 478, column: 25, scope: !12590)
!12735 = !DILocation(line: 475, column: 29, scope: !12590)
!12736 = !DILocation(line: 475, column: 29, scope: !12592)
!12737 = !DILocation(line: 494, column: 14, scope: !12581)
!12738 = !DILocation(line: 478, column: 25, scope: !12596)
!12739 = !DILocation(line: 475, column: 29, scope: !12600)
!12740 = !DILocation(line: 478, column: 25, scope: !12604)
!12741 = !DILocation(line: 475, column: 29, scope: !12608)
!12742 = !DILocation(line: 478, column: 25, scope: !12612)
!12743 = !DILocation(line: 475, column: 29, scope: !12616)
!12744 = !DILocation(line: 478, column: 25, scope: !12620)
!12745 = !DILocation(line: 475, column: 29, scope: !12624)
!12746 = !DILocation(line: 478, column: 25, scope: !12628)
!12747 = !DILocation(line: 475, column: 29, scope: !12632)
!12748 = !DILocation(line: 478, column: 25, scope: !12636)
!12749 = !DILocation(line: 475, column: 29, scope: !12640)
!12750 = !DILocation(line: 478, column: 25, scope: !12644)
!12751 = !DILocation(line: 475, column: 29, scope: !12648)
!12752 = !DILocation(line: 478, column: 25, scope: !12652)
!12753 = !DILocation(line: 481, column: 34, scope: !12590)
!12754 = !DILocation(line: 481, column: 47, scope: !12590)
!12755 = !DILocation(line: 481, column: 46, scope: !12590)
!12756 = !DILocation(line: 482, column: 20, scope: !12664)
!12757 = !DILocation(line: 475, column: 29, scope: !12656)
!12758 = !DILocation(line: 478, column: 25, scope: !12660)
!12759 = !DILocation(line: 490, column: 20, scope: !12664)
!12760 = !DILocation(line: 483, column: 25, scope: !12664)
!12761 = !DILocation(line: 483, column: 24, scope: !12664)
!12762 = !DILocation(line: 486, column: 21, scope: !12664)
!12763 = !DILocation(line: 487, column: 21, scope: !12664)
!12764 = !DILocation(line: 484, column: 25, scope: !12664)
!12765 = !DILocation(line: 484, column: 25, scope: !12666)
!12766 = !DILocation(line: 488, column: 21, scope: !12664)
!12767 = !DILocation(line: 487, column: 21, scope: !12670)
!12768 = !DILocation(line: 488, column: 21, scope: !12674)
!12769 = !DILocation(line: 493, column: 17, scope: !12664)
!12770 = !DILocation(line: 491, column: 21, scope: !12664)
!12771 = !DILocation(line: 491, column: 21, scope: !12678)
!12772 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h63ca9f4897350563E", scope: !12773, file: !8082, line: 497, type: !12583, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12774)
!12773 = !DINamespace(name: "{impl#39}", scope: !32)
!12774 = !{!12775, !12776}
!12775 = !DILocalVariable(name: "self", arg: 1, scope: !12772, file: !8082, line: 497, type: !12585)
!12776 = !DILocalVariable(name: "f", arg: 2, scope: !12772, file: !8082, line: 497, type: !210)
!12777 = !DILocation(line: 497, column: 20, scope: !12772)
!12778 = !DILocation(line: 497, column: 27, scope: !12772)
!12779 = !DILocation(line: 498, column: 17, scope: !12772)
!12780 = !DILocation(line: 499, column: 14, scope: !12772)
!12781 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17hbd7675979386d98cE", scope: !12782, file: !8082, line: 502, type: !12583, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12783)
!12782 = !DINamespace(name: "{impl#40}", scope: !32)
!12783 = !{!12784, !12785}
!12784 = !DILocalVariable(name: "self", arg: 1, scope: !12781, file: !8082, line: 502, type: !12585)
!12785 = !DILocalVariable(name: "f", arg: 2, scope: !12781, file: !8082, line: 502, type: !210)
!12786 = !DILocation(line: 502, column: 20, scope: !12781)
!12787 = !DILocation(line: 502, column: 27, scope: !12781)
!12788 = !DILocation(line: 503, column: 17, scope: !12781)
!12789 = !DILocation(line: 504, column: 14, scope: !12781)
!12790 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb9f49b3ec8a698bfE", scope: !12791, file: !8082, line: 507, type: !12583, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12792)
!12791 = !DINamespace(name: "{impl#41}", scope: !32)
!12792 = !{!12793, !12794}
!12793 = !DILocalVariable(name: "self", arg: 1, scope: !12790, file: !8082, line: 507, type: !12585)
!12794 = !DILocalVariable(name: "f", arg: 2, scope: !12790, file: !8082, line: 507, type: !210)
!12795 = !DILocation(line: 507, column: 20, scope: !12790)
!12796 = !DILocation(line: 507, column: 27, scope: !12790)
!12797 = !DILocation(line: 508, column: 17, scope: !12790)
!12798 = !DILocation(line: 509, column: 14, scope: !12790)
!12799 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h97b2ad61bd087f60E", scope: !12800, file: !8082, line: 512, type: !12583, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12801)
!12800 = !DINamespace(name: "{impl#42}", scope: !32)
!12801 = !{!12802, !12803}
!12802 = !DILocalVariable(name: "self", arg: 1, scope: !12799, file: !8082, line: 512, type: !12585)
!12803 = !DILocalVariable(name: "f", arg: 2, scope: !12799, file: !8082, line: 512, type: !210)
!12804 = !DILocation(line: 512, column: 20, scope: !12799)
!12805 = !DILocation(line: 512, column: 27, scope: !12799)
!12806 = !DILocation(line: 513, column: 17, scope: !12799)
!12807 = !DILocation(line: 514, column: 14, scope: !12799)
!12808 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf4c525aac2d49f93E", scope: !512, file: !8082, line: 532, type: !12809, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!12809 = !DISubroutineType(types: !12810)
!12810 = !{!512}
!12811 = !DILocation(line: 533, column: 17, scope: !12808)
!12812 = !DILocation(line: 541, column: 14, scope: !12808)
!12813 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hcbba4aa30e683b6dE", scope: !512, file: !8082, line: 545, type: !12814, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12816)
!12814 = !DISubroutineType(types: !12815)
!12815 = !{!20, !12585}
!12816 = !{!12817}
!12817 = !DILocalVariable(name: "self", arg: 1, scope: !12813, file: !8082, line: 545, type: !12585)
!12818 = !DILocation(line: 545, column: 31, scope: !12813)
!12819 = !DILocation(line: 546, column: 17, scope: !12813)
!12820 = !DILocation(line: 547, column: 14, scope: !12813)
!12821 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h862c2febb0ef1534E", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12826)
!12822 = !DINamespace(name: "{impl#0}", scope: !12823)
!12823 = !DINamespace(name: "fmt", scope: !12582)
!12824 = !DISubroutineType(types: !12825)
!12825 = !{!310, !12585}
!12826 = !{!12827}
!12827 = !DILocalVariable(name: "self", arg: 1, scope: !12828, file: !5460, line: 930, type: !12585)
!12828 = !DILexicalBlockFile(scope: !12821, file: !5460, discriminator: 0)
!12829 = !DILocation(line: 930, column: 1, scope: !12828)
!12830 = !DILocation(line: 875, column: 11, scope: !12821)
!12831 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h4977f0a2b76ded18E", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12832)
!12832 = !{!12833}
!12833 = !DILocalVariable(name: "self", arg: 1, scope: !12834, file: !5460, line: 930, type: !12585)
!12834 = !DILexicalBlockFile(scope: !12831, file: !5460, discriminator: 0)
!12835 = !DILocation(line: 930, column: 1, scope: !12834)
!12836 = !DILocation(line: 875, column: 11, scope: !12831)
!12837 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h716f4f3f4a718b5bE", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12838)
!12838 = !{!12839}
!12839 = !DILocalVariable(name: "self", arg: 1, scope: !12840, file: !5460, line: 930, type: !12585)
!12840 = !DILexicalBlockFile(scope: !12837, file: !5460, discriminator: 0)
!12841 = !DILocation(line: 930, column: 1, scope: !12840)
!12842 = !DILocation(line: 875, column: 11, scope: !12837)
!12843 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfd37aef3863bdcc9E", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12844)
!12844 = !{!12845}
!12845 = !DILocalVariable(name: "self", arg: 1, scope: !12846, file: !5460, line: 930, type: !12585)
!12846 = !DILexicalBlockFile(scope: !12843, file: !5460, discriminator: 0)
!12847 = !DILocation(line: 930, column: 1, scope: !12846)
!12848 = !DILocation(line: 875, column: 11, scope: !12843)
!12849 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hba9029a31fdc9f23E", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12850)
!12850 = !{!12851}
!12851 = !DILocalVariable(name: "self", arg: 1, scope: !12852, file: !5460, line: 930, type: !12585)
!12852 = !DILexicalBlockFile(scope: !12849, file: !5460, discriminator: 0)
!12853 = !DILocation(line: 930, column: 1, scope: !12852)
!12854 = !DILocation(line: 875, column: 11, scope: !12849)
!12855 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hfd83b408f470b22bE", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12856)
!12856 = !{!12857}
!12857 = !DILocalVariable(name: "self", arg: 1, scope: !12858, file: !5460, line: 930, type: !12585)
!12858 = !DILexicalBlockFile(scope: !12855, file: !5460, discriminator: 0)
!12859 = !DILocation(line: 930, column: 1, scope: !12858)
!12860 = !DILocation(line: 875, column: 11, scope: !12855)
!12861 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hf4253a82df73c60eE", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12862)
!12862 = !{!12863}
!12863 = !DILocalVariable(name: "self", arg: 1, scope: !12864, file: !5460, line: 930, type: !12585)
!12864 = !DILexicalBlockFile(scope: !12861, file: !5460, discriminator: 0)
!12865 = !DILocation(line: 930, column: 1, scope: !12864)
!12866 = !DILocation(line: 875, column: 11, scope: !12861)
!12867 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h37029dc1a4aa326cE", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12868)
!12868 = !{!12869}
!12869 = !DILocalVariable(name: "self", arg: 1, scope: !12870, file: !5460, line: 930, type: !12585)
!12870 = !DILexicalBlockFile(scope: !12867, file: !5460, discriminator: 0)
!12871 = !DILocation(line: 930, column: 1, scope: !12870)
!12872 = !DILocation(line: 875, column: 11, scope: !12867)
!12873 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7ba6eb7f54efce64E", scope: !12822, file: !8082, line: 460, type: !12824, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12874)
!12874 = !{!12875}
!12875 = !DILocalVariable(name: "self", arg: 1, scope: !12876, file: !5460, line: 930, type: !12585)
!12876 = !DILexicalBlockFile(scope: !12873, file: !5460, discriminator: 0)
!12877 = !DILocation(line: 930, column: 1, scope: !12876)
!12878 = !DILocation(line: 875, column: 11, scope: !12873)
!12879 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc2cfe6830acfe22cE", scope: !12880, file: !5460, line: 1042, type: !12881, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12884)
!12880 = !DINamespace(name: "{impl#62}", scope: !32)
!12881 = !DISubroutineType(types: !12882)
!12882 = !{!192, !12883, !210}
!12883 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!12884 = !{!12885, !12886}
!12885 = !DILocalVariable(name: "self", arg: 1, scope: !12879, file: !5460, line: 1042, type: !12883)
!12886 = !DILocalVariable(name: "f", arg: 2, scope: !12879, file: !5460, line: 1042, type: !210)
!12887 = !DILocation(line: 1042, column: 10, scope: !12879)
!12888 = !DILocation(line: 1042, column: 14, scope: !12879)
!12889 = !DILocation(line: 1042, column: 15, scope: !12879)
!12890 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a6776b2dcd7b10eE", scope: !12891, file: !5460, line: 1059, type: !12892, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12895)
!12891 = !DINamespace(name: "{impl#72}", scope: !32)
!12892 = !DISubroutineType(types: !12893)
!12893 = !{!192, !12894, !210}
!12894 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !820, size: 64, align: 64, dwarfAddressSpace: 0)
!12895 = !{!12896, !12897}
!12896 = !DILocalVariable(name: "self", arg: 1, scope: !12890, file: !5460, line: 1059, type: !12894)
!12897 = !DILocalVariable(name: "f", arg: 2, scope: !12890, file: !5460, line: 1059, type: !210)
!12898 = !DILocation(line: 1059, column: 23, scope: !12890)
!12899 = !{i8 0, i8 31}
!12900 = !DILocation(line: 1059, column: 27, scope: !12890)
!12901 = !DILocation(line: 1059, column: 28, scope: !12890)
!12902 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h0ad0c89a55d01c16E", scope: !698, file: !5867, line: 40, type: !5913, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12903)
!12903 = !{!12904}
!12904 = !DILocalVariable(name: "start_address", arg: 1, scope: !12902, file: !5867, line: 40, type: !355)
!12905 = !DILocation(line: 40, column: 48, scope: !12902)
!12906 = !DILocation(line: 41, column: 9, scope: !12902)
!12907 = !DILocation(line: 45, column: 6, scope: !12902)
!12908 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h547c94f19ed222b0E", scope: !664, file: !5867, line: 40, type: !5904, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12909)
!12909 = !{!12910}
!12910 = !DILocalVariable(name: "start_address", arg: 1, scope: !12908, file: !5867, line: 40, type: !355)
!12911 = !DILocation(line: 40, column: 48, scope: !12908)
!12912 = !DILocation(line: 41, column: 9, scope: !12908)
!12913 = !DILocation(line: 45, column: 6, scope: !12908)
!12914 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hcfafffeb851601a5E", scope: !682, file: !5867, line: 40, type: !5922, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12915)
!12915 = !{!12916}
!12916 = !DILocalVariable(name: "start_address", arg: 1, scope: !12914, file: !5867, line: 40, type: !355)
!12917 = !DILocation(line: 40, column: 48, scope: !12914)
!12918 = !DILocation(line: 41, column: 9, scope: !12914)
!12919 = !DILocation(line: 45, column: 6, scope: !12914)
!12920 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h0c5e4a1482265014E", scope: !698, file: !5867, line: 59, type: !12921, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12923)
!12921 = !DISubroutineType(types: !12922)
!12922 = !{!355, !698}
!12923 = !{!12924}
!12924 = !DILocalVariable(name: "self", arg: 1, scope: !12920, file: !5867, line: 59, type: !698)
!12925 = !DILocation(line: 59, column: 26, scope: !12920)
!12926 = !DILocation(line: 60, column: 9, scope: !12920)
!12927 = !DILocation(line: 61, column: 6, scope: !12920)
!12928 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h77de832ad71fb1c1E", scope: !664, file: !5867, line: 59, type: !12929, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12931)
!12929 = !DISubroutineType(types: !12930)
!12930 = !{!355, !664}
!12931 = !{!12932}
!12932 = !DILocalVariable(name: "self", arg: 1, scope: !12928, file: !5867, line: 59, type: !664)
!12933 = !DILocation(line: 59, column: 26, scope: !12928)
!12934 = !DILocation(line: 60, column: 9, scope: !12928)
!12935 = !DILocation(line: 61, column: 6, scope: !12928)
!12936 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17he96bbf7b5d657ba8E", scope: !682, file: !5867, line: 59, type: !12937, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12939)
!12937 = !DISubroutineType(types: !12938)
!12938 = !{!355, !682}
!12939 = !{!12940}
!12940 = !DILocalVariable(name: "self", arg: 1, scope: !12936, file: !5867, line: 59, type: !682)
!12941 = !DILocation(line: 59, column: 26, scope: !12936)
!12942 = !DILocation(line: 60, column: 9, scope: !12936)
!12943 = !DILocation(line: 61, column: 6, scope: !12936)
!12944 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9be4d651f07c451E", scope: !12945, file: !6022, line: 16, type: !12946, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12948)
!12945 = !DINamespace(name: "{impl#14}", scope: !572)
!12946 = !DISubroutineType(types: !12947)
!12947 = !{!192, !614, !210}
!12948 = !{!12949, !12950}
!12949 = !DILocalVariable(name: "self", arg: 1, scope: !12944, file: !6022, line: 16, type: !614)
!12950 = !DILocalVariable(name: "f", arg: 2, scope: !12944, file: !6022, line: 16, type: !210)
!12951 = !DILocation(line: 16, column: 10, scope: !12944)
!12952 = !DILocation(line: 19, column: 5, scope: !12944)
!12953 = !DILocation(line: 16, column: 15, scope: !12944)
!12954 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h939111f152772522E", scope: !12955, file: !6022, line: 682, type: !12956, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12959)
!12955 = !DINamespace(name: "{impl#15}", scope: !572)
!12956 = !DISubroutineType(types: !12957)
!12957 = !{!192, !12958, !210}
!12958 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!12959 = !{!12960, !12961}
!12960 = !DILocalVariable(name: "self", arg: 1, scope: !12954, file: !6022, line: 682, type: !12958)
!12961 = !DILocalVariable(name: "f", arg: 2, scope: !12954, file: !6022, line: 682, type: !210)
!12962 = !DILocation(line: 682, column: 10, scope: !12954)
!12963 = !DILocation(line: 684, column: 5, scope: !12954)
!12964 = !DILocation(line: 682, column: 15, scope: !12954)
!12965 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hcef545831b6aa81cE", scope: !12966, file: !6022, line: 780, type: !12967, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12970)
!12966 = !DINamespace(name: "{impl#16}", scope: !572)
!12967 = !DISubroutineType(types: !12968)
!12968 = !{!192, !12969, !210}
!12969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!12970 = !{!12971, !12972}
!12971 = !DILocalVariable(name: "self", arg: 1, scope: !12965, file: !6022, line: 780, type: !12969)
!12972 = !DILocalVariable(name: "f", arg: 2, scope: !12965, file: !6022, line: 780, type: !210)
!12973 = !DILocation(line: 780, column: 10, scope: !12965)
!12974 = !DILocation(line: 780, column: 14, scope: !12965)
!12975 = !DILocation(line: 780, column: 15, scope: !12965)
!12976 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h15cae51b0576786dE", scope: !12977, file: !6022, line: 786, type: !12978, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12981)
!12977 = !DINamespace(name: "{impl#17}", scope: !572)
!12978 = !DISubroutineType(types: !12979)
!12979 = !{!192, !12980, !210}
!12980 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !849, size: 64, align: 64, dwarfAddressSpace: 0)
!12981 = !{!12982, !12983}
!12982 = !DILocalVariable(name: "self", arg: 1, scope: !12976, file: !6022, line: 786, type: !12980)
!12983 = !DILocalVariable(name: "f", arg: 2, scope: !12976, file: !6022, line: 786, type: !210)
!12984 = !DILocation(line: 786, column: 10, scope: !12976)
!12985 = !DILocation(line: 786, column: 14, scope: !12976)
!12986 = !DILocation(line: 786, column: 15, scope: !12976)
!12987 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcf1dfbd82835293E", scope: !12988, file: !6039, line: 10, type: !12989, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12991)
!12988 = !DINamespace(name: "{impl#7}", scope: !576)
!12989 = !DISubroutineType(types: !12990)
!12990 = !{!192, !6054, !210}
!12991 = !{!12992, !12993}
!12992 = !DILocalVariable(name: "self", arg: 1, scope: !12987, file: !6039, line: 10, type: !6054)
!12993 = !DILocalVariable(name: "f", arg: 2, scope: !12987, file: !6039, line: 10, type: !210)
!12994 = !DILocation(line: 10, column: 10, scope: !12987)
!12995 = !DILocation(line: 12, column: 5, scope: !12987)
!12996 = !DILocation(line: 10, column: 15, scope: !12987)
!12997 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h13e979ebb8be93ecE", scope: !12998, file: !6039, line: 52, type: !12999, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13001)
!12998 = !DINamespace(name: "{impl#8}", scope: !576)
!12999 = !DISubroutineType(types: !13000)
!13000 = !{!192, !605, !210}
!13001 = !{!13002, !13003}
!13002 = !DILocalVariable(name: "self", arg: 1, scope: !12997, file: !6039, line: 52, type: !605)
!13003 = !DILocalVariable(name: "f", arg: 2, scope: !12997, file: !6039, line: 52, type: !210)
!13004 = !DILocation(line: 52, column: 10, scope: !12997)
!13005 = !DILocation(line: 54, column: 5, scope: !12997)
!13006 = !DILocation(line: 52, column: 15, scope: !12997)
!13007 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5bd521350d5c1dcE", scope: !13008, file: !6077, line: 32, type: !13009, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13011)
!13008 = !DINamespace(name: "{impl#7}", scope: !810)
!13009 = !DISubroutineType(types: !13010)
!13010 = !{!192, !6309, !210}
!13011 = !{!13012, !13013}
!13012 = !DILocalVariable(name: "self", arg: 1, scope: !13007, file: !6077, line: 32, type: !6309)
!13013 = !DILocalVariable(name: "f", arg: 2, scope: !13007, file: !6077, line: 32, type: !210)
!13014 = !DILocation(line: 32, column: 10, scope: !13007)
!13015 = !DILocation(line: 35, column: 5, scope: !13007)
!13016 = !DILocation(line: 32, column: 15, scope: !13007)
!13017 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hef087042f3e8db01E", scope: !13018, file: !6077, line: 920, type: !7280, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13019)
!13018 = !DINamespace(name: "{impl#8}", scope: !810)
!13019 = !{!13020, !13021}
!13020 = !DILocalVariable(name: "self", arg: 1, scope: !13017, file: !6077, line: 920, type: !7282)
!13021 = !DILocalVariable(name: "f", arg: 2, scope: !13017, file: !6077, line: 920, type: !210)
!13022 = !DILocation(line: 920, column: 10, scope: !13017)
!13023 = !DILocation(line: 920, column: 14, scope: !13017)
!13024 = !DILocation(line: 920, column: 15, scope: !13017)
!13025 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h445dc2d52182e994E", scope: !13026, file: !327, line: 57, type: !13027, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13030)
!13026 = !DINamespace(name: "{impl#4}", scope: !326)
!13027 = !DISubroutineType(types: !13028)
!13028 = !{!192, !13029, !210}
!13029 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7112, size: 64, align: 64, dwarfAddressSpace: 0)
!13030 = !{!13031, !13032, !13033, !13035, !13036, !13037}
!13031 = !DILocalVariable(name: "self", arg: 1, scope: !13025, file: !327, line: 57, type: !13029)
!13032 = !DILocalVariable(name: "f", arg: 2, scope: !13025, file: !327, line: 57, type: !210)
!13033 = !DILocalVariable(name: "__self_0", scope: !13034, file: !327, line: 62, type: !7414, align: 8)
!13034 = distinct !DILexicalBlock(scope: !13025, file: !327, line: 57, column: 10)
!13035 = !DILocalVariable(name: "__self_1", scope: !13034, file: !327, line: 64, type: !78, align: 8)
!13036 = !DILocalVariable(name: "__self_2", scope: !13034, file: !327, line: 70, type: !719, align: 8)
!13037 = !DILocalVariable(name: "__self_0", scope: !13038, file: !327, line: 75, type: !647, align: 8)
!13038 = distinct !DILexicalBlock(scope: !13025, file: !327, line: 57, column: 10)
!13039 = !DILocation(line: 57, column: 10, scope: !13025)
!13040 = !DILocation(line: 70, column: 9, scope: !13034)
!13041 = !DILocation(line: 75, column: 25, scope: !13038)
!13042 = !{i64 0, i64 5}
!13043 = !DILocation(line: 62, column: 9, scope: !13025)
!13044 = !DILocation(line: 62, column: 9, scope: !13034)
!13045 = !DILocation(line: 64, column: 9, scope: !13025)
!13046 = !DILocation(line: 64, column: 9, scope: !13034)
!13047 = !DILocation(line: 70, column: 9, scope: !13025)
!13048 = !DILocation(line: 57, column: 10, scope: !13034)
!13049 = !DILocation(line: 75, column: 25, scope: !13025)
!13050 = !DILocation(line: 57, column: 10, scope: !13038)
!13051 = !DILocation(line: 57, column: 15, scope: !13025)
!13052 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hbddc871759626e9cE", scope: !13053, file: !327, line: 79, type: !13054, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13056)
!13053 = !DINamespace(name: "{impl#5}", scope: !326)
!13054 = !DISubroutineType(types: !13055)
!13055 = !{!192, !7414, !210}
!13056 = !{!13057, !13058, !13059, !13061, !13063}
!13057 = !DILocalVariable(name: "self", arg: 1, scope: !13052, file: !327, line: 79, type: !7414)
!13058 = !DILocalVariable(name: "f", arg: 2, scope: !13052, file: !327, line: 79, type: !210)
!13059 = !DILocalVariable(name: "__self_0", scope: !13060, file: !327, line: 82, type: !746, align: 8)
!13060 = distinct !DILexicalBlock(scope: !13052, file: !327, line: 79, column: 10)
!13061 = !DILocalVariable(name: "__self_0", scope: !13062, file: !327, line: 84, type: !737, align: 8)
!13062 = distinct !DILexicalBlock(scope: !13052, file: !327, line: 79, column: 10)
!13063 = !DILocalVariable(name: "__self_0", scope: !13064, file: !327, line: 86, type: !728, align: 8)
!13064 = distinct !DILexicalBlock(scope: !13052, file: !327, line: 79, column: 10)
!13065 = !DILocation(line: 79, column: 10, scope: !13052)
!13066 = !DILocation(line: 82, column: 14, scope: !13060)
!13067 = !DILocation(line: 84, column: 14, scope: !13062)
!13068 = !DILocation(line: 86, column: 14, scope: !13064)
!13069 = !DILocation(line: 82, column: 14, scope: !13052)
!13070 = !DILocation(line: 79, column: 10, scope: !13060)
!13071 = !DILocation(line: 84, column: 14, scope: !13052)
!13072 = !DILocation(line: 79, column: 10, scope: !13062)
!13073 = !DILocation(line: 86, column: 14, scope: !13052)
!13074 = !DILocation(line: 79, column: 10, scope: !13064)
!13075 = !DILocation(line: 79, column: 15, scope: !13052)
!13076 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h42ba9b203df319d3E", scope: !13077, file: !327, line: 413, type: !13078, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13081)
!13077 = !DINamespace(name: "{impl#7}", scope: !326)
!13078 = !DISubroutineType(types: !13079)
!13079 = !{!192, !13080, !210}
!13080 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6250, size: 64, align: 64, dwarfAddressSpace: 0)
!13081 = !{!13082, !13083}
!13082 = !DILocalVariable(name: "self", arg: 1, scope: !13076, file: !327, line: 413, type: !13080)
!13083 = !DILocalVariable(name: "f", arg: 2, scope: !13076, file: !327, line: 413, type: !210)
!13084 = !DILocation(line: 413, column: 10, scope: !13076)
!13085 = !DILocation(line: 415, column: 27, scope: !13076)
!13086 = !DILocation(line: 413, column: 15, scope: !13076)
!13087 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17he8407e11489c8614E", scope: !13088, file: !327, line: 453, type: !13089, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13092)
!13088 = !DINamespace(name: "{impl#10}", scope: !326)
!13089 = !DISubroutineType(types: !13090)
!13090 = !{!192, !13091, !210}
!13091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !881, size: 64, align: 64, dwarfAddressSpace: 0)
!13092 = !{!13093, !13094, !13095}
!13093 = !DILocalVariable(name: "self", arg: 1, scope: !13087, file: !327, line: 453, type: !13091)
!13094 = !DILocalVariable(name: "f", arg: 2, scope: !13087, file: !327, line: 453, type: !210)
!13095 = !DILocalVariable(name: "__self_0", scope: !13096, file: !327, line: 461, type: !647, align: 8)
!13096 = distinct !DILexicalBlock(scope: !13087, file: !327, line: 453, column: 10)
!13097 = !DILocation(line: 453, column: 10, scope: !13087)
!13098 = !DILocation(line: 461, column: 25, scope: !13096)
!13099 = !DILocation(line: 461, column: 25, scope: !13087)
!13100 = !DILocation(line: 453, column: 10, scope: !13096)
!13101 = !DILocation(line: 453, column: 15, scope: !13087)
!13102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h80afd39955fdf3b4E", scope: !13103, file: !327, line: 465, type: !13104, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13107)
!13103 = !DINamespace(name: "{impl#11}", scope: !326)
!13104 = !DISubroutineType(types: !13105)
!13105 = !{!192, !13106, !210}
!13106 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!13107 = !{!13108, !13109}
!13108 = !DILocalVariable(name: "self", arg: 1, scope: !13102, file: !327, line: 465, type: !13106)
!13109 = !DILocalVariable(name: "f", arg: 2, scope: !13102, file: !327, line: 465, type: !210)
!13110 = !DILocation(line: 465, column: 10, scope: !13102)
!13111 = !DILocation(line: 465, column: 14, scope: !13102)
!13112 = !DILocation(line: 465, column: 15, scope: !13102)
!13113 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h0892ebd8c9dcf00aE", scope: !13114, file: !327, line: 475, type: !13115, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13118)
!13114 = !DINamespace(name: "{impl#12}", scope: !326)
!13115 = !DISubroutineType(types: !13116)
!13116 = !{!192, !13117, !210}
!13117 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3391, size: 64, align: 64, dwarfAddressSpace: 0)
!13118 = !{!13119, !13120, !13121}
!13119 = !DILocalVariable(name: "self", arg: 1, scope: !13113, file: !327, line: 475, type: !13117)
!13120 = !DILocalVariable(name: "f", arg: 2, scope: !13113, file: !327, line: 475, type: !210)
!13121 = !DILocalVariable(name: "__self_0", scope: !13122, file: !327, line: 483, type: !647, align: 8)
!13122 = distinct !DILexicalBlock(scope: !13113, file: !327, line: 475, column: 10)
!13123 = !DILocation(line: 475, column: 10, scope: !13113)
!13124 = !DILocation(line: 483, column: 25, scope: !13122)
!13125 = !DILocation(line: 483, column: 25, scope: !13113)
!13126 = !DILocation(line: 475, column: 10, scope: !13122)
!13127 = !DILocation(line: 475, column: 15, scope: !13113)
!13128 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hd96795df112ec911E", scope: !13129, file: !7478, line: 25, type: !13130, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13133)
!13129 = !DINamespace(name: "{impl#25}", scope: !673)
!13130 = !DISubroutineType(types: !13131)
!13131 = !{!192, !13132, !210}
!13132 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !672, size: 64, align: 64, dwarfAddressSpace: 0)
!13133 = !{!13134, !13135}
!13134 = !DILocalVariable(name: "self", arg: 1, scope: !13128, file: !7478, line: 25, type: !13132)
!13135 = !DILocalVariable(name: "f", arg: 2, scope: !13128, file: !7478, line: 25, type: !210)
!13136 = !DILocation(line: 25, column: 10, scope: !13128)
!13137 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h21d1ee2baf5f03baE", scope: !13138, file: !7478, line: 29, type: !13139, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13142)
!13138 = !DINamespace(name: "{impl#34}", scope: !673)
!13139 = !DISubroutineType(types: !13140)
!13140 = !{!192, !13141, !210}
!13141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !689, size: 64, align: 64, dwarfAddressSpace: 0)
!13142 = !{!13143, !13144}
!13143 = !DILocalVariable(name: "self", arg: 1, scope: !13137, file: !7478, line: 29, type: !13141)
!13144 = !DILocalVariable(name: "f", arg: 2, scope: !13137, file: !7478, line: 29, type: !210)
!13145 = !DILocation(line: 29, column: 10, scope: !13137)
!13146 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h91580d2e908ca4d9E", scope: !13147, file: !7478, line: 35, type: !13148, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13151)
!13147 = !DINamespace(name: "{impl#43}", scope: !673)
!13148 = !DISubroutineType(types: !13149)
!13149 = !{!192, !13150, !210}
!13150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !705, size: 64, align: 64, dwarfAddressSpace: 0)
!13151 = !{!13152, !13153}
!13152 = !DILocalVariable(name: "self", arg: 1, scope: !13146, file: !7478, line: 35, type: !13150)
!13153 = !DILocalVariable(name: "f", arg: 2, scope: !13146, file: !7478, line: 35, type: !210)
!13154 = !DILocation(line: 35, column: 10, scope: !13146)
!13155 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h0f2ea9524afb3dc4E", scope: !874, file: !7478, line: 106, type: !13156, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13158)
!13156 = !DISubroutineType(types: !13157)
!13157 = !{!60, !874}
!13158 = !{!13159}
!13159 = !DILocalVariable(name: "self", arg: 1, scope: !13155, file: !7478, line: 106, type: !874)
!13160 = !DILocation(line: 106, column: 26, scope: !13155)
!13161 = !DILocation(line: 107, column: 9, scope: !13155)
!13162 = !DILocation(line: 108, column: 6, scope: !13155)
!13163 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h485b6cd3b1dfb702E", scope: !968, file: !7478, line: 106, type: !13164, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13166)
!13164 = !DISubroutineType(types: !13165)
!13165 = !{!60, !968}
!13166 = !{!13167}
!13167 = !DILocalVariable(name: "self", arg: 1, scope: !13163, file: !7478, line: 106, type: !968)
!13168 = !DILocation(line: 106, column: 26, scope: !13163)
!13169 = !DILocation(line: 107, column: 9, scope: !13163)
!13170 = !DILocation(line: 108, column: 6, scope: !13163)
!13171 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1890f6179c09c5aE", scope: !1011, file: !7478, line: 106, type: !13172, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13174)
!13172 = !DISubroutineType(types: !13173)
!13173 = !{!60, !1011}
!13174 = !{!13175}
!13175 = !DILocalVariable(name: "self", arg: 1, scope: !13171, file: !7478, line: 106, type: !1011)
!13176 = !DILocation(line: 106, column: 26, scope: !13171)
!13177 = !DILocation(line: 107, column: 9, scope: !13171)
!13178 = !DILocation(line: 108, column: 6, scope: !13171)
!13179 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h80b838708e4691f5E", scope: !1011, file: !7478, line: 120, type: !13180, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13182)
!13180 = !DISubroutineType(types: !13181)
!13181 = !{!636, !1011}
!13182 = !{!13183}
!13183 = !DILocalVariable(name: "self", arg: 1, scope: !13179, file: !7478, line: 120, type: !1011)
!13184 = !DILocation(line: 120, column: 21, scope: !13179)
!13185 = !DILocation(line: 121, column: 9, scope: !13179)
!13186 = !DILocation(line: 122, column: 6, scope: !13179)
!13187 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb4dc4133970cdf1aE", scope: !874, file: !7478, line: 120, type: !13188, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13190)
!13188 = !DISubroutineType(types: !13189)
!13189 = !{!636, !874}
!13190 = !{!13191}
!13191 = !DILocalVariable(name: "self", arg: 1, scope: !13187, file: !7478, line: 120, type: !874)
!13192 = !DILocation(line: 120, column: 21, scope: !13187)
!13193 = !DILocation(line: 121, column: 9, scope: !13187)
!13194 = !DILocation(line: 122, column: 6, scope: !13187)
!13195 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hceaeb09d0e8baacaE", scope: !968, file: !7478, line: 120, type: !7520, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13196)
!13196 = !{!13197}
!13197 = !DILocalVariable(name: "self", arg: 1, scope: !13195, file: !7478, line: 120, type: !968)
!13198 = !DILocation(line: 120, column: 21, scope: !13195)
!13199 = !DILocation(line: 121, column: 9, scope: !13195)
!13200 = !DILocation(line: 122, column: 6, scope: !13195)
!13201 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h2518bb6ba6001914E", scope: !968, file: !7478, line: 127, type: !7520, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13202)
!13202 = !{!13203}
!13203 = !DILocalVariable(name: "self", arg: 1, scope: !13201, file: !7478, line: 127, type: !968)
!13204 = !DILocation(line: 127, column: 21, scope: !13201)
!13205 = !DILocation(line: 128, column: 9, scope: !13201)
!13206 = !DILocation(line: 129, column: 6, scope: !13201)
!13207 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h93cd1df75d05910fE", scope: !874, file: !7478, line: 127, type: !13188, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13208)
!13208 = !{!13209}
!13209 = !DILocalVariable(name: "self", arg: 1, scope: !13207, file: !7478, line: 127, type: !874)
!13210 = !DILocation(line: 127, column: 21, scope: !13207)
!13211 = !DILocation(line: 128, column: 9, scope: !13207)
!13212 = !DILocation(line: 129, column: 6, scope: !13207)
!13213 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h99f7dd618f7f5a3eE", scope: !1011, file: !7478, line: 127, type: !13180, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13214)
!13214 = !{!13215}
!13215 = !DILocalVariable(name: "self", arg: 1, scope: !13213, file: !7478, line: 127, type: !1011)
!13216 = !DILocation(line: 127, column: 21, scope: !13213)
!13217 = !DILocation(line: 128, column: 9, scope: !13213)
!13218 = !DILocation(line: 129, column: 6, scope: !13213)
!13219 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1a4cad1a0ff2b00fE", scope: !968, file: !7478, line: 157, type: !7520, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13220)
!13220 = !{!13221}
!13221 = !DILocalVariable(name: "self", arg: 1, scope: !13219, file: !7478, line: 157, type: !968)
!13222 = !DILocation(line: 157, column: 21, scope: !13219)
!13223 = !DILocation(line: 158, column: 9, scope: !13219)
!13224 = !DILocation(line: 159, column: 6, scope: !13219)
!13225 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17haf4724901708e06cE", scope: !874, file: !7478, line: 157, type: !13188, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13226)
!13226 = !{!13227}
!13227 = !DILocalVariable(name: "self", arg: 1, scope: !13225, file: !7478, line: 157, type: !874)
!13228 = !DILocation(line: 157, column: 21, scope: !13225)
!13229 = !DILocation(line: 158, column: 9, scope: !13225)
!13230 = !DILocation(line: 159, column: 6, scope: !13225)
!13231 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h4848f4bfee63338dE", scope: !13232, file: !7478, line: 401, type: !7529, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13233)
!13232 = !DINamespace(name: "{impl#75}", scope: !673)
!13233 = !{!13234, !13235}
!13234 = !DILocalVariable(name: "self", arg: 1, scope: !13231, file: !7478, line: 401, type: !7531)
!13235 = !DILocalVariable(name: "f", arg: 2, scope: !13231, file: !7478, line: 401, type: !210)
!13236 = !DILocation(line: 401, column: 10, scope: !13231)
!13237 = !DILocation(line: 401, column: 15, scope: !13231)
!13238 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h38d61667fd21bd6eE", scope: !13239, file: !7540, line: 12, type: !13240, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13243)
!13239 = !DINamespace(name: "{impl#20}", scope: !14)
!13240 = !DISubroutineType(types: !13241)
!13241 = !{!192, !13242, !210}
!13242 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!13243 = !{!13244, !13245}
!13244 = !DILocalVariable(name: "self", arg: 1, scope: !13238, file: !7540, line: 12, type: !13242)
!13245 = !DILocalVariable(name: "f", arg: 2, scope: !13238, file: !7540, line: 12, type: !210)
!13246 = !DILocation(line: 12, column: 10, scope: !13238)
!13247 = !DILocation(line: 12, column: 14, scope: !13238)
!13248 = !DILocation(line: 12, column: 15, scope: !13238)
!13249 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2960709c5d9bf329E", scope: !13250, file: !8082, line: 434, type: !13251, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13253)
!13250 = !DINamespace(name: "{impl#35}", scope: !14)
!13251 = !DISubroutineType(types: !13252)
!13252 = !{!192, !719, !210}
!13253 = !{!13254, !13255, !13256, !13258, !13260, !13262, !13264, !13266, !13268, !13270, !13272, !13274, !13276, !13278, !13280, !13282, !13284, !13286, !13288, !13290, !13292, !13294, !13296, !13298, !13300, !13302, !13304, !13306, !13308, !13310, !13312, !13314, !13316, !13318, !13320, !13322, !13324, !13326, !13328, !13330, !13332, !13334, !13336, !13338, !13340, !13342, !13344, !13346, !13348, !13350, !13352, !13354, !13356, !13358, !13360, !13362, !13364, !13366, !13368, !13370, !13372, !13374, !13376, !13378, !13380, !13382, !13384, !13386, !13388, !13390, !13392, !13394, !13396, !13398, !13400, !13402, !13404, !13406, !13408, !13410, !13412, !13414, !13416, !13418, !13420, !13422, !13424, !13426, !13428, !13430, !13432, !13434, !13436, !13438, !13440, !13442, !13444, !13446, !13448, !13450, !13452, !13454, !13456, !13458, !13460, !13462, !13464, !13466}
!13254 = !DILocalVariable(name: "self", arg: 1, scope: !13249, file: !8082, line: 434, type: !719)
!13255 = !DILocalVariable(name: "f", arg: 2, scope: !13249, file: !8082, line: 434, type: !210)
!13256 = !DILocalVariable(name: "first", scope: !13257, file: !8082, line: 471, type: !310, align: 1)
!13257 = distinct !DILexicalBlock(scope: !13249, file: !8082, line: 471, column: 17)
!13258 = !DILocalVariable(name: "residual", scope: !13259, file: !8082, line: 475, type: !8097, align: 1)
!13259 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13260 = !DILocalVariable(name: "val", scope: !13261, file: !8082, line: 475, type: !7, align: 1)
!13261 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13262 = !DILocalVariable(name: "residual", scope: !13263, file: !8082, line: 478, type: !8097, align: 1)
!13263 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13264 = !DILocalVariable(name: "val", scope: !13265, file: !8082, line: 478, type: !7, align: 1)
!13265 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13266 = !DILocalVariable(name: "residual", scope: !13267, file: !8082, line: 475, type: !8097, align: 1)
!13267 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13268 = !DILocalVariable(name: "val", scope: !13269, file: !8082, line: 475, type: !7, align: 1)
!13269 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13270 = !DILocalVariable(name: "residual", scope: !13271, file: !8082, line: 478, type: !8097, align: 1)
!13271 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13272 = !DILocalVariable(name: "val", scope: !13273, file: !8082, line: 478, type: !7, align: 1)
!13273 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13274 = !DILocalVariable(name: "residual", scope: !13275, file: !8082, line: 475, type: !8097, align: 1)
!13275 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13276 = !DILocalVariable(name: "val", scope: !13277, file: !8082, line: 475, type: !7, align: 1)
!13277 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13278 = !DILocalVariable(name: "residual", scope: !13279, file: !8082, line: 478, type: !8097, align: 1)
!13279 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13280 = !DILocalVariable(name: "val", scope: !13281, file: !8082, line: 478, type: !7, align: 1)
!13281 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13282 = !DILocalVariable(name: "residual", scope: !13283, file: !8082, line: 475, type: !8097, align: 1)
!13283 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13284 = !DILocalVariable(name: "val", scope: !13285, file: !8082, line: 475, type: !7, align: 1)
!13285 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13286 = !DILocalVariable(name: "residual", scope: !13287, file: !8082, line: 478, type: !8097, align: 1)
!13287 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13288 = !DILocalVariable(name: "val", scope: !13289, file: !8082, line: 478, type: !7, align: 1)
!13289 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13290 = !DILocalVariable(name: "residual", scope: !13291, file: !8082, line: 475, type: !8097, align: 1)
!13291 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13292 = !DILocalVariable(name: "val", scope: !13293, file: !8082, line: 475, type: !7, align: 1)
!13293 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13294 = !DILocalVariable(name: "residual", scope: !13295, file: !8082, line: 478, type: !8097, align: 1)
!13295 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13296 = !DILocalVariable(name: "val", scope: !13297, file: !8082, line: 478, type: !7, align: 1)
!13297 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13298 = !DILocalVariable(name: "residual", scope: !13299, file: !8082, line: 475, type: !8097, align: 1)
!13299 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13300 = !DILocalVariable(name: "val", scope: !13301, file: !8082, line: 475, type: !7, align: 1)
!13301 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13302 = !DILocalVariable(name: "residual", scope: !13303, file: !8082, line: 478, type: !8097, align: 1)
!13303 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13304 = !DILocalVariable(name: "val", scope: !13305, file: !8082, line: 478, type: !7, align: 1)
!13305 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13306 = !DILocalVariable(name: "residual", scope: !13307, file: !8082, line: 475, type: !8097, align: 1)
!13307 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13308 = !DILocalVariable(name: "val", scope: !13309, file: !8082, line: 475, type: !7, align: 1)
!13309 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13310 = !DILocalVariable(name: "residual", scope: !13311, file: !8082, line: 478, type: !8097, align: 1)
!13311 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13312 = !DILocalVariable(name: "val", scope: !13313, file: !8082, line: 478, type: !7, align: 1)
!13313 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13314 = !DILocalVariable(name: "residual", scope: !13315, file: !8082, line: 475, type: !8097, align: 1)
!13315 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13316 = !DILocalVariable(name: "val", scope: !13317, file: !8082, line: 475, type: !7, align: 1)
!13317 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13318 = !DILocalVariable(name: "residual", scope: !13319, file: !8082, line: 478, type: !8097, align: 1)
!13319 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13320 = !DILocalVariable(name: "val", scope: !13321, file: !8082, line: 478, type: !7, align: 1)
!13321 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13322 = !DILocalVariable(name: "residual", scope: !13323, file: !8082, line: 475, type: !8097, align: 1)
!13323 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13324 = !DILocalVariable(name: "val", scope: !13325, file: !8082, line: 475, type: !7, align: 1)
!13325 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13326 = !DILocalVariable(name: "residual", scope: !13327, file: !8082, line: 478, type: !8097, align: 1)
!13327 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13328 = !DILocalVariable(name: "val", scope: !13329, file: !8082, line: 478, type: !7, align: 1)
!13329 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13330 = !DILocalVariable(name: "residual", scope: !13331, file: !8082, line: 475, type: !8097, align: 1)
!13331 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13332 = !DILocalVariable(name: "val", scope: !13333, file: !8082, line: 475, type: !7, align: 1)
!13333 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13334 = !DILocalVariable(name: "residual", scope: !13335, file: !8082, line: 478, type: !8097, align: 1)
!13335 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13336 = !DILocalVariable(name: "val", scope: !13337, file: !8082, line: 478, type: !7, align: 1)
!13337 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13338 = !DILocalVariable(name: "residual", scope: !13339, file: !8082, line: 475, type: !8097, align: 1)
!13339 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13340 = !DILocalVariable(name: "val", scope: !13341, file: !8082, line: 475, type: !7, align: 1)
!13341 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13342 = !DILocalVariable(name: "residual", scope: !13343, file: !8082, line: 478, type: !8097, align: 1)
!13343 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13344 = !DILocalVariable(name: "val", scope: !13345, file: !8082, line: 478, type: !7, align: 1)
!13345 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13346 = !DILocalVariable(name: "residual", scope: !13347, file: !8082, line: 475, type: !8097, align: 1)
!13347 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13348 = !DILocalVariable(name: "val", scope: !13349, file: !8082, line: 475, type: !7, align: 1)
!13349 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13350 = !DILocalVariable(name: "residual", scope: !13351, file: !8082, line: 478, type: !8097, align: 1)
!13351 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13352 = !DILocalVariable(name: "val", scope: !13353, file: !8082, line: 478, type: !7, align: 1)
!13353 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13354 = !DILocalVariable(name: "residual", scope: !13355, file: !8082, line: 475, type: !8097, align: 1)
!13355 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13356 = !DILocalVariable(name: "val", scope: !13357, file: !8082, line: 475, type: !7, align: 1)
!13357 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13358 = !DILocalVariable(name: "residual", scope: !13359, file: !8082, line: 478, type: !8097, align: 1)
!13359 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13360 = !DILocalVariable(name: "val", scope: !13361, file: !8082, line: 478, type: !7, align: 1)
!13361 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13362 = !DILocalVariable(name: "residual", scope: !13363, file: !8082, line: 475, type: !8097, align: 1)
!13363 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13364 = !DILocalVariable(name: "val", scope: !13365, file: !8082, line: 475, type: !7, align: 1)
!13365 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13366 = !DILocalVariable(name: "residual", scope: !13367, file: !8082, line: 478, type: !8097, align: 1)
!13367 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13368 = !DILocalVariable(name: "val", scope: !13369, file: !8082, line: 478, type: !7, align: 1)
!13369 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13370 = !DILocalVariable(name: "residual", scope: !13371, file: !8082, line: 475, type: !8097, align: 1)
!13371 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13372 = !DILocalVariable(name: "val", scope: !13373, file: !8082, line: 475, type: !7, align: 1)
!13373 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13374 = !DILocalVariable(name: "residual", scope: !13375, file: !8082, line: 478, type: !8097, align: 1)
!13375 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13376 = !DILocalVariable(name: "val", scope: !13377, file: !8082, line: 478, type: !7, align: 1)
!13377 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13378 = !DILocalVariable(name: "residual", scope: !13379, file: !8082, line: 475, type: !8097, align: 1)
!13379 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13380 = !DILocalVariable(name: "val", scope: !13381, file: !8082, line: 475, type: !7, align: 1)
!13381 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13382 = !DILocalVariable(name: "residual", scope: !13383, file: !8082, line: 478, type: !8097, align: 1)
!13383 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13384 = !DILocalVariable(name: "val", scope: !13385, file: !8082, line: 478, type: !7, align: 1)
!13385 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13386 = !DILocalVariable(name: "residual", scope: !13387, file: !8082, line: 475, type: !8097, align: 1)
!13387 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13388 = !DILocalVariable(name: "val", scope: !13389, file: !8082, line: 475, type: !7, align: 1)
!13389 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13390 = !DILocalVariable(name: "residual", scope: !13391, file: !8082, line: 478, type: !8097, align: 1)
!13391 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13392 = !DILocalVariable(name: "val", scope: !13393, file: !8082, line: 478, type: !7, align: 1)
!13393 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13394 = !DILocalVariable(name: "residual", scope: !13395, file: !8082, line: 475, type: !8097, align: 1)
!13395 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13396 = !DILocalVariable(name: "val", scope: !13397, file: !8082, line: 475, type: !7, align: 1)
!13397 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13398 = !DILocalVariable(name: "residual", scope: !13399, file: !8082, line: 478, type: !8097, align: 1)
!13399 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13400 = !DILocalVariable(name: "val", scope: !13401, file: !8082, line: 478, type: !7, align: 1)
!13401 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13402 = !DILocalVariable(name: "residual", scope: !13403, file: !8082, line: 475, type: !8097, align: 1)
!13403 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13404 = !DILocalVariable(name: "val", scope: !13405, file: !8082, line: 475, type: !7, align: 1)
!13405 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13406 = !DILocalVariable(name: "residual", scope: !13407, file: !8082, line: 478, type: !8097, align: 1)
!13407 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13408 = !DILocalVariable(name: "val", scope: !13409, file: !8082, line: 478, type: !7, align: 1)
!13409 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13410 = !DILocalVariable(name: "residual", scope: !13411, file: !8082, line: 475, type: !8097, align: 1)
!13411 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13412 = !DILocalVariable(name: "val", scope: !13413, file: !8082, line: 475, type: !7, align: 1)
!13413 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13414 = !DILocalVariable(name: "residual", scope: !13415, file: !8082, line: 478, type: !8097, align: 1)
!13415 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13416 = !DILocalVariable(name: "val", scope: !13417, file: !8082, line: 478, type: !7, align: 1)
!13417 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13418 = !DILocalVariable(name: "residual", scope: !13419, file: !8082, line: 475, type: !8097, align: 1)
!13419 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13420 = !DILocalVariable(name: "val", scope: !13421, file: !8082, line: 475, type: !7, align: 1)
!13421 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13422 = !DILocalVariable(name: "residual", scope: !13423, file: !8082, line: 478, type: !8097, align: 1)
!13423 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13424 = !DILocalVariable(name: "val", scope: !13425, file: !8082, line: 478, type: !7, align: 1)
!13425 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13426 = !DILocalVariable(name: "residual", scope: !13427, file: !8082, line: 475, type: !8097, align: 1)
!13427 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13428 = !DILocalVariable(name: "val", scope: !13429, file: !8082, line: 475, type: !7, align: 1)
!13429 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13430 = !DILocalVariable(name: "residual", scope: !13431, file: !8082, line: 478, type: !8097, align: 1)
!13431 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13432 = !DILocalVariable(name: "val", scope: !13433, file: !8082, line: 478, type: !7, align: 1)
!13433 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13434 = !DILocalVariable(name: "residual", scope: !13435, file: !8082, line: 475, type: !8097, align: 1)
!13435 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13436 = !DILocalVariable(name: "val", scope: !13437, file: !8082, line: 475, type: !7, align: 1)
!13437 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13438 = !DILocalVariable(name: "residual", scope: !13439, file: !8082, line: 478, type: !8097, align: 1)
!13439 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13440 = !DILocalVariable(name: "val", scope: !13441, file: !8082, line: 478, type: !7, align: 1)
!13441 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13442 = !DILocalVariable(name: "residual", scope: !13443, file: !8082, line: 475, type: !8097, align: 1)
!13443 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 47)
!13444 = !DILocalVariable(name: "val", scope: !13445, file: !8082, line: 475, type: !7, align: 1)
!13445 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 475, column: 29)
!13446 = !DILocalVariable(name: "residual", scope: !13447, file: !8082, line: 478, type: !8097, align: 1)
!13447 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 70)
!13448 = !DILocalVariable(name: "val", scope: !13449, file: !8082, line: 478, type: !7, align: 1)
!13449 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 478, column: 25)
!13450 = !DILocalVariable(name: "extra_bits", scope: !13451, file: !8082, line: 481, type: !20, align: 8)
!13451 = distinct !DILexicalBlock(scope: !13257, file: !8082, line: 481, column: 17)
!13452 = !DILocalVariable(name: "residual", scope: !13453, file: !8082, line: 484, type: !8097, align: 1)
!13453 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 484, column: 43)
!13454 = !DILocalVariable(name: "val", scope: !13455, file: !8082, line: 484, type: !7, align: 1)
!13455 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 484, column: 25)
!13456 = !DILocalVariable(name: "residual", scope: !13457, file: !8082, line: 487, type: !8097, align: 1)
!13457 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 487, column: 38)
!13458 = !DILocalVariable(name: "val", scope: !13459, file: !8082, line: 487, type: !7, align: 1)
!13459 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 487, column: 21)
!13460 = !DILocalVariable(name: "residual", scope: !13461, file: !8082, line: 488, type: !8097, align: 1)
!13461 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 488, column: 70)
!13462 = !DILocalVariable(name: "val", scope: !13463, file: !8082, line: 488, type: !7, align: 1)
!13463 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 488, column: 21)
!13464 = !DILocalVariable(name: "residual", scope: !13465, file: !8082, line: 491, type: !8097, align: 1)
!13465 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 491, column: 43)
!13466 = !DILocalVariable(name: "val", scope: !13467, file: !8082, line: 491, type: !7, align: 1)
!13467 = distinct !DILexicalBlock(scope: !13451, file: !8082, line: 491, column: 21)
!13468 = !DILocation(line: 475, column: 47, scope: !13259)
!13469 = !DILocation(line: 475, column: 29, scope: !13261)
!13470 = !DILocation(line: 478, column: 70, scope: !13263)
!13471 = !DILocation(line: 478, column: 25, scope: !13265)
!13472 = !DILocation(line: 475, column: 47, scope: !13267)
!13473 = !DILocation(line: 475, column: 29, scope: !13269)
!13474 = !DILocation(line: 478, column: 70, scope: !13271)
!13475 = !DILocation(line: 478, column: 25, scope: !13273)
!13476 = !DILocation(line: 475, column: 47, scope: !13275)
!13477 = !DILocation(line: 475, column: 29, scope: !13277)
!13478 = !DILocation(line: 478, column: 70, scope: !13279)
!13479 = !DILocation(line: 478, column: 25, scope: !13281)
!13480 = !DILocation(line: 475, column: 47, scope: !13283)
!13481 = !DILocation(line: 475, column: 29, scope: !13285)
!13482 = !DILocation(line: 478, column: 70, scope: !13287)
!13483 = !DILocation(line: 478, column: 25, scope: !13289)
!13484 = !DILocation(line: 475, column: 47, scope: !13291)
!13485 = !DILocation(line: 475, column: 29, scope: !13293)
!13486 = !DILocation(line: 478, column: 70, scope: !13295)
!13487 = !DILocation(line: 478, column: 25, scope: !13297)
!13488 = !DILocation(line: 475, column: 47, scope: !13299)
!13489 = !DILocation(line: 475, column: 29, scope: !13301)
!13490 = !DILocation(line: 478, column: 70, scope: !13303)
!13491 = !DILocation(line: 478, column: 25, scope: !13305)
!13492 = !DILocation(line: 475, column: 47, scope: !13307)
!13493 = !DILocation(line: 475, column: 29, scope: !13309)
!13494 = !DILocation(line: 478, column: 70, scope: !13311)
!13495 = !DILocation(line: 478, column: 25, scope: !13313)
!13496 = !DILocation(line: 475, column: 47, scope: !13315)
!13497 = !DILocation(line: 475, column: 29, scope: !13317)
!13498 = !DILocation(line: 478, column: 70, scope: !13319)
!13499 = !DILocation(line: 478, column: 25, scope: !13321)
!13500 = !DILocation(line: 475, column: 47, scope: !13323)
!13501 = !DILocation(line: 475, column: 29, scope: !13325)
!13502 = !DILocation(line: 478, column: 70, scope: !13327)
!13503 = !DILocation(line: 478, column: 25, scope: !13329)
!13504 = !DILocation(line: 475, column: 47, scope: !13331)
!13505 = !DILocation(line: 475, column: 29, scope: !13333)
!13506 = !DILocation(line: 478, column: 70, scope: !13335)
!13507 = !DILocation(line: 478, column: 25, scope: !13337)
!13508 = !DILocation(line: 475, column: 47, scope: !13339)
!13509 = !DILocation(line: 475, column: 29, scope: !13341)
!13510 = !DILocation(line: 478, column: 70, scope: !13343)
!13511 = !DILocation(line: 478, column: 25, scope: !13345)
!13512 = !DILocation(line: 475, column: 47, scope: !13347)
!13513 = !DILocation(line: 475, column: 29, scope: !13349)
!13514 = !DILocation(line: 478, column: 70, scope: !13351)
!13515 = !DILocation(line: 478, column: 25, scope: !13353)
!13516 = !DILocation(line: 475, column: 47, scope: !13355)
!13517 = !DILocation(line: 475, column: 29, scope: !13357)
!13518 = !DILocation(line: 478, column: 70, scope: !13359)
!13519 = !DILocation(line: 478, column: 25, scope: !13361)
!13520 = !DILocation(line: 475, column: 47, scope: !13363)
!13521 = !DILocation(line: 475, column: 29, scope: !13365)
!13522 = !DILocation(line: 478, column: 70, scope: !13367)
!13523 = !DILocation(line: 478, column: 25, scope: !13369)
!13524 = !DILocation(line: 475, column: 47, scope: !13371)
!13525 = !DILocation(line: 475, column: 29, scope: !13373)
!13526 = !DILocation(line: 478, column: 70, scope: !13375)
!13527 = !DILocation(line: 478, column: 25, scope: !13377)
!13528 = !DILocation(line: 475, column: 47, scope: !13379)
!13529 = !DILocation(line: 475, column: 29, scope: !13381)
!13530 = !DILocation(line: 478, column: 70, scope: !13383)
!13531 = !DILocation(line: 478, column: 25, scope: !13385)
!13532 = !DILocation(line: 475, column: 47, scope: !13387)
!13533 = !DILocation(line: 475, column: 29, scope: !13389)
!13534 = !DILocation(line: 478, column: 70, scope: !13391)
!13535 = !DILocation(line: 478, column: 25, scope: !13393)
!13536 = !DILocation(line: 475, column: 47, scope: !13395)
!13537 = !DILocation(line: 475, column: 29, scope: !13397)
!13538 = !DILocation(line: 478, column: 70, scope: !13399)
!13539 = !DILocation(line: 478, column: 25, scope: !13401)
!13540 = !DILocation(line: 475, column: 47, scope: !13403)
!13541 = !DILocation(line: 475, column: 29, scope: !13405)
!13542 = !DILocation(line: 478, column: 70, scope: !13407)
!13543 = !DILocation(line: 478, column: 25, scope: !13409)
!13544 = !DILocation(line: 475, column: 47, scope: !13411)
!13545 = !DILocation(line: 475, column: 29, scope: !13413)
!13546 = !DILocation(line: 478, column: 70, scope: !13415)
!13547 = !DILocation(line: 478, column: 25, scope: !13417)
!13548 = !DILocation(line: 475, column: 47, scope: !13419)
!13549 = !DILocation(line: 475, column: 29, scope: !13421)
!13550 = !DILocation(line: 478, column: 70, scope: !13423)
!13551 = !DILocation(line: 478, column: 25, scope: !13425)
!13552 = !DILocation(line: 475, column: 47, scope: !13427)
!13553 = !DILocation(line: 475, column: 29, scope: !13429)
!13554 = !DILocation(line: 478, column: 70, scope: !13431)
!13555 = !DILocation(line: 478, column: 25, scope: !13433)
!13556 = !DILocation(line: 475, column: 47, scope: !13435)
!13557 = !DILocation(line: 475, column: 29, scope: !13437)
!13558 = !DILocation(line: 478, column: 70, scope: !13439)
!13559 = !DILocation(line: 478, column: 25, scope: !13441)
!13560 = !DILocation(line: 475, column: 47, scope: !13443)
!13561 = !DILocation(line: 475, column: 29, scope: !13445)
!13562 = !DILocation(line: 478, column: 70, scope: !13447)
!13563 = !DILocation(line: 478, column: 25, scope: !13449)
!13564 = !DILocation(line: 484, column: 43, scope: !13453)
!13565 = !DILocation(line: 484, column: 25, scope: !13455)
!13566 = !DILocation(line: 487, column: 38, scope: !13457)
!13567 = !DILocation(line: 487, column: 21, scope: !13459)
!13568 = !DILocation(line: 488, column: 70, scope: !13461)
!13569 = !DILocation(line: 488, column: 21, scope: !13463)
!13570 = !DILocation(line: 491, column: 43, scope: !13465)
!13571 = !DILocation(line: 491, column: 21, scope: !13467)
!13572 = !DILocation(line: 434, column: 20, scope: !13249)
!13573 = !DILocation(line: 434, column: 27, scope: !13249)
!13574 = !DILocation(line: 471, column: 21, scope: !13257)
!13575 = !DILocation(line: 481, column: 21, scope: !13451)
!13576 = !DILocation(line: 471, column: 33, scope: !13249)
!13577 = !DILocation(line: 473, column: 46, scope: !13257)
!13578 = !DILocation(line: 474, column: 29, scope: !13257)
!13579 = !DILocation(line: 474, column: 28, scope: !13257)
!13580 = !DILocation(line: 477, column: 25, scope: !13257)
!13581 = !DILocation(line: 478, column: 25, scope: !13257)
!13582 = !DILocation(line: 475, column: 29, scope: !13257)
!13583 = !DILocation(line: 475, column: 29, scope: !13259)
!13584 = !DILocation(line: 494, column: 14, scope: !13249)
!13585 = !DILocation(line: 478, column: 25, scope: !13263)
!13586 = !DILocation(line: 475, column: 29, scope: !13267)
!13587 = !DILocation(line: 478, column: 25, scope: !13271)
!13588 = !DILocation(line: 475, column: 29, scope: !13275)
!13589 = !DILocation(line: 478, column: 25, scope: !13279)
!13590 = !DILocation(line: 475, column: 29, scope: !13283)
!13591 = !DILocation(line: 478, column: 25, scope: !13287)
!13592 = !DILocation(line: 475, column: 29, scope: !13291)
!13593 = !DILocation(line: 478, column: 25, scope: !13295)
!13594 = !DILocation(line: 475, column: 29, scope: !13299)
!13595 = !DILocation(line: 478, column: 25, scope: !13303)
!13596 = !DILocation(line: 475, column: 29, scope: !13307)
!13597 = !DILocation(line: 478, column: 25, scope: !13311)
!13598 = !DILocation(line: 475, column: 29, scope: !13315)
!13599 = !DILocation(line: 478, column: 25, scope: !13319)
!13600 = !DILocation(line: 475, column: 29, scope: !13323)
!13601 = !DILocation(line: 478, column: 25, scope: !13327)
!13602 = !DILocation(line: 475, column: 29, scope: !13331)
!13603 = !DILocation(line: 478, column: 25, scope: !13335)
!13604 = !DILocation(line: 475, column: 29, scope: !13339)
!13605 = !DILocation(line: 478, column: 25, scope: !13343)
!13606 = !DILocation(line: 475, column: 29, scope: !13347)
!13607 = !DILocation(line: 478, column: 25, scope: !13351)
!13608 = !DILocation(line: 475, column: 29, scope: !13355)
!13609 = !DILocation(line: 478, column: 25, scope: !13359)
!13610 = !DILocation(line: 475, column: 29, scope: !13363)
!13611 = !DILocation(line: 478, column: 25, scope: !13367)
!13612 = !DILocation(line: 475, column: 29, scope: !13371)
!13613 = !DILocation(line: 478, column: 25, scope: !13375)
!13614 = !DILocation(line: 475, column: 29, scope: !13379)
!13615 = !DILocation(line: 478, column: 25, scope: !13383)
!13616 = !DILocation(line: 475, column: 29, scope: !13387)
!13617 = !DILocation(line: 478, column: 25, scope: !13391)
!13618 = !DILocation(line: 475, column: 29, scope: !13395)
!13619 = !DILocation(line: 478, column: 25, scope: !13399)
!13620 = !DILocation(line: 475, column: 29, scope: !13403)
!13621 = !DILocation(line: 478, column: 25, scope: !13407)
!13622 = !DILocation(line: 475, column: 29, scope: !13411)
!13623 = !DILocation(line: 478, column: 25, scope: !13415)
!13624 = !DILocation(line: 475, column: 29, scope: !13419)
!13625 = !DILocation(line: 478, column: 25, scope: !13423)
!13626 = !DILocation(line: 475, column: 29, scope: !13427)
!13627 = !DILocation(line: 478, column: 25, scope: !13431)
!13628 = !DILocation(line: 475, column: 29, scope: !13435)
!13629 = !DILocation(line: 478, column: 25, scope: !13439)
!13630 = !DILocation(line: 481, column: 34, scope: !13257)
!13631 = !DILocation(line: 481, column: 47, scope: !13257)
!13632 = !DILocation(line: 481, column: 46, scope: !13257)
!13633 = !DILocation(line: 482, column: 20, scope: !13451)
!13634 = !DILocation(line: 475, column: 29, scope: !13443)
!13635 = !DILocation(line: 478, column: 25, scope: !13447)
!13636 = !DILocation(line: 490, column: 20, scope: !13451)
!13637 = !DILocation(line: 483, column: 25, scope: !13451)
!13638 = !DILocation(line: 483, column: 24, scope: !13451)
!13639 = !DILocation(line: 486, column: 21, scope: !13451)
!13640 = !DILocation(line: 487, column: 21, scope: !13451)
!13641 = !DILocation(line: 484, column: 25, scope: !13451)
!13642 = !DILocation(line: 484, column: 25, scope: !13453)
!13643 = !DILocation(line: 488, column: 21, scope: !13451)
!13644 = !DILocation(line: 487, column: 21, scope: !13457)
!13645 = !DILocation(line: 488, column: 21, scope: !13461)
!13646 = !DILocation(line: 493, column: 17, scope: !13451)
!13647 = !DILocation(line: 491, column: 21, scope: !13451)
!13648 = !DILocation(line: 491, column: 21, scope: !13465)
!13649 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbcc0afd77af3e9e4E", scope: !13650, file: !8082, line: 497, type: !13251, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13651)
!13650 = !DINamespace(name: "{impl#36}", scope: !14)
!13651 = !{!13652, !13653}
!13652 = !DILocalVariable(name: "self", arg: 1, scope: !13649, file: !8082, line: 497, type: !719)
!13653 = !DILocalVariable(name: "f", arg: 2, scope: !13649, file: !8082, line: 497, type: !210)
!13654 = !DILocation(line: 497, column: 20, scope: !13649)
!13655 = !DILocation(line: 497, column: 27, scope: !13649)
!13656 = !DILocation(line: 498, column: 17, scope: !13649)
!13657 = !DILocation(line: 499, column: 14, scope: !13649)
!13658 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3b519ca542ba589fE", scope: !13659, file: !8082, line: 502, type: !13251, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13660)
!13659 = !DINamespace(name: "{impl#37}", scope: !14)
!13660 = !{!13661, !13662}
!13661 = !DILocalVariable(name: "self", arg: 1, scope: !13658, file: !8082, line: 502, type: !719)
!13662 = !DILocalVariable(name: "f", arg: 2, scope: !13658, file: !8082, line: 502, type: !210)
!13663 = !DILocation(line: 502, column: 20, scope: !13658)
!13664 = !DILocation(line: 502, column: 27, scope: !13658)
!13665 = !DILocation(line: 503, column: 17, scope: !13658)
!13666 = !DILocation(line: 504, column: 14, scope: !13658)
!13667 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc56a5b0121db5df2E", scope: !13668, file: !8082, line: 507, type: !13251, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13669)
!13668 = !DINamespace(name: "{impl#38}", scope: !14)
!13669 = !{!13670, !13671}
!13670 = !DILocalVariable(name: "self", arg: 1, scope: !13667, file: !8082, line: 507, type: !719)
!13671 = !DILocalVariable(name: "f", arg: 2, scope: !13667, file: !8082, line: 507, type: !210)
!13672 = !DILocation(line: 507, column: 20, scope: !13667)
!13673 = !DILocation(line: 507, column: 27, scope: !13667)
!13674 = !DILocation(line: 508, column: 17, scope: !13667)
!13675 = !DILocation(line: 509, column: 14, scope: !13667)
!13676 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h455aac4053c22c9aE", scope: !13677, file: !8082, line: 512, type: !13251, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13678)
!13677 = !DINamespace(name: "{impl#39}", scope: !14)
!13678 = !{!13679, !13680}
!13679 = !DILocalVariable(name: "self", arg: 1, scope: !13676, file: !8082, line: 512, type: !719)
!13680 = !DILocalVariable(name: "f", arg: 2, scope: !13676, file: !8082, line: 512, type: !210)
!13681 = !DILocation(line: 512, column: 20, scope: !13676)
!13682 = !DILocation(line: 512, column: 27, scope: !13676)
!13683 = !DILocation(line: 513, column: 17, scope: !13676)
!13684 = !DILocation(line: 514, column: 14, scope: !13676)
!13685 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hd48acec453f61371E", scope: !366, file: !8082, line: 532, type: !13686, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!13686 = !DISubroutineType(types: !13687)
!13687 = !{!366}
!13688 = !DILocation(line: 533, column: 17, scope: !13685)
!13689 = !DILocation(line: 541, column: 14, scope: !13685)
!13690 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h88ef6c953c26f147E", scope: !366, file: !8082, line: 545, type: !13691, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13693)
!13691 = !DISubroutineType(types: !13692)
!13692 = !{!20, !719}
!13693 = !{!13694}
!13694 = !DILocalVariable(name: "self", arg: 1, scope: !13690, file: !8082, line: 545, type: !719)
!13695 = !DILocation(line: 545, column: 31, scope: !13690)
!13696 = !DILocation(line: 546, column: 17, scope: !13690)
!13697 = !DILocation(line: 547, column: 14, scope: !13690)
!13698 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h0d103fb4a0afbc4cE", scope: !366, file: !8082, line: 563, type: !13699, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13701)
!13699 = !DISubroutineType(types: !13700)
!13700 = !{!366, !20}
!13701 = !{!13702}
!13702 = !DILocalVariable(name: "bits", arg: 1, scope: !13698, file: !8082, line: 563, type: !20)
!13703 = !DILocation(line: 563, column: 45, scope: !13698)
!13704 = !DILocation(line: 564, column: 37, scope: !13698)
!13705 = !DILocation(line: 564, column: 30, scope: !13698)
!13706 = !DILocation(line: 564, column: 17, scope: !13698)
!13707 = !DILocation(line: 565, column: 14, scope: !13698)
!13708 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h764631db1ebc4a74E", scope: !366, file: !8082, line: 603, type: !13709, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13711)
!13709 = !DISubroutineType(types: !13710)
!13710 = !{!310, !719, !366}
!13711 = !{!13712, !13713}
!13712 = !DILocalVariable(name: "self", arg: 1, scope: !13708, file: !8082, line: 603, type: !719)
!13713 = !DILocalVariable(name: "other", arg: 2, scope: !13708, file: !8082, line: 603, type: !366)
!13714 = !DILocation(line: 603, column: 35, scope: !13708)
!13715 = !DILocation(line: 603, column: 42, scope: !13708)
!13716 = !DILocation(line: 604, column: 18, scope: !13708)
!13717 = !DILocation(line: 604, column: 17, scope: !13708)
!13718 = !DILocation(line: 605, column: 14, scope: !13708)
!13719 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3be7d70ae26a716bE", scope: !13720, file: !8082, line: 731, type: !13721, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13723)
!13720 = !DINamespace(name: "{impl#41}", scope: !14)
!13721 = !DISubroutineType(types: !13722)
!13722 = !{!366, !366, !366}
!13723 = !{!13724, !13725}
!13724 = !DILocalVariable(name: "self", arg: 1, scope: !13719, file: !8082, line: 731, type: !366)
!13725 = !DILocalVariable(name: "other", arg: 2, scope: !13719, file: !8082, line: 731, type: !366)
!13726 = !DILocation(line: 731, column: 22, scope: !13719)
!13727 = !DILocation(line: 731, column: 28, scope: !13719)
!13728 = !DILocation(line: 732, column: 30, scope: !13719)
!13729 = !DILocation(line: 732, column: 17, scope: !13719)
!13730 = !DILocation(line: 733, column: 14, scope: !13719)
!13731 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17he4236495fa12f9e4E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13736)
!13732 = !DINamespace(name: "{impl#0}", scope: !13733)
!13733 = !DINamespace(name: "fmt", scope: !13250)
!13734 = !DISubroutineType(types: !13735)
!13735 = !{!310, !719}
!13736 = !{!13737}
!13737 = !DILocalVariable(name: "self", arg: 1, scope: !13738, file: !7540, line: 107, type: !719)
!13738 = !DILexicalBlockFile(scope: !13731, file: !7540, discriminator: 0)
!13739 = !DILocation(line: 107, column: 1, scope: !13738)
!13740 = !DILocation(line: 875, column: 11, scope: !13731)
!13741 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6b183e5af873b6b7E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13742)
!13742 = !{!13743}
!13743 = !DILocalVariable(name: "self", arg: 1, scope: !13744, file: !7540, line: 107, type: !719)
!13744 = !DILexicalBlockFile(scope: !13741, file: !7540, discriminator: 0)
!13745 = !DILocation(line: 107, column: 1, scope: !13744)
!13746 = !DILocation(line: 875, column: 11, scope: !13741)
!13747 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h7bbca3a9172486bcE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13748)
!13748 = !{!13749}
!13749 = !DILocalVariable(name: "self", arg: 1, scope: !13750, file: !7540, line: 107, type: !719)
!13750 = !DILexicalBlockFile(scope: !13747, file: !7540, discriminator: 0)
!13751 = !DILocation(line: 107, column: 1, scope: !13750)
!13752 = !DILocation(line: 875, column: 11, scope: !13747)
!13753 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h588c35b9f3b795e3E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13754)
!13754 = !{!13755}
!13755 = !DILocalVariable(name: "self", arg: 1, scope: !13756, file: !7540, line: 107, type: !719)
!13756 = !DILexicalBlockFile(scope: !13753, file: !7540, discriminator: 0)
!13757 = !DILocation(line: 107, column: 1, scope: !13756)
!13758 = !DILocation(line: 875, column: 11, scope: !13753)
!13759 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17headf2699c25fd22eE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13760)
!13760 = !{!13761}
!13761 = !DILocalVariable(name: "self", arg: 1, scope: !13762, file: !7540, line: 107, type: !719)
!13762 = !DILexicalBlockFile(scope: !13759, file: !7540, discriminator: 0)
!13763 = !DILocation(line: 107, column: 1, scope: !13762)
!13764 = !DILocation(line: 875, column: 11, scope: !13759)
!13765 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h2f491b05c2ee4b65E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13766)
!13766 = !{!13767}
!13767 = !DILocalVariable(name: "self", arg: 1, scope: !13768, file: !7540, line: 107, type: !719)
!13768 = !DILexicalBlockFile(scope: !13765, file: !7540, discriminator: 0)
!13769 = !DILocation(line: 107, column: 1, scope: !13768)
!13770 = !DILocation(line: 875, column: 11, scope: !13765)
!13771 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7cbea891e7e7c4a2E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13772)
!13772 = !{!13773}
!13773 = !DILocalVariable(name: "self", arg: 1, scope: !13774, file: !7540, line: 107, type: !719)
!13774 = !DILexicalBlockFile(scope: !13771, file: !7540, discriminator: 0)
!13775 = !DILocation(line: 107, column: 1, scope: !13774)
!13776 = !DILocation(line: 875, column: 11, scope: !13771)
!13777 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hd7a927f35d9b60d7E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13778)
!13778 = !{!13779}
!13779 = !DILocalVariable(name: "self", arg: 1, scope: !13780, file: !7540, line: 107, type: !719)
!13780 = !DILexicalBlockFile(scope: !13777, file: !7540, discriminator: 0)
!13781 = !DILocation(line: 107, column: 1, scope: !13780)
!13782 = !DILocation(line: 875, column: 11, scope: !13777)
!13783 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h0ef30aaf1458b2f3E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13784)
!13784 = !{!13785}
!13785 = !DILocalVariable(name: "self", arg: 1, scope: !13786, file: !7540, line: 107, type: !719)
!13786 = !DILexicalBlockFile(scope: !13783, file: !7540, discriminator: 0)
!13787 = !DILocation(line: 107, column: 1, scope: !13786)
!13788 = !DILocation(line: 875, column: 11, scope: !13783)
!13789 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h26de1712b0d3b8e1E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13790)
!13790 = !{!13791}
!13791 = !DILocalVariable(name: "self", arg: 1, scope: !13792, file: !7540, line: 107, type: !719)
!13792 = !DILexicalBlockFile(scope: !13789, file: !7540, discriminator: 0)
!13793 = !DILocation(line: 107, column: 1, scope: !13792)
!13794 = !DILocation(line: 875, column: 11, scope: !13789)
!13795 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3bcf8391bc3a0663E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13796)
!13796 = !{!13797}
!13797 = !DILocalVariable(name: "self", arg: 1, scope: !13798, file: !7540, line: 107, type: !719)
!13798 = !DILexicalBlockFile(scope: !13795, file: !7540, discriminator: 0)
!13799 = !DILocation(line: 107, column: 1, scope: !13798)
!13800 = !DILocation(line: 875, column: 11, scope: !13795)
!13801 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h1dd80aed0737f01eE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13802)
!13802 = !{!13803}
!13803 = !DILocalVariable(name: "self", arg: 1, scope: !13804, file: !7540, line: 107, type: !719)
!13804 = !DILexicalBlockFile(scope: !13801, file: !7540, discriminator: 0)
!13805 = !DILocation(line: 107, column: 1, scope: !13804)
!13806 = !DILocation(line: 875, column: 11, scope: !13801)
!13807 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hebff70c00b483195E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13808)
!13808 = !{!13809}
!13809 = !DILocalVariable(name: "self", arg: 1, scope: !13810, file: !7540, line: 107, type: !719)
!13810 = !DILexicalBlockFile(scope: !13807, file: !7540, discriminator: 0)
!13811 = !DILocation(line: 107, column: 1, scope: !13810)
!13812 = !DILocation(line: 875, column: 11, scope: !13807)
!13813 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h7f52737a2683cc64E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13814)
!13814 = !{!13815}
!13815 = !DILocalVariable(name: "self", arg: 1, scope: !13816, file: !7540, line: 107, type: !719)
!13816 = !DILexicalBlockFile(scope: !13813, file: !7540, discriminator: 0)
!13817 = !DILocation(line: 107, column: 1, scope: !13816)
!13818 = !DILocation(line: 875, column: 11, scope: !13813)
!13819 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hef19864d9ab47bbcE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13820)
!13820 = !{!13821}
!13821 = !DILocalVariable(name: "self", arg: 1, scope: !13822, file: !7540, line: 107, type: !719)
!13822 = !DILexicalBlockFile(scope: !13819, file: !7540, discriminator: 0)
!13823 = !DILocation(line: 107, column: 1, scope: !13822)
!13824 = !DILocation(line: 875, column: 11, scope: !13819)
!13825 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hdbccdc6066a81487E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13826)
!13826 = !{!13827}
!13827 = !DILocalVariable(name: "self", arg: 1, scope: !13828, file: !7540, line: 107, type: !719)
!13828 = !DILexicalBlockFile(scope: !13825, file: !7540, discriminator: 0)
!13829 = !DILocation(line: 107, column: 1, scope: !13828)
!13830 = !DILocation(line: 875, column: 11, scope: !13825)
!13831 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h35d802db06dedd8eE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13832)
!13832 = !{!13833}
!13833 = !DILocalVariable(name: "self", arg: 1, scope: !13834, file: !7540, line: 107, type: !719)
!13834 = !DILexicalBlockFile(scope: !13831, file: !7540, discriminator: 0)
!13835 = !DILocation(line: 107, column: 1, scope: !13834)
!13836 = !DILocation(line: 875, column: 11, scope: !13831)
!13837 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hb27c2ff4f01a81f8E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13838)
!13838 = !{!13839}
!13839 = !DILocalVariable(name: "self", arg: 1, scope: !13840, file: !7540, line: 107, type: !719)
!13840 = !DILexicalBlockFile(scope: !13837, file: !7540, discriminator: 0)
!13841 = !DILocation(line: 107, column: 1, scope: !13840)
!13842 = !DILocation(line: 875, column: 11, scope: !13837)
!13843 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h1fd9c7da4588c596E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13844)
!13844 = !{!13845}
!13845 = !DILocalVariable(name: "self", arg: 1, scope: !13846, file: !7540, line: 107, type: !719)
!13846 = !DILexicalBlockFile(scope: !13843, file: !7540, discriminator: 0)
!13847 = !DILocation(line: 107, column: 1, scope: !13846)
!13848 = !DILocation(line: 875, column: 11, scope: !13843)
!13849 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h37018e06026ce7fbE", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13850)
!13850 = !{!13851}
!13851 = !DILocalVariable(name: "self", arg: 1, scope: !13852, file: !7540, line: 107, type: !719)
!13852 = !DILexicalBlockFile(scope: !13849, file: !7540, discriminator: 0)
!13853 = !DILocation(line: 107, column: 1, scope: !13852)
!13854 = !DILocation(line: 875, column: 11, scope: !13849)
!13855 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h01f471bc6d9ac9f6E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13856)
!13856 = !{!13857}
!13857 = !DILocalVariable(name: "self", arg: 1, scope: !13858, file: !7540, line: 107, type: !719)
!13858 = !DILexicalBlockFile(scope: !13855, file: !7540, discriminator: 0)
!13859 = !DILocation(line: 107, column: 1, scope: !13858)
!13860 = !DILocation(line: 875, column: 11, scope: !13855)
!13861 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85c6f662e98c2827E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13862)
!13862 = !{!13863}
!13863 = !DILocalVariable(name: "self", arg: 1, scope: !13864, file: !7540, line: 107, type: !719)
!13864 = !DILexicalBlockFile(scope: !13861, file: !7540, discriminator: 0)
!13865 = !DILocation(line: 107, column: 1, scope: !13864)
!13866 = !DILocation(line: 875, column: 11, scope: !13861)
!13867 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217he44c2764630942e0E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13868)
!13868 = !{!13869}
!13869 = !DILocalVariable(name: "self", arg: 1, scope: !13870, file: !7540, line: 107, type: !719)
!13870 = !DILexicalBlockFile(scope: !13867, file: !7540, discriminator: 0)
!13871 = !DILocation(line: 107, column: 1, scope: !13870)
!13872 = !DILocation(line: 875, column: 11, scope: !13867)
!13873 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6be300b08cb3e711E", scope: !13732, file: !8082, line: 460, type: !13734, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13874)
!13874 = !{!13875}
!13875 = !DILocalVariable(name: "self", arg: 1, scope: !13876, file: !7540, line: 107, type: !719)
!13876 = !DILexicalBlockFile(scope: !13873, file: !7540, discriminator: 0)
!13877 = !DILocation(line: 107, column: 1, scope: !13876)
!13878 = !DILocation(line: 875, column: 11, scope: !13873)
!13879 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e7425e2806ebc0dE", scope: !13880, file: !7540, line: 271, type: !13881, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13883)
!13880 = !DINamespace(name: "{impl#53}", scope: !14)
!13881 = !DISubroutineType(types: !13882)
!13882 = !{!192, !635, !210}
!13883 = !{!13884, !13885}
!13884 = !DILocalVariable(name: "self", arg: 1, scope: !13879, file: !7540, line: 271, type: !635)
!13885 = !DILocalVariable(name: "f", arg: 2, scope: !13879, file: !7540, line: 271, type: !210)
!13886 = !DILocation(line: 271, column: 10, scope: !13879)
!13887 = !DILocation(line: 272, column: 27, scope: !13879)
!13888 = !DILocation(line: 271, column: 15, scope: !13879)
!13889 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h5aa996b338751835E", scope: !13890, file: !7540, line: 322, type: !13891, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13894)
!13890 = !DINamespace(name: "{impl#63}", scope: !14)
!13891 = !DISubroutineType(types: !13892)
!13892 = !{!192, !13893, !210}
!13893 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4686, size: 64, align: 64, dwarfAddressSpace: 0)
!13894 = !{!13895, !13896}
!13895 = !DILocalVariable(name: "self", arg: 1, scope: !13889, file: !7540, line: 322, type: !13893)
!13896 = !DILocalVariable(name: "f", arg: 2, scope: !13889, file: !7540, line: 322, type: !210)
!13897 = !DILocation(line: 322, column: 10, scope: !13889)
!13898 = !DILocation(line: 323, column: 23, scope: !13889)
!13899 = !DILocation(line: 322, column: 15, scope: !13889)
!13900 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h382978fa0091fc36E", scope: !13901, file: !7540, line: 368, type: !13902, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13905)
!13901 = !DINamespace(name: "{impl#73}", scope: !14)
!13902 = !DISubroutineType(types: !13903)
!13903 = !{!192, !13904, !210}
!13904 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !814, size: 64, align: 64, dwarfAddressSpace: 0)
!13905 = !{!13906, !13907}
!13906 = !DILocalVariable(name: "self", arg: 1, scope: !13900, file: !7540, line: 368, type: !13904)
!13907 = !DILocalVariable(name: "f", arg: 2, scope: !13900, file: !7540, line: 368, type: !210)
!13908 = !DILocation(line: 368, column: 10, scope: !13900)
!13909 = !DILocation(line: 368, column: 14, scope: !13900)
!13910 = !DILocation(line: 368, column: 15, scope: !13900)
!13911 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3735a56ff901a74E", scope: !13913, file: !13912, line: 10, type: !13915, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13927)
!13912 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13913 = !DINamespace(name: "{impl#1}", scope: !13914)
!13914 = !DINamespace(name: "tss", scope: !16)
!13915 = !DISubroutineType(types: !13916)
!13916 = !{!192, !13917, !210}
!13917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13918, size: 64, align: 64, dwarfAddressSpace: 0)
!13918 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13914, file: !2, size: 832, align: 32, elements: !13919, templateParams: !21, identifier: "d4bde8dad75e7fea5f3aab8b4396eae7")
!13919 = !{!13920, !13921, !13922, !13923, !13924, !13925, !13926}
!13920 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13918, file: !2, baseType: !43, size: 32, align: 32)
!13921 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13918, file: !2, baseType: !763, size: 192, align: 64, offset: 32)
!13922 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13918, file: !2, baseType: !20, size: 64, align: 64, offset: 224)
!13923 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13918, file: !2, baseType: !772, size: 448, align: 64, offset: 288)
!13924 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13918, file: !2, baseType: !20, size: 64, align: 64, offset: 736)
!13925 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13918, file: !2, baseType: !35, size: 16, align: 16, offset: 800)
!13926 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13918, file: !2, baseType: !35, size: 16, align: 16, offset: 816)
!13927 = !{!13928, !13929, !13930, !13934}
!13928 = !DILocalVariable(name: "self", arg: 1, scope: !13911, file: !13912, line: 10, type: !13917)
!13929 = !DILocalVariable(name: "f", arg: 2, scope: !13911, file: !13912, line: 10, type: !210)
!13930 = !DILocalVariable(name: "names", scope: !13931, file: !13912, line: 10, type: !13932, align: 8)
!13931 = distinct !DILexicalBlock(scope: !13911, file: !13912, line: 10, column: 10)
!13932 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !13933, size: 64, align: 64, dwarfAddressSpace: 0)
!13933 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !773)
!13934 = !DILocalVariable(name: "values", scope: !13935, file: !13912, line: 10, type: !12541, align: 8)
!13935 = distinct !DILexicalBlock(scope: !13931, file: !13912, line: 10, column: 10)
!13936 = !DILocation(line: 10, column: 10, scope: !13911)
!13937 = !DILocation(line: 10, column: 10, scope: !13931)
!13938 = !DILocation(line: 13, column: 5, scope: !13931)
!13939 = !DILocation(line: 15, column: 5, scope: !13931)
!13940 = !DILocation(line: 16, column: 5, scope: !13931)
!13941 = !DILocation(line: 18, column: 5, scope: !13931)
!13942 = !DILocation(line: 19, column: 5, scope: !13931)
!13943 = !DILocation(line: 20, column: 5, scope: !13931)
!13944 = !DILocation(line: 22, column: 5, scope: !13931)
!13945 = !DILocation(line: 10, column: 10, scope: !13935)
!13946 = !DILocation(line: 10, column: 15, scope: !13911)
!13947 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7c0e07e290ecdd6E", scope: !13949, file: !13948, line: 15, type: !13950, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13953)
!13948 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!13949 = !DINamespace(name: "{impl#0}", scope: !16)
!13950 = !DISubroutineType(types: !13951)
!13951 = !{!192, !13952, !210}
!13952 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5443, size: 64, align: 64, dwarfAddressSpace: 0)
!13953 = !{!13954, !13955}
!13954 = !DILocalVariable(name: "self", arg: 1, scope: !13947, file: !13948, line: 15, type: !13952)
!13955 = !DILocalVariable(name: "f", arg: 2, scope: !13947, file: !13948, line: 15, type: !210)
!13956 = !DILocation(line: 15, column: 10, scope: !13947)
!13957 = !DILocation(line: 19, column: 5, scope: !13947)
!13958 = !DILocation(line: 21, column: 5, scope: !13947)
!13959 = !DILocation(line: 15, column: 15, scope: !13947)
!13960 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f90c881d3b2aa2E", scope: !13961, file: !4829, line: 21, type: !13962, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13965)
!13961 = !DINamespace(name: "{impl#1}", scope: !17)
!13962 = !DISubroutineType(types: !13963)
!13963 = !{!192, !13964, !210}
!13964 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!13965 = !{!13966, !13967}
!13966 = !DILocalVariable(name: "self", arg: 1, scope: !13960, file: !4829, line: 21, type: !13964)
!13967 = !DILocalVariable(name: "f", arg: 2, scope: !13960, file: !4829, line: 21, type: !210)
!13968 = !DILocation(line: 21, column: 10, scope: !13960)
!13969 = !DILocation(line: 21, column: 14, scope: !13960)
!13970 = !DILocation(line: 21, column: 15, scope: !13960)
