#include "X86.h"
#include "X86InstrInfo.h"
#include "X86Subtarget.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/Register.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/GlobalVariable.h"
#include "llvm/IR/LLVMContext.h"
#include "llvm/IR/Module.h"
#include "llvm/Passes/PassBuilder.h"

using namespace llvm;

namespace {

class SIMDInstrumentPass : public MachineFunctionPass {
public:
  static char ID;
  SIMDInstrumentPass() : MachineFunctionPass(ID) {}

  bool doInitialization(Module &M) override {
    LLVMContext &Ctx = M.getContext();

    Type *Int64Ty = Type::getInt64Ty(Ctx);
    Constant *Zero = ConstantInt::get(Int64Ty, 0);

    GlobalVariable *SimdCounterGV = new GlobalVariable(
        M, Int64Ty, false, GlobalValue::ExternalLinkage, Zero, "simd_counter");

    SimdCounterGV->setAlignment(MaybeAlign(8));
    return true;
  }

  bool runOnMachineFunction(MachineFunction &MF) override {
    const Module *M = MF.getMMI().getModule();
    const GlobalVariable *SimdCounterGV = M->getGlobalVariable("simd_counter");
    if (!SimdCounterGV)
      return false;

    const X86Subtarget &ST = MF.getSubtarget<X86Subtarget>();
    const X86InstrInfo *TII = ST.getInstrInfo();
    MachineRegisterInfo &MRI = MF.getRegInfo();

    bool Changed = false;

    for (MachineBasicBlock &MBB : MF) {
      unsigned Count = countSIMDInstruction(MBB, MRI);

      if (Count == 0)
        continue;

      MachineBasicBlock::iterator Inptr = MBB.getFirstTerminator();
      DebugLoc DLog;
      if (Inptr != MBB.end())
        DLog = Inptr->getDebugLoc();

      BuildMI(MBB, Inptr, DLog, TII->get(X86::ADD64mi32))
          .addReg(X86::RIP, RegState::Implicit)
          .addImm(1)
          .addReg(0, RegState::Implicit)
          .addGlobalAddress(SimdCounterGV, 0)
          .addReg(0, RegState::Implicit)
          .addImm(Count);

      Changed = true;
    }
    return Changed;
  }

  static unsigned countSIMDInstruction(const MachineBasicBlock &MBB,
                                       const MachineRegisterInfo &MRI) {
    unsigned count = 0;
    for (const MachineInstr &MI : MBB) {
      for (const MachineOperand &MO : MI.operands()) {
        if (!MO.isReg())
          continue;
        Register R = MO.getReg();
        if (!R.isVirtual())
          continue;
        const TargetRegisterClass *RC = MRI.getRegClass(R);
        unsigned RCID = RC->getID();
        if (RCID == X86::VR128RegClassID || RCID == X86::VR256RegClassID ||
            RCID == X86::VR512RegClassID) {
          ++count;
          break;
        }
      }
    }
    return count;
  }
};

char SIMDInstrumentPass::ID = 0;

} // namespace

static RegisterPass<SIMDInstrumentPass> X("count-simd-inst",
                                          "countSIMDInstPass", false, false);
