{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\n\n\nInterface\nWidth\nIF Clock\nRead BW\nWrite BW\nCombined\nNo Ports\nTotal BW\n\n\n\n\nAXI GPIO\n32\n150 MHz\n600 MBps\n600 MBps\n1200 MBps\n2\n2400 MBps\n\n\nAXI HP\n64\n150 MHz\n1200 MBps\n1200 MBps\n2400 MBps\n4\n9600 MBps\n\n\nAXI ACP\n64\n150 MHz\n1200 MBps\n1200 MBps\n2400 MBps\n1\n2400 MBps\n\n\n\n\nYou must use the Zynq SoC\u2019s DMA controller to achieve the maximum speeds listed in the table above. \n\n...\n\nWithout using the DMA controller, the maximum transfer rate from the PS to the PL side is 25Mbytes/sec.\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\n| Interface | Width | IF Clock | Read BW | Write BW | Combined | No Ports | Total BW |\n|:-:|:-:|:-:|:-:|:-:|:-:|:-:|:-:|\n| AXI GPIO  | 32  | 150 MHz  | 600 MBps  | 600 MBps  | 1200 MBps  | 2  | 2400 MBps  |\n| AXI HP  | 64  | 150 MHz  | 1200 MBps  | 1200 MBps  | 2400 MBps  | 4  | 9600 MBps  |\n| AXI ACP  | 64  | 150 MHz  | 1200 MBps  | 1200 MBps  | 2400 MBps  | 1  | 2400 MBps  |\n\n> You must use the Zynq SoC\u2019s DMA controller to achieve the maximum speeds listed in the table above. \n\n...\n\n> Without using the DMA controller, the maximum transfer rate from the PS to the PL side is 25Mbytes/sec.\n \n", "tags": ["adamTaylor", "AXI4", "difference"]}