vsim -gui work.pipeline
mem load -i E:/Faculty/Senior-1/Spring2023/CompArch/project/Archeticture-Project/ControlCache.mem -format binary /pipeline/inst_cache/ram
mem load -i E:/Faculty/Senior-1/Spring2023/CompArch/project/Archeticture-Project/Code/Pipeline/datamemory.mem -format mti /pipeline/memory/memory_array
add wave -position end  sim:/pipeline/clk
add wave -position end  sim:/pipeline/rst
add wave -position end  sim:/pipeline/inport
add wave -position 4  sim:/pipeline/outport
add wave -position end  sim:/pipeline/flag_reg/outFlags
add wave -position 2  sim:/pipeline/Hazard_sig
add wave -position end  sim:/pipeline/Reg_File/memory_array
add wave -position end  sim:/pipeline/old_pc
add wave -position end  sim:/pipeline/New_PC_mux_out
add wave -position end  sim:/pipeline/Instruction
add wave -position end  sim:/pipeline/Freeze_sig
add wave -position end  sim:/pipeline/load_use_hazard
add wave -position 11  sim:/pipeline/Flush_sig
add wave -position end  sim:/pipeline/newSPfromAdder
force -freeze sim:/pipeline/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/pipeline/rst 1 0
force -freeze sim:/pipeline/inport 0044 0
run
force -freeze sim:/pipeline/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run