============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:22:08 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                     Type             Fanout Load Slew Delay Arrival   
                               (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)             launch                                                0 R 
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F 
read_if_addr[3]         in port                       1  1.2    0    +0     500 F 
g211__2802/B1                                                        +0     500   
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R 
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544   
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R 
  g267__1617/B                                                       +0     616   
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R 
  g266__3680/B                                                       +0     684   
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R 
  g264__5526/B                                                       +0     745   
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R 
  g262__4319/B                                                       +0     806   
  g262__4319/CO         HA1D0BWP16P90(timing)         1  1.3   25   +54     861 R 
  g261__6260/A2                                                      +0     861   
  g261__6260/Z          XOR2D0BWP16P90(timing)        3  3.1   44   +82     942 F 
  g259__2398/A2                                                      +0     942   
  g259__2398/Z          XOR2D0BWP16P90(timing)        2  2.2   35   +76    1019 F 
  g297__8246/A2                                                      +0    1019   
  g297__8246/ZN         XNR2D0BWP16P90(timing)        1  1.2   23   +70    1089 R 
  g296__5122/A1                                                      +0    1089   
  g296__5122/ZN         ND2D0BWP16P90(timing)         1  1.2   35   +34    1123 F 
  g295__1705/A1                                                      +0    1123   
  g295__1705/ZN         NR4D0BWP16P90(timing)         1  1.3   76   +62    1185 R 
  rempty_reg/D          DFSNQD0BWP16P90(timing)                      +0    1185   
  rempty_reg/CP         setup                                   0   +71    1256 R 
----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rempty_reg/D

