/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [12:0] _05_;
  wire [12:0] _06_;
  reg [12:0] _07_;
  wire [14:0] _08_;
  reg [3:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[178]) & celloutsig_1_0z[8]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_2z) & celloutsig_0_11z[4]);
  assign celloutsig_0_18z = ~((celloutsig_0_3z | celloutsig_0_6z) & _00_);
  assign celloutsig_0_30z = _01_ ^ _02_;
  assign celloutsig_0_35z = celloutsig_0_32z ^ _03_;
  assign celloutsig_1_18z = celloutsig_1_4z ^ celloutsig_1_15z[1];
  assign celloutsig_0_7z = celloutsig_0_1z[4] ^ celloutsig_0_5z[0];
  assign celloutsig_0_9z = in_data[70] ^ in_data[37];
  assign celloutsig_0_19z = celloutsig_0_15z + { celloutsig_0_1z[7:3], celloutsig_0_17z, _04_[3], _00_, _03_, _04_[0] };
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 4'h0;
    else _20_ <= { in_data[41:39], celloutsig_0_0z };
  assign { _04_[3], _00_, _03_, _04_[0] } = _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 13'h0000;
    else _07_ <= { in_data[177:169], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  reg [14:0] _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 15'h0000;
    else _22_ <= { _04_[3], _00_, _03_, _04_[0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_2z };
  assign { _08_[14], _05_, _08_[0] } = _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_19z[4:2], celloutsig_0_17z };
  reg [12:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 13'h0000;
    else _24_ <= _05_;
  assign { _06_[12:11], _01_, _06_[9:4], _02_, _06_[2:0] } = _24_;
  assign celloutsig_0_0z = in_data[59:32] <= in_data[95:68];
  assign celloutsig_0_3z = { in_data[16:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } <= { in_data[83:66], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_1z[6:5], _04_[3], _00_, _03_, _04_[0] } <= { celloutsig_0_31z[2:1], _04_[3], _00_, _03_, _04_[0] };
  assign celloutsig_1_1z = in_data[146:142] <= celloutsig_1_0z[5:1];
  assign celloutsig_1_5z = { in_data[112:106], celloutsig_1_1z, celloutsig_1_4z } <= celloutsig_1_0z;
  assign celloutsig_0_16z = { celloutsig_0_11z[3:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z } <= { celloutsig_0_11z[2], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_5z[4:2], celloutsig_0_3z } <= celloutsig_0_15z[3:0];
  assign celloutsig_0_27z = { _09_[1:0], celloutsig_0_16z, celloutsig_0_0z } <= { celloutsig_0_1z[4], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_25z = ! { celloutsig_0_21z[0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_25z } % { 1'h1, in_data[40:39], celloutsig_0_23z };
  assign celloutsig_1_15z = { _07_[5:0], celloutsig_1_6z } % { 1'h1, _07_[5:1], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[72:65] % { 1'h1, in_data[34:29], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[155], celloutsig_1_0z, celloutsig_1_3z } != in_data[143:133];
  assign celloutsig_1_19z = { celloutsig_1_11z[12:9], _07_, celloutsig_1_6z } != { in_data[142:136], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_6z = { _04_[3], _00_, _03_, _04_[0], _04_[3], _00_, _03_, _04_[0] } != { celloutsig_0_1z[7:1], celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[82:60], celloutsig_0_3z, celloutsig_0_7z } != { celloutsig_0_9z, _04_[3], _00_, _03_, _04_[0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, _04_[3], _00_, _03_, _04_[0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, _04_[3], _00_, _03_, _04_[0], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[13:10] != in_data[46:43];
  assign celloutsig_0_23z = celloutsig_0_15z[7:1] != { _05_[9], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~ in_data[129:121];
  assign celloutsig_1_11z = ~ in_data[141:125];
  assign celloutsig_0_5z = ~ celloutsig_0_1z[6:2];
  assign celloutsig_0_15z = ~ { celloutsig_0_1z[3:1], _04_[3], _00_, _03_, _04_[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_1z[3:2], celloutsig_0_6z } << celloutsig_0_5z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_2z } ^ { celloutsig_0_5z[1], _04_[3], _00_, _03_, _04_[0] };
  assign celloutsig_0_32z = ~((celloutsig_0_27z & celloutsig_0_17z) | celloutsig_0_7z);
  assign celloutsig_0_12z = ~((_00_ & in_data[86]) | celloutsig_0_7z);
  assign celloutsig_1_3z = ~((in_data[131] & celloutsig_1_1z) | (celloutsig_1_2z & in_data[168]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_4z & celloutsig_1_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_1z[0]) | (in_data[8] & celloutsig_0_5z[2]));
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_13z & celloutsig_0_8z));
  assign { _04_[9:4], _04_[2:1] } = { celloutsig_0_1z[7:3], celloutsig_0_17z, _00_, _03_ };
  assign { _06_[10], _06_[3] } = { _01_, _02_ };
  assign _08_[13:1] = _05_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
