{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 21:21:08 2019 " "Info: Processing started: Tue Feb 26 21:21:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[2\] OUT\[0\] 17.785 ns Longest " "Info: Longest tpd from source pin \"SEL\[2\]\" to destination pin \"OUT\[0\]\" is 17.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SEL\[2\] 1 PIN PIN_F6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_F6; Fanout = 7; PIN Node = 'SEL\[2\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { { 576 104 272 592 "SEL\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.165 ns) + CELL(0.275 ns) 6.282 ns MUX32X1:inst\|Mux1~1 2 COMB LCCOMB_X8_Y31_N26 15 " "Info: 2: + IC(5.165 ns) + CELL(0.275 ns) = 6.282 ns; Loc. = LCCOMB_X8_Y31_N26; Fanout = 15; COMB Node = 'MUX32X1:inst\|Mux1~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { SEL[2] MUX32X1:inst|Mux1~1 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.419 ns) 8.966 ns MUX32X1:inst\|Mux10~0 3 COMB LCCOMB_X32_Y32_N2 1 " "Info: 3: + IC(2.265 ns) + CELL(0.419 ns) = 8.966 ns; Loc. = LCCOMB_X32_Y32_N2; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux10~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { MUX32X1:inst|Mux1~1 MUX32X1:inst|Mux10~0 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(0.150 ns) 11.508 ns MUX32X1:inst\|Mux10~1 4 COMB LCCOMB_X4_Y30_N2 1 " "Info: 4: + IC(2.392 ns) + CELL(0.150 ns) = 11.508 ns; Loc. = LCCOMB_X4_Y30_N2; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux10~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { MUX32X1:inst|Mux10~0 MUX32X1:inst|Mux10~1 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.271 ns) 12.937 ns MUX32X1:inst\|Mux10~4 5 COMB LCCOMB_X9_Y31_N0 1 " "Info: 5: + IC(1.158 ns) + CELL(0.271 ns) = 12.937 ns; Loc. = LCCOMB_X9_Y31_N0; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux10~4'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { MUX32X1:inst|Mux10~1 MUX32X1:inst|Mux10~4 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.420 ns) 13.797 ns MUX32X1:inst\|Mux10~5 6 COMB LCCOMB_X8_Y31_N14 1 " "Info: 6: + IC(0.440 ns) + CELL(0.420 ns) = 13.797 ns; Loc. = LCCOMB_X8_Y31_N14; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux10~5'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { MUX32X1:inst|Mux10~4 MUX32X1:inst|Mux10~5 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(2.632 ns) 17.785 ns OUT\[0\] 7 PIN PIN_G5 0 " "Info: 7: + IC(1.356 ns) + CELL(2.632 ns) = 17.785 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'OUT\[0\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.988 ns" { MUX32X1:inst|Mux10~5 OUT[0] } "NODE_NAME" } } { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { { 64 512 688 80 "OUT\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.009 ns ( 28.16 % ) " "Info: Total cell delay = 5.009 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.776 ns ( 71.84 % ) " "Info: Total interconnect delay = 12.776 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "17.785 ns" { SEL[2] MUX32X1:inst|Mux1~1 MUX32X1:inst|Mux10~0 MUX32X1:inst|Mux10~1 MUX32X1:inst|Mux10~4 MUX32X1:inst|Mux10~5 OUT[0] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "17.785 ns" { SEL[2] {} SEL[2]~combout {} MUX32X1:inst|Mux1~1 {} MUX32X1:inst|Mux10~0 {} MUX32X1:inst|Mux10~1 {} MUX32X1:inst|Mux10~4 {} MUX32X1:inst|Mux10~5 {} OUT[0] {} } { 0.000ns 0.000ns 5.165ns 2.265ns 2.392ns 1.158ns 0.440ns 1.356ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.150ns 0.271ns 0.420ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 21:21:08 2019 " "Info: Processing ended: Tue Feb 26 21:21:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
