AMD_PP_COMPUTE_PROFILE	,	V_509
StutterEnable	,	V_270
masterReset	,	V_388
AMD_PP_GFX_PROFILE	,	V_507
MemoryLevel	,	V_286
mmMC_SEQ_CAS_TIMING	,	V_664
setting	,	V_398
soft_regs_start	,	V_644
cks_enable	,	V_383
tonga_process_firmware_header	,	F_107
SMU7_Q88_FORMAT_CONVERSION_UNIT	,	V_530
atomctrl_get_reference_clock	,	F_24
sclk_bootup_value	,	V_351
usClockStretchAmount	,	V_374
"Failed to initialize MCRegTable for the MC register addresses !"	,	L_51
is_uvd_enabled	,	V_278
EnabledForActivity	,	V_95
SMC_RAM_END	,	V_190
PHM_PlatformCaps_PowerContainment	,	V_475
VddGfx	,	V_17
size	,	V_375
mclk_bootup_value	,	V_352
pr_err	,	F_32
"Attempt to get pm_fuse_table_offset Failed !"	,	L_36
SMU72_MAX_LEVELS_VDDGFX	,	V_627
tonga_populate_all_graphic_levels	,	F_30
highest_pcie_level_enabled	,	V_181
result	,	V_70
phm_cap_unset	,	F_62
VclkDivider	,	V_319
GraphicsVoltageChangeEnable	,	V_524
"can not find divide id for samu clock"	,	L_20
fan_table_start	,	V_575
SMU_UVD_TABLE	,	V_639
smu7_read_smc_sram_dword	,	F_66
mclk_stutter_mode_threshold	,	V_261
atomctrl_initialize_mc_reg_table	,	F_117
phm_ppt_v1_mm_clock_voltage_dependency_table	,	T_11
BapmVddcVidLoSidd	,	V_61
cac_dtp_table	,	V_373
tonga_update_uvd_smc_table	,	F_102
address	,	V_482
graphic_level	,	V_153
tonga_populate_single_memory_level	,	F_40
mmMC_ARB_DRAM_TIMING	,	V_340
i	,	V_6
FdoMin	,	V_590
pptable_info	,	V_11
j	,	V_347
k	,	V_420
"can not populate VDDC voltage table to SMC"	,	L_1
freq_nom	,	V_233
PHM_PlatformCaps_StablePState	,	V_635
BootVoltage	,	V_353
tmp64	,	V_571
DllCntl	,	V_252
LowSclkInterruptThreshold	,	V_608
MC_ARB_BURST_TIME	,	V_342
minFreq	,	V_394
mmMC_SEQ_PMG_DVS_CMD	,	V_670
valid_flag	,	V_489
tonga_populate_temperature_scaler	,	F_72
"Attempt to populate TDCLimit Failed !"	,	L_38
UpThreshold	,	V_99
CG_MULT_THERMAL_CTRL	,	V_600
temp_reg	,	V_696
tonga_populate_ulv_state	,	F_17
PmFuseTable	,	V_478
res	,	V_495
SPLL_FB_DIV	,	V_129
MvddLevelCount	,	V_53
"Failed to initialize Link Level !"	,	L_54
pcie_table	,	V_171
"Target Operating Temp is out of Range !"	,	L_33
LPMLTemperatureScaler	,	V_460
mmMC_PMG_CMD_EMRS	,	V_682
vCG_SPLL_FUNC_CNTL_2	,	V_294
vddci_bootup_value	,	V_356
vCG_SPLL_FUNC_CNTL_3	,	V_111
vCG_SPLL_FUNC_CNTL_4	,	V_113
mpll_func_cntl_1	,	V_205
"Error retrieving Memory Clock Parameters from VBIOS."	,	L_11
VddcLevelCount	,	V_31
mpll_func_cntl_2	,	V_207
tonga_populate_initial_mc_reg_table	,	F_83
MemoryVoltageChangeEnable	,	V_532
ixCG_ULV_PARAMETER	,	V_523
SMU72_MAX_LEVELS_MEMORY	,	V_287
PP_HOST_TO_SMC_UL	,	F_20
low_sclk_interrupt_threshold	,	V_604
mmMC_PMG_CMD_MRS	,	V_684
SmioMask2	,	V_56
SmioMask1	,	V_50
mmMC_SEQ_RD_CTL_D1_LP	,	V_677
SMU72_MAX_ENTRIES_SMIO	,	V_559
mmMC_SEQ_RD_CTL_D1	,	V_676
tdc_vddc_throttle_release_limit_perc	,	V_452
mmMC_SEQ_RD_CTL_D0	,	V_674
EdcWriteEnable	,	V_273
"Using Graphics DPM level 0 !"	,	L_24
tonga_clock_stretcher_ddt_table	,	V_402
"engine clock dependency table"	,	L_8
VoltageResponseTime	,	V_534
bapmti_rc	,	V_435
GraphicsInterval	,	V_526
VR_SMIO_PATTERN_1	,	V_411
VR_SMIO_PATTERN_2	,	V_412
vddci	,	V_23
mpll_post_divider	,	V_227
dll_default_on	,	V_285
mmMC_SEQ_G5PDX_CMD1_LP	,	V_661
min_level	,	V_502
AcDcGpio	,	V_547
mclk_table	,	V_288
need_update_smu7_dpm_table	,	V_496
Smio	,	V_47
aclk	,	V_330
mc_reg_table	,	V_479
tonga_calculate_mclk_params	,	F_34
tmp	,	V_234
MRDCK0_BYPASS	,	V_308
CKS_LOOKUPTable	,	V_392
"Error retrieving Engine Clock dividers from VBIOS."	,	L_6
tonga_populate_smc_vdd_gfx_table	,	F_7
PHM_PlatformCaps_UVDDPM	,	V_634
clk	,	V_16
SMC	,	V_650
down_hyst	,	V_506
smu_data	,	V_87
tonga_pt_defaults	,	V_416
mm_boot_level_offset	,	V_632
tonga_populate_svi_load_line	,	F_69
SMU72_Firmware_Header	,	V_477
default_compute_power_profile	,	V_508
atomctrl_get_dfs_pll_dividers_vi	,	F_48
GpuTjMax	,	V_428
vddgfx_voltage_table	,	V_38
BapmVddcVidHiSidd	,	V_63
"(SviLoadLineEn) from SMC Failed !"	,	L_35
SviLoadLineVddC	,	V_444
dramTiming2	,	V_338
MPLL_SS1	,	V_238
MPLL_SS2	,	V_239
tonga_populate_smc_uvd_level	,	F_47
ThermGpio	,	V_539
tonga_copy_vbios_smc_reg_table	,	F_111
ActivityLevel	,	V_156
t_diff1	,	V_564
"Failed to upload MC reg table !"	,	L_71
t_diff2	,	V_565
"VDDC and VDDGFX should "	,	L_29
MRDCK0_RESET	,	V_305
UvdLevel	,	V_314
lo_sidd	,	V_469
tonga_populate_all_memory_levels	,	F_44
VBlankTimeout	,	V_616
mmMC_SEQ_RAS_TIMING	,	V_654
PHM_PlatformCaps_Falcon_QuickTransition	,	V_548
FdoMax	,	V_598
ulv_supported	,	V_522
PHM_PlatformCaps_MicrocodeFanControl	,	V_572
engine_clock	,	V_104
usFanOutputSensitivity	,	V_463
SPC	,	V_96
cg_spll_spread_spectrum	,	V_114
SPLL_PDIV_A	,	V_126
dpm_level_enable_mask	,	V_102
ni_table	,	V_695
mclk_edc_wr_enable_threshold	,	V_260
VclkFrequency	,	V_315
dll_state_on	,	V_257
array_size	,	V_708
ThermOutPolarity	,	V_552
phm_ppt_v1_pcie_table	,	V_170
pp_smumgr	,	V_414
phm_cap_enabled	,	F_26
mmMC_SEQ_RAS_TIMING_LP	,	V_655
uint16_t	,	V_77
atomctrl_get_memory_pll_dividers_si	,	F_35
vcoFreq	,	V_135
vMPLL_AD_FUNC_CNTL	,	V_200
StrobeEnable	,	V_271
DPMTABLE_OD_UPDATE_SCLK	,	V_603
mpll_ad_func_cntl	,	V_199
tonga_populate_bapm_vddc_base_leakage_sidd	,	F_76
DPG_PIPE_STUTTER_CONTROL	,	V_279
GnbLPML	,	V_466
SMU72_Discrete_GraphicsLevel	,	T_5
vco_mode	,	V_224
vdd_gfx_control	,	V_36
TDC_VDDC_PkgLimit	,	V_450
cg_spll_spread_spectrum_2	,	V_116
smu7_data	,	V_174
MemoryBootLevel	,	V_350
PP_ASSERT_WITH_CODE	,	F_14
arb_table_start	,	V_348
tonga_program_mem_timing_parameters	,	F_97
allowed_clock_voltage_table	,	V_3
"Attempt to populate GnbLPML Failed !"	,	L_43
PcieLaneCount	,	V_93
"can not find VDDC voltage value for VDDC "	,	L_7
dev_id	,	V_370
mmMC_SEQ_G5PDX_CMD0	,	V_658
mmMC_SEQ_G5PDX_CMD1	,	V_660
mc_para_index	,	V_255
tonga_update_vce_smc_table	,	F_104
mclk_max	,	V_493
usTHigh	,	V_581
cpu_to_be32	,	F_96
SoftRegisters	,	V_643
LinkLevel	,	V_90
"Failed to populate Clock Stretcher Data Table !"	,	L_65
usDefaultFanOutputSensitivity	,	V_464
PHM_PlatformCaps_SclkDeepSleep	,	V_166
ClockStretcherAmount	,	V_381
SpllSpreadSpectrum	,	V_148
pr_warn	,	F_100
tonga_get_memory_modile_index	,	F_108
amd_pp_profile	,	V_705
state	,	V_72
tonga_set_mc_special_registers	,	F_112
convert_to_vid	,	F_12
vddc_lookup_table	,	V_21
vMPLL_FUNC_CNTL	,	V_204
CC_MC_MAX_CHANNEL	,	V_520
usTMax	,	V_587
PowerThrottle	,	V_161
CGS_IND_REG__SMC	,	V_379
do_div	,	F_93
staticEnable	,	V_389
us_cac_low	,	V_62
RttEnable	,	V_274
GFP_KERNEL	,	V_701
"Index of mc_reg_table-&gt;address[] array "	,	L_49
sys_info	,	V_372
usLowCACLeakage	,	V_473
PHM_SET_FIELD	,	F_25
SMU72_MAX_LEVELS_GRAPHICS	,	V_178
usTMed	,	V_579
mmMC_SEQ_PMG_DVS_CTL_LP	,	V_673
UvdLevelCount	,	V_312
tonga_populate_requested_graphic_levels	,	F_121
TdcWaterfallCtl	,	V_458
vMCLK_PWRMGT_CNTL	,	V_198
ul_fb_div	,	V_122
tonga_calculate_sclk_params	,	F_22
mmMC_SEQ_WR_CTL_D1_LP	,	V_681
tonga_update_smc_table	,	F_106
tdc_mawt	,	V_454
"Failed to initialize Memory Level !"	,	L_56
PHM_PlatformCaps_ThermalOutGPIO	,	V_550
PP_SMC_TO_HOST_UL	,	F_11
Flags	,	V_296
tonga_populate_mc_reg_address	,	F_78
tonga_populate_smc_boot_level	,	F_55
GpuTjHyst	,	V_429
SamuLevelCount	,	V_332
reference_clock	,	V_118
VDDC_VRHOT_GPIO_PINID	,	V_541
cgs_get_active_displays_info	,	F_41
spll_func_cntl	,	V_107
mmMC_SEQ_CAS_TIMING_LP	,	V_665
mmMC_SEQ_PMG_CMD_MRS1_LP	,	V_687
PCIeBootLinkLevel	,	V_537
SclkFrequency	,	V_145
mmMC_SEQ_RESERVE_M	,	V_699
cks_voffset	,	V_384
VCO_MODE	,	V_223
SCLK_MUX_SEL	,	V_301
svi_load_line_vddC	,	V_445
SMU72_FIRMWARE_HEADER_LOCATION	,	V_476
"Failed to populate initialize pm fuses !"	,	L_69
VddcTable	,	V_33
phm_ppt_v1_information	,	V_10
dte_ambient_temp_base	,	V_431
last	,	V_480
"can not populate MVDD voltage table to SMC"	,	L_4
MclkFrequency	,	V_245
dll_speed	,	V_242
vCG_SPLL_SPREAD_SPECTRUM	,	V_115
eclk	,	V_325
CG_SPLL_FUNC_CNTL	,	V_124
tonga_get_ddr3_mclk_frequency_ratio	,	F_39
LinkLevelCount	,	V_101
ClockStretcherDataTableEntry	,	V_400
is_memory_gddr5	,	V_228
SMU72_DTE_SOURCES	,	V_437
"can not populate VDDGFX voltage table to SMC"	,	L_3
PHM_READ_FIELD	,	F_42
TDC_MAWt	,	V_453
MpllFuncCntl	,	V_246
"can not find divide id for Dclk clock"	,	L_17
tonga_check_s0_mc_reg_index	,	F_109
MpllAdFuncCntl	,	V_249
mmMC_SEQ_PMG_CMD_EMRS_LP	,	V_683
us_cac_high	,	V_66
mc_reg_table_entry	,	V_492
PPSMC_MSG_SAMUDPM_SetEnabledMask	,	V_638
stretch_amount2	,	V_367
CGS_SYSTEM_INFO_PCIE_DEV	,	V_378
BAPMTI_RC	,	V_440
kzalloc	,	F_115
Vddci	,	V_24
MRDCK0_PDNB	,	V_243
NOOFCHAN	,	V_521
cpu_to_be16	,	F_94
usTMin	,	V_580
McArbBurstTime	,	V_346
atomctrl_get_engine_clock_spread_spectrum	,	F_27
"MVDD Voltage is outside the supported range."	,	L_15
VoltageDownHyst	,	V_160
ThermOutGpio	,	V_551
SMU_MAX_LEVELS_LINK	,	V_621
GraphicsDpmLevelCount	,	V_187
mmMC_SEQ_MISC_TIMING	,	V_666
mmMC_SEQ_MISC5	,	V_283
mmMC_SEQ_MISC6	,	V_284
mmMC_SEQ_MISC7	,	V_282
gpio_pin_assignment	,	V_513
usPowerTuneDataSetID	,	V_499
PHM_PlatformCaps_AutomaticDCTransition	,	V_514
"can not populate CAC voltage tables to SMC"	,	L_5
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_186
mmMC_SEQ_MISC1	,	V_697
uint64_t	,	T_18
mmMC_PMG_AUTO_CMD	,	V_698
mmMC_ARB_DRAM_TIMING2	,	V_341
dpm_levels	,	V_92
SMU72_PIDController	,	V_560
volt_with_cks	,	V_363
tonga_is_dpm_running	,	F_119
tonga_smumgr	,	V_86
ixSMU_EFUSE_0	,	V_380
SMU72_MAX_LEVELS_LINK	,	V_622
SMU_SoftRegisters	,	V_610
MemoryInterval	,	V_533
in_reg	,	V_652
SMU7_VOLTAGE_CONTROL_BY_GPIO	,	V_43
UcodeLoadStatus	,	V_617
mmMC_SEQ_G5PDX_CTRL_LP	,	V_663
"can not find divide id for engine clock"	,	L_19
tonga_populate_fuzzy_fan	,	F_73
"Failed to initialize Boot Level !"	,	L_63
mmMC_SEQ_PMG_DVS_CMD_LP	,	V_671
PP_HOST_TO_SMC_US	,	F_5
CG_FDO_CTRL1	,	V_576
SSEN	,	V_142
SMU7_UNUSED_GPIO_PIN	,	V_545
SMU72_Discrete_MCArbDramTimingTableEntry	,	V_335
VDDC_VDDCI_DELTA	,	V_26
vddgfx_bootup_value	,	V_355
"Failed to initialize ULV state !"	,	L_53
"Failed to initialize SAMU Level !"	,	L_60
tonga_populate_gnb_lpml	,	F_74
vddgfx	,	V_19
sclk_dpm_enable_mask	,	V_188
tonga_initialize_mc_reg_table	,	F_114
SMU_MAX_LEVELS_VDDC	,	V_624
clkV	,	V_138
offsetof	,	F_31
McArbDramTiming2	,	V_345
clkS	,	V_136
PHM_PlatformCaps_SclkThrottleLowNotification	,	V_605
AverageGraphicsActivity	,	V_614
pdef2	,	V_422
pdef1	,	V_421
smu7_hwmgr	,	V_7
stretch_amount	,	V_366
duty100	,	V_563
BapmVddGfxVidHiSidd2	,	V_67
MclkPwrmgtCntl	,	V_251
PHM_PlatformCaps_CombinePCCWithThermalSignal	,	V_556
"Error calling VBIOS to set DRAM_TIMING."	,	L_21
levels	,	V_179
maxVID	,	V_403
"Failed to populate BAPM Parameters !"	,	L_64
RefreshPeriod	,	V_596
cgs_display_info	,	V_258
CLKV	,	V_144
vDLL_CNTL	,	V_196
CLKS	,	V_141
MC_CG_ARB_FREQ_F1	,	V_415
THERMAL_INT_OUTPUT_GPIO_PINID	,	V_549
SMU72_MAX_LEVELS_VDDC	,	V_625
CLKF	,	V_218
SamuBootLevel	,	V_331
fbdiv	,	V_120
int32_t	,	T_15
SMU72_Discrete_DpmTable	,	T_4
tonga_populate_smc_acp_level	,	F_50
mclk_edc_enable_threshold	,	V_262
minVID	,	V_401
pm_fuse_table_offset	,	V_474
tonga_populate_smc_acpi_level	,	F_46
mc_reg_address	,	V_484
SclkDid	,	V_150
mmMC_SEQ_PMG_DVS_CTL	,	V_672
HystSlope	,	V_594
VRCONF_MVDD_SHIFT	,	V_413
voltage_level	,	V_292
SMU7_THERM_OUT_MODE_THERM_VRHOT	,	V_557
reference_divider	,	V_119
min_core_set_clock_in_sr	,	V_165
SMU72_DTE_ITERATIONS	,	V_436
tonga_mc_reg_entry	,	V_486
"Attempt to populate SviLoadLine Failed !"	,	L_37
clkv	,	V_237
clock_freq_u16	,	V_364
clks	,	V_236
STATE0	,	V_343
uc_gpio_pin_bit_shift	,	V_543
request	,	V_706
vddci_voltage_table	,	V_25
VddGfxLevelCount	,	V_37
mvdd_control	,	V_52
usHighCACLeakage	,	V_472
pcie_spc_cap	,	V_97
FanTable	,	V_646
PhaseResponseTime	,	V_535
ASICID_IS_TONGA_P	,	F_60
phm_get_voltage_id	,	F_3
UpHyst	,	V_158
Voltage	,	V_46
mvdd	,	V_5
SMU7_VOLTAGE_CONTROL_NONE	,	V_265
clk_frac	,	V_222
usConfigurableTDP	,	V_426
pwm_diff1	,	V_566
temp	,	V_456
memory_level	,	V_256
Vddc	,	V_20
mclk_strobe_mode_threshold	,	V_263
"Failed to upload dpm data to SMC memory !"	,	L_67
volt_without_cks	,	V_362
pwm_diff2	,	V_567
mask_low	,	V_51
phm_ppt_v1_voltage_lookup_table	,	V_58
min_sclk	,	V_510
tonga_update_samu_smc_table	,	F_105
memory_clock	,	V_191
PHM_PlatformCaps_MemorySpreadSpectrumSupport	,	V_232
SamuLevel	,	V_333
PHM_PlatformCaps_EngineSpreadSpectrumSupport	,	V_133
"Failed to initialize MCRegTable for driver state !"	,	L_52
VOLTAGE_VID_OFFSET_SCALE2	,	V_80
VOLTAGE_VID_OFFSET_SCALE1	,	V_81
cgs_write_ind_register	,	F_63
sclk_table	,	V_184
mpll_func_cntl	,	V_203
arb_regs	,	V_336
MPLL_FUNC_CNTL_1	,	V_217
Phases	,	V_27
MRDCK1_BYPASS	,	V_309
usTargetOperatingTemp	,	V_427
us_ulv_voltage_offset	,	V_78
mmMC_SEQ_G5PDX_CMD0_LP	,	V_659
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_636
pcieDpmLevel	,	V_189
advanceFanControlParameters	,	V_462
mmMC_SEQ_WR_CTL_D1	,	V_680
mmMC_SEQ_WR_CTL_D0	,	V_678
"Failed to populate initialize MC Reg table !"	,	L_70
"Pcie Dpm Enablemask is 0 !"	,	L_10
vMPLL_SS1	,	V_210
SPLL_RESET	,	V_299
fdo_min	,	V_568
tonga_convert_mc_registers	,	F_79
vMPLL_SS2	,	V_212
tdc_limit	,	V_448
table_info	,	V_73
smio_pattern	,	V_291
HystUp	,	V_593
tonga_populate_smc_link_level	,	F_18
defaults	,	V_417
mmMC_SEQ_PMG_TIMING_LP	,	V_689
vddgfx_lookup_table	,	V_18
tonga_set_s0_mc_reg_index	,	F_110
"clock value in dependency table. "	,	L_23
speed_spectrum_percentage	,	V_139
volt_offset	,	V_368
SMU_MAX_LEVELS_MEMORY	,	V_620
mvdd_voltage_table	,	V_54
VddGfxTable	,	V_39
VceLevel	,	V_323
VRCONF_VDDCI_SHIFT	,	V_410
mmMC_SEQ_DLL_STBY_LP	,	V_657
"can not find divide id for VCE engine clock"	,	L_18
"Failed to initialize ACPI Level !"	,	L_57
dll_cntl	,	V_195
AcpLevelCount	,	V_327
DpmTable	,	V_642
mcArbDramTimingTable	,	V_647
SMU_VoltageLevel	,	T_3
McArbDramTiming	,	V_344
uc_pll_ref_div	,	V_121
tonga_populate_cac_tables	,	F_10
CONVERT_FROM_HOST_TO_SMC_UL	,	F_6
mclk_pwrmgt_cntl	,	V_197
mid_pcie_level_enabled	,	V_183
YCLK_POST_DIV	,	V_226
config	,	V_404
"Failed to populate VRConfig setting !"	,	L_66
CONVERT_FROM_HOST_TO_SMC_US	,	F_16
dpm_table	,	V_85
mm_dep_table	,	V_311
tonga_power_tune_data_set_array	,	V_501
VddcOffsetVid	,	V_79
bw_ctrl	,	V_216
MPLL_DQ_FUNC_CNTL	,	V_229
"Failed to initialize ACP Level !"	,	L_59
GraphicsLevel	,	V_176
vMPLL_DQ_FUNC_CNTL	,	V_202
PWR_CKS_ENABLE	,	V_386
be16_to_cpu	,	F_86
fan_table	,	V_561
smu7_get_xclk	,	F_95
Version	,	V_648
display_timing	,	V_162
max_entry	,	V_180
Sclk_CKS_masterEn0_7	,	V_382
ACPILevel	,	V_295
Ulv	,	V_83
TemperatureLimitLow	,	V_531
info	,	V_259
MemoryACPILevel	,	V_304
"Attempt to populate Fuzzy Fan "	,	L_41
count	,	V_13
smumgr	,	V_88
"be both on SVI2 control in splitted mode !\n"	,	L_30
tonga_populate_tdc_limit	,	F_70
validflag	,	V_481
tonga_update_and_upload_mc_reg_table	,	F_82
mmMC_SEQ_RD_CTL_D0_LP	,	V_675
SMU7_VOLTAGE_CONTROL_BY_SVID2	,	V_29
smc_state_table	,	V_100
SviLoadLineEn	,	V_442
SMU72_Discrete_MCRegisters	,	T_13
"voltage dependency table"	,	L_13
ul_fb_divider	,	V_123
qdr	,	V_235
SMU72_Discrete_MCArbDramTimingTable	,	T_12
vddc_bootup_value	,	V_354
"Stretch Amount in PPTable not supported\n"	,	L_28
"[powerplay] VBIOS did not find boot "	,	L_25
tonga_populate_smc_vdd_ci_table	,	F_8
platformCaps	,	V_132
SMU_MAX_LEVELS_VDDGFX	,	V_626
VceLevelCount	,	V_321
tonga_populate_clock_stretcher_data_table	,	F_57
mc_data	,	V_490
vddgfx_level_count	,	V_60
tonga_populate_mvdd_value	,	F_45
vclk	,	V_316
phm_get_dpm_level_enable_mask_value	,	F_21
DLL_SPEED	,	V_241
pp_hwmgr	,	V_1
"can not populate VDDCI voltage table to SMC"	,	L_2
ThermOutMode	,	V_554
"Attempt to populate BapmVddCBaseLeakage "	,	L_46
dramTiming	,	V_337
PHM_READ_INDIRECT_FIELD	,	F_120
efuse	,	V_359
PHM_PlatformCaps_RegulatorHot	,	V_544
clock_freq	,	V_361
mmMC_SEQ_PMG_TIMING	,	V_688
display_count	,	V_277
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_518
ENOMEM	,	V_702
mmMC_PMG_CMD_MRS2	,	V_690
FanControl_GL_Flag	,	V_602
mmMC_PMG_CMD_MRS1	,	V_686
strobe_mode	,	V_193
mm_boot_level_value	,	V_633
fanInfo	,	V_573
tonga_populate_smc_vce_level	,	F_49
VRConfig	,	V_406
SMU72_Discrete_FanTable	,	T_17
tonga_init_arb_table_index	,	F_65
MinVoltage	,	V_155
SMIO_Pattern	,	T_10
tonga_populate_pm_fuses	,	F_77
index	,	V_57
CG_SPLL_SPREAD_SPECTRUM_2	,	V_143
tonga_clock_stretch_amount_conversion	,	V_397
"Attempt to populate GnbLPML "	,	L_44
"Failed to Write ARB settings for the initial state."	,	L_61
ucTHyst	,	V_592
atomctrl_get_mpll_reference_clock	,	F_36
"engine clock value in dependency table."	,	L_26
tonga_initialize_power_tune_defaults	,	F_84
MRDCK1_RESET	,	V_306
SPLL_REF_DIV	,	V_125
smum_send_msg_to_smc_with_parameter	,	F_103
sclk_activity_level_threshold	,	V_152
dpm_table_start	,	V_175
"[powerplay] VBIOS did not find boot engine "	,	L_22
"can't get the offset of type %x member %x\n"	,	L_73
"Hi and Lo Sidd Failed !"	,	L_47
CG_SPLL_SPREAD_SPECTRUM	,	V_140
mmMC_SEQ_DLL_STBY	,	V_656
cl_kf	,	V_220
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_516
cgs_system_info	,	V_371
cgs_query_system_info	,	F_58
member	,	V_609
DisplayWatermark	,	V_168
atomctrl_get_memory_clock_spread_spectrum	,	F_37
DefaultTdp	,	V_423
smu7_copy_bytes_to_smc	,	F_33
table	,	V_28
"out of boundary"	,	L_50
bapmti_r	,	V_434
phm_ppt_v1_clock_voltage_dependency_table	,	T_1
SMU_Discrete_DpmTable	,	V_618
burstTime	,	V_339
EnabledForThrottle	,	V_157
FDO_MODE_HARDWARE	,	V_562
GraphicsBootLevel	,	V_349
VOLTAGE_SCALE	,	V_35
tonga_get_mac_definition	,	F_101
level_array_address	,	V_173
efuse2	,	V_360
slope2	,	V_570
slope1	,	V_569
PPSMC_SWSTATE_FLAG_DC	,	V_297
tonga_convert_mc_reg_table_entry_to_smc	,	F_80
DLL_CNTL	,	V_307
mc_reg_table_data	,	V_491
speed_spectrum_rate	,	V_137
SMU_MAX_ENTRIES_SMIO	,	V_623
ThermalInterval	,	V_528
FEATURE_STATUS	,	V_703
"Failed to initialize VCE Level !"	,	L_58
mclk_activity_target	,	V_269
VoltageInterval	,	V_527
VRCONF_VDDGFX_SHIFT	,	V_407
mmMC_SEQ_MISC_TIMING2	,	V_668
tonga_convert_mc_reg_table_to_smc	,	F_81
mmGPIOPAD_A	,	V_553
mclk	,	V_192
pcie_dpm_enable_mask	,	V_103
SMU72_Discrete_MemoryLevel	,	T_8
PcieGenSpeed	,	V_91
entry	,	V_487
entries	,	V_15
svi_load_line_en	,	V_443
tonga_populate_smc_samu_level	,	F_51
tonga_get_offsetof	,	F_99
POWERTUNE_DEFAULT_SET_MAX	,	V_500
info_id	,	V_376
"Control parameters Failed !"	,	L_42
pll_post_divider	,	V_151
"Attempt to populate LPMLTemperatureScaler Failed !"	,	L_40
tonga_init_smc_table	,	F_88
BWCTRL	,	V_215
dividers	,	V_106
smu7_get_sleep_divider_id_from_clock	,	F_29
activity_target	,	V_185
pp_atomctrl_clock_dividers_vi	,	T_6
ixPWR_CKS_CNTL	,	V_391
phm_cac_tdp_table	,	V_419
tonga_populate_smc_mvdd_table	,	F_9
phm_cap_set	,	F_90
backend	,	V_9
vdd_dep_on_mclk	,	V_264
smu7_dpm_table	,	V_84
SMU72_Discrete_Ulv	,	V_71
compute_power_profile	,	V_512
VddciLevelCount	,	V_40
MemoryDpmLevelCount	,	V_289
mmMC_SEQ_G5PDX_CTRL	,	V_662
MpllFuncCntl_1	,	V_247
MpllFuncCntl_2	,	V_248
bNoFan	,	V_574
vddc_level_count	,	V_59
"Using Memory DPM level 0 !"	,	L_27
hw_revision	,	V_369
param1	,	V_94
gfx_power_profile	,	V_511
pp_atomctrl_mc_reg_table	,	T_19
HystDown	,	V_591
PHM_PlatformCaps_StepVddc	,	V_517
yclk_sel	,	V_231
mm_table	,	V_310
Divider	,	V_326
AcpBootLevel	,	V_328
BapmVddGfxVidLoSidd	,	V_68
FuzzyFan_PwmSetDelta	,	V_465
mmBIOS_SCRATCH_4	,	V_651
"Min and Max Vid Failed !"	,	L_45
SMU_VCE_TABLE	,	V_640
"VDDC should be on "	,	L_31
dclk	,	V_318
mmMC_SEQ_MISC_TIMING2_LP	,	V_669
CcPwrDynRm1	,	V_75
power_tune_defaults	,	V_418
s0	,	V_483
s1	,	V_485
usPWMMed	,	V_582
usTDP	,	V_424
CGS_SYSTEM_INFO_PCIE_REV	,	V_377
BootMVdd	,	V_357
out_reg	,	V_653
VoltageChangeTimeout	,	V_613
smio_low	,	V_49
mc_reg_table_start	,	V_498
MemoryThermThrottleEnable	,	V_536
tonga_program_memory_timing_parameters	,	F_54
SMU72_DTE_SINKS	,	V_438
BapmVddcVidHiSidd2	,	V_65
PPSMC_DISPLAY_WATERMARK_LOW	,	V_169
cgs_read_register	,	F_43
uint8_t	,	V_48
ss_info	,	V_134
atomctrl_get_engine_pll_dividers_vi	,	F_23
device	,	V_275
ro	,	V_358
tonga_set_valid_flag	,	F_113
MRDCK1_PDNB	,	V_244
TempRespLim	,	V_595
"Failed to program memory timing parameters !"	,	L_72
SMU_SAMU_TABLE	,	V_641
FMAX_DUTY100	,	V_577
clock_registers	,	V_108
tonga_populate_single_graphic_level	,	F_28
cgs_write_register	,	F_116
pp_atomctrl_gpio_pin_assignment	,	T_16
TargetTdp	,	V_425
SclkStepSize	,	V_540
vddc_voltage_table	,	V_32
uint32_t	,	T_2
DclkFrequency	,	V_317
PHM_READ_VFPF_INDIRECT_FIELD	,	F_92
tonga_populate_smc_vddc_table	,	F_4
PreVBlankGap	,	V_615
BapmVddCBaseLeakageLoSidd	,	V_470
Frequency	,	V_324
mpll_param	,	V_213
num_entries	,	V_488
dllStateOn	,	V_194
vCG_SPLL_FUNC_CNTL	,	V_109
YCLK_SEL	,	V_230
samclock	,	V_334
bamp_temp_gradient	,	V_433
module_index	,	V_700
SMU_MAX_LEVELS_VDDCI	,	V_628
"Failed to initialize UVD Level !"	,	L_62
BapmVddCBaseLeakageHiSidd	,	V_468
SMU_MAX_LEVELS_MVDD	,	V_630
encode_pcie_lane_width	,	F_19
PPSMC_SYSTEMFLAG_GDDR5	,	V_519
vddci_control	,	V_41
TEMP_SEL	,	V_601
tonga_clock_stretcher_lookup_table	,	V_395
atomctrl_get_pp_assign_pin	,	F_89
CKS_LOOKUPTableEntry	,	V_393
cac_table	,	V_471
"can't get the mac value %x\n"	,	L_74
VRHotGpio	,	V_542
VddciTable	,	V_42
tonga_min_max_vgnb_lpml_id_from_bapm_vddc	,	F_75
EdcReadEnable	,	V_272
"Failed to initialize Graphics Level !"	,	L_55
mmMC_SEQ_PMG_CMD_MRS_LP	,	V_685
mmMC_SEQ_WR_CTL_2	,	V_692
"can not find divide id for Vclk clock"	,	L_16
min_clock_in_sr	,	V_163
cgs_read_ind_register	,	F_59
power_tune_table	,	V_441
TempMax	,	V_586
mmMC_SEQ_WR_CTL_D0_LP	,	V_679
MpllSs1	,	V_253
MpllSs2	,	V_254
SMU7_THERM_OUT_MODE_DISABLE	,	V_558
usTDC	,	V_449
vMPLL_FUNC_CNTL_1	,	V_206
platform_descriptor	,	V_131
vMPLL_FUNC_CNTL_2	,	V_208
VceBootLevel	,	V_322
tonga_populate_memory_timing_parameters	,	F_52
SMU_MAX_LEVELS_GRAPHICS	,	V_619
tonga_get_mclk_frequency_ratio	,	F_38
default_gfx_power_profile	,	V_503
mmMC_SEQ_PMG_CMD_MRS2_LP	,	V_691
SviLoadLineTrimVddC	,	V_446
tdc_waterfall_ctl	,	V_459
fuse_table_offset	,	V_455
BAPMTI_R	,	V_439
voltage	,	V_4
Sclk_voltageOffset	,	V_385
pcie_entry_count	,	V_172
activity_threshold	,	V_504
StrobeRatio	,	V_281
DclkDivider	,	V_320
sclk_threshold	,	V_607
AcpLevel	,	V_329
thermal_controller	,	V_461
"Attempt to download PmFuseTable Failed !"	,	L_48
DeepSleepDivId	,	V_167
mmMC_SEQ_WR_CTL_2_LP	,	V_693
mc_regs	,	V_494
tonga_thermal_setup_fan_table	,	F_91
mpll_dq_func_cntl	,	V_201
display_config	,	V_164
vdd_dep_on_sclk	,	V_154
pp_atomctrl_memory_clock_param	,	T_9
mclk_dpm_enable_mask	,	V_290
us_cac_mid	,	V_64
TempMed	,	V_585
"Invalid VramInfo table."	,	L_75
BAPM_TEMP_GRADIENT	,	V_432
SMU72_MAX_LEVELS_MVDD	,	V_631
GraphicsThermThrottleEnable	,	V_525
tonga_populate_vr_config	,	F_64
tonga_populate_ulv_level	,	F_15
be32_to_cpu	,	F_87
CgSpllFuncCntl	,	V_302
vbios_boot_state	,	V_267
pp_atomctrl_internal_ss_info	,	T_7
VOLTAGE_CONTROLLER_ON	,	V_704
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_117
PPSMC_MSG_VCEDPM_SetEnabledMask	,	V_637
MPLL_FUNC_CNTL	,	V_214
SPLL_PWRON	,	V_298
ClockStretcherDataTable	,	V_399
smu7_write_smc_sram_dword	,	F_67
CcPwrDynRm	,	V_74
PHM_PlatformCaps_ClockStretcher	,	V_390
"Attempt to populate TdcWaterfallCtl Failed !"	,	L_39
phm_find_boot_level	,	F_56
CG_SPLL_FUNC_CNTL_2	,	V_300
SMU7_THERM_OUT_MODE_THERM_ONLY	,	V_555
CG_SPLL_FUNC_CNTL_3	,	V_128
kfree	,	F_118
BapmVddGfxVidHiSidd	,	V_69
spll_func_cntl_4	,	V_112
spll_func_cntl_3	,	V_110
TempSrc	,	V_599
MPLL_AD_FUNC_CNTL	,	V_225
tonga_populate_smc_voltage_tables	,	F_13
tonga_populate_dw8	,	F_71
mmMC_SEQ_MISC_TIMING_LP	,	V_667
level_array_size	,	V_177
spll_func_cntl_2	,	V_293
hwmgr	,	V_2
SviLoadLineOffsetVddC	,	V_447
Pattern	,	V_45
gfx_arbiter	,	V_606
EINVAL	,	V_14
STUTTER_ENABLE	,	V_280
"can not find MinVddc voltage value from memory VDDC "	,	L_12
pcie_speed_table	,	V_89
CgSpllFuncCntl4	,	V_147
num_existing_displays	,	V_276
STRETCH_ENABLE	,	V_387
CgSpllFuncCntl2	,	V_303
DPMTABLE_OD_UPDATE_MCLK	,	V_497
CgSpllFuncCntl3	,	V_146
data	,	V_8
microcode_version_info	,	V_649
ulCycleDelay	,	V_597
up_hyst	,	V_505
uc_pll_post_div	,	V_127
SpllSpreadSpectrum2	,	V_149
vddc	,	V_22
SmioTable2	,	V_55
SmioTable1	,	V_44
TDC_VDDC_ThrottleReleaseLimitPerc	,	V_451
mcRegisterTable	,	V_645
phm_get_voltage_index	,	F_2
MinMvdd	,	V_266
PP_AC_DC_SWITCH_GPIO_PINID	,	V_546
pptable	,	V_12
TempMin	,	V_584
"There must be 1 or more PCIE levels defined in PPTable."	,	L_9
mvdd_bootup_value	,	V_268
UvdBootLevel	,	V_313
usPWMMin	,	V_578
mpll_fb_divider	,	V_219
maxFreq	,	V_396
"Attempt to read PmFuses.DW6 "	,	L_34
"SVI2 control in merged mode !\n"	,	L_32
usPWMHigh	,	V_583
VddcOffset	,	V_76
CLKFRAC	,	V_221
"Failed to upload arb data to SMC memory !"	,	L_68
VddcPhase	,	V_82
DTEAmbientTempBase	,	V_430
Slope1	,	V_588
DownThreshold	,	V_98
SMU72_Discrete_PmFuses	,	V_457
Slope2	,	V_589
cks_setting	,	V_365
HandshakeDisables	,	V_611
SMU72_SoftRegisters	,	V_612
array	,	V_707
MpllDqFuncCntl	,	V_250
lowest_pcie_level_enabled	,	V_182
MCLK_PWRMGT_CNTL	,	V_240
TemperatureLimitHigh	,	V_529
"can not populate memory level as memory clock is zero"	,	L_14
VR_MERGED_WITH_VDDC	,	V_409
value	,	V_34
tonga_mc_reg_table	,	V_694
atomctrl_set_engine_dram_timings_rv770	,	F_53
tonga_get_dependecy_volt_by_clk	,	F_1
tonga_save_default_power_profile	,	F_85
tonga_update_sclk_threshold	,	F_98
SPLL_DITHEN	,	V_130
DownHyst	,	V_159
mpll_ss1	,	V_209
hi_sidd	,	V_467
voltage_control	,	V_30
mpll_ss2	,	V_211
SMU72_MAX_LEVELS_VDDCI	,	V_629
SMU72_Discrete_MCRegisterSet	,	T_14
VR_SVI2_PLANE_1	,	V_405
VR_SVI2_PLANE_2	,	V_408
sclk	,	V_105
PHM_WRITE_INDIRECT_FIELD	,	F_61
SystemFlags	,	V_515
tonga_populate_bapm_parameters_in_dpm_table	,	F_68
PCIeGenInterval	,	V_538
