ARM GAS  Build/main.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB89:
   1:../Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/main.c **** /**
   3:../Core/Src/main.c ****   ******************************************************************************
   4:../Core/Src/main.c ****   * @file           : main.c
   5:../Core/Src/main.c ****   * @brief          : Main program body
   6:../Core/Src/main.c ****   ******************************************************************************
   7:../Core/Src/main.c ****   * @attention
   8:../Core/Src/main.c ****   *
   9:../Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../Core/Src/main.c ****   * All rights reserved.
  11:../Core/Src/main.c ****   *
  12:../Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/main.c ****   * in the root directory of this software component.
  14:../Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/main.c ****   *
  16:../Core/Src/main.c ****   ******************************************************************************
  17:../Core/Src/main.c ****   */
  18:../Core/Src/main.c **** /* USER CODE END Header */
  19:../Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../Core/Src/main.c **** #include "main.h"
  21:../Core/Src/main.c **** 
  22:../Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../Core/Src/main.c **** #include "tee_client_api.h"
  25:../Core/Src/main.c **** 
  26:../Core/Src/main.c **** /* USER CODE END Includes */
  27:../Core/Src/main.c **** 
  28:../Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../Core/Src/main.c **** 
  31:../Core/Src/main.c **** /* USER CODE END PTD */
  32:../Core/Src/main.c **** 
  33:../Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  Build/main.s 			page 2


  34:../Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../Core/Src/main.c **** 
  36:../Core/Src/main.c **** /* USER CODE END PD */
  37:../Core/Src/main.c **** 
  38:../Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:../Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:../Core/Src/main.c **** 
  41:../Core/Src/main.c **** /* USER CODE END PM */
  42:../Core/Src/main.c **** 
  43:../Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:../Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  45:../Core/Src/main.c **** 
  46:../Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  47:../Core/Src/main.c **** 
  48:../Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  49:../Core/Src/main.c **** 
  50:../Core/Src/main.c **** RNG_HandleTypeDef hrng;
  51:../Core/Src/main.c **** 
  52:../Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  53:../Core/Src/main.c **** 
  54:../Core/Src/main.c **** UART_HandleTypeDef huart1;
  55:../Core/Src/main.c **** UART_HandleTypeDef huart3;
  56:../Core/Src/main.c **** 
  57:../Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:../Core/Src/main.c **** 
  59:../Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:../Core/Src/main.c **** 
  61:../Core/Src/main.c **** /* USER CODE END PV */
  62:../Core/Src/main.c **** 
  63:../Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:../Core/Src/main.c **** void SystemClock_Config(void);
  65:../Core/Src/main.c **** void PeriphCommonClock_Config(void);
  66:../Core/Src/main.c **** static void MX_GPIO_Init(void);
  67:../Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  68:../Core/Src/main.c **** static void MX_I2C2_Init(void);
  69:../Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  70:../Core/Src/main.c **** static void MX_SPI3_Init(void);
  71:../Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  72:../Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  73:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  74:../Core/Src/main.c **** static void MX_RNG_Init(void);
  75:../Core/Src/main.c **** /* USER CODE BEGIN PFP */
  76:../Core/Src/main.c **** 
  77:../Core/Src/main.c **** /* USER CODE END PFP */
  78:../Core/Src/main.c **** 
  79:../Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  80:../Core/Src/main.c **** /* USER CODE BEGIN 0 */
  81:../Core/Src/main.c **** static TEEC_UUID uuid = {0};
  82:../Core/Src/main.c **** 
  83:../Core/Src/main.c **** int __io_putchar(int ch){
  84:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
  85:../Core/Src/main.c ****     return ch;
  86:../Core/Src/main.c **** }
  87:../Core/Src/main.c **** 
  88:../Core/Src/main.c **** /* USER CODE END 0 */
  89:../Core/Src/main.c **** 
  90:../Core/Src/main.c **** /**
ARM GAS  Build/main.s 			page 3


  91:../Core/Src/main.c ****   * @brief  The application entry point.
  92:../Core/Src/main.c ****   * @retval int
  93:../Core/Src/main.c ****   */
  94:../Core/Src/main.c **** int main(void)
  95:../Core/Src/main.c **** {
  96:../Core/Src/main.c **** 
  97:../Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  98:../Core/Src/main.c **** 
  99:../Core/Src/main.c ****   /* USER CODE END 1 */
 100:../Core/Src/main.c **** 
 101:../Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 102:../Core/Src/main.c **** 
 103:../Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 104:../Core/Src/main.c ****   HAL_Init();
 105:../Core/Src/main.c **** 
 106:../Core/Src/main.c ****   /* USER CODE BEGIN Init */
 107:../Core/Src/main.c **** 
 108:../Core/Src/main.c ****   /* USER CODE END Init */
 109:../Core/Src/main.c **** 
 110:../Core/Src/main.c ****   /* Configure the system clock */
 111:../Core/Src/main.c ****   SystemClock_Config();
 112:../Core/Src/main.c **** 
 113:../Core/Src/main.c ****   /* Configure the peripherals common clocks */
 114:../Core/Src/main.c ****   PeriphCommonClock_Config();
 115:../Core/Src/main.c **** 
 116:../Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 117:../Core/Src/main.c **** 
 118:../Core/Src/main.c ****   /* USER CODE END SysInit */
 119:../Core/Src/main.c **** 
 120:../Core/Src/main.c ****   /* Initialize all configured peripherals */
 121:../Core/Src/main.c ****   MX_GPIO_Init();
 122:../Core/Src/main.c ****   MX_DFSDM1_Init();
 123:../Core/Src/main.c ****   MX_I2C2_Init();
 124:../Core/Src/main.c ****   MX_QUADSPI_Init();
 125:../Core/Src/main.c ****   MX_SPI3_Init();
 126:../Core/Src/main.c ****   MX_USART1_UART_Init();
 127:../Core/Src/main.c ****   MX_USART3_UART_Init();
 128:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 129:../Core/Src/main.c ****   MX_RNG_Init();
 130:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 131:../Core/Src/main.c ****   TEEC_Context ctx;
 132:../Core/Src/main.c ****   TEEC_Session sn;
 133:../Core/Src/main.c **** 
 134:../Core/Src/main.c ****   int ret = -1;
 135:../Core/Src/main.c **** 
 136:../Core/Src/main.c ****   ret = TEEC_InitializeContext("Example", &ctx);
 137:../Core/Src/main.c ****   if(ret != 0){
 138:../Core/Src/main.c **** 	  return -1;
 139:../Core/Src/main.c ****   }
 140:../Core/Src/main.c **** 
 141:../Core/Src/main.c ****   ret = TEEC_OpenSession(&ctx, &sn, &uuid, TEEC_LOGIN_PUBLIC, NULL, NULL, NULL);
 142:../Core/Src/main.c ****   if(ret != 0){
 143:../Core/Src/main.c **** 	  return -1;
 144:../Core/Src/main.c ****   }
 145:../Core/Src/main.c **** 
 146:../Core/Src/main.c **** 
 147:../Core/Src/main.c ****   TEEC_Operation op;
ARM GAS  Build/main.s 			page 4


 148:../Core/Src/main.c **** 
 149:../Core/Src/main.c ****   // param[0] holds the original message that should be encrypted by the TA
 150:../Core/Src/main.c ****   op.params[0].tmpref.buffer = calloc(16, sizeof(char));
 151:../Core/Src/main.c ****   op.params[0].tmpref.size = 16;
 152:../Core/Src/main.c ****   // param[1] will hold the encryption of the message performed by the TA
 153:../Core/Src/main.c ****   op.params[1].tmpref.buffer = calloc(16, sizeof(char));
 154:../Core/Src/main.c ****   op.params[1].tmpref.size = 16;
 155:../Core/Src/main.c ****   // param[2] will hold the dencryption of the message performed by the TA
 156:../Core/Src/main.c ****   op.params[2].tmpref.buffer = calloc(16, sizeof(char));
 157:../Core/Src/main.c ****   op.params[2].tmpref.size = 16;
 158:../Core/Src/main.c ****   // param[3] will hold the digest of the message performed by the TA
 159:../Core/Src/main.c ****   op.params[3].tmpref.buffer = calloc(32, sizeof(char));
 160:../Core/Src/main.c ****   op.params[3].tmpref.size = 32;
 161:../Core/Src/main.c **** 
 162:../Core/Src/main.c ****   // Init the message to encrypt and print it
 163:../Core/Src/main.c ****   memcpy(op.params[0].tmpref.buffer, "Secret-Message!\0", 16);
 164:../Core/Src/main.c ****   printf("CA wants to encrypt this message with AES: %s\r\n", op.params[0].tmpref.buffer);
 165:../Core/Src/main.c **** 
 166:../Core/Src/main.c ****   // Make the TA generate the AES Key
 167:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_GENERATE_KEY, &op, NULL);
 168:../Core/Src/main.c ****   if(ret != 0){
 169:../Core/Src/main.c **** 	  return -1;
 170:../Core/Src/main.c ****   }
 171:../Core/Src/main.c **** 
 172:../Core/Src/main.c ****   // Make the TA encrypt the message
 173:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_ENCRYPT, &op, NULL);
 174:../Core/Src/main.c ****   if(ret != 0){
 175:../Core/Src/main.c **** 	  return -1;
 176:../Core/Src/main.c ****   }
 177:../Core/Src/main.c ****   printf("Encrypted message: %s\r\n", op.params[1].tmpref.buffer);
 178:../Core/Src/main.c **** 
 179:../Core/Src/main.c ****   // Make the TA decrypt the message
 180:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_DECRYPT, &op, NULL);
 181:../Core/Src/main.c ****   if(ret != 0){
 182:../Core/Src/main.c **** 	  return -1;
 183:../Core/Src/main.c ****   }
 184:../Core/Src/main.c ****   printf("Decrypted message: %s\r\n", op.params[2].tmpref.buffer);
 185:../Core/Src/main.c **** 
 186:../Core/Src/main.c ****   // Make the TA calculate the digest of the original message
 187:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_DIGEST, &op, NULL);
 188:../Core/Src/main.c ****   if(ret != 0){
 189:../Core/Src/main.c **** 	  return -1;
 190:../Core/Src/main.c ****   }
 191:../Core/Src/main.c ****   printf("Digest of the message: %s\r\n", op.params[3].tmpref.buffer);
 192:../Core/Src/main.c **** 
 193:../Core/Src/main.c ****   // Make the TA destroy the key
 194:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_DESTROY_KEY, &op, NULL);
 195:../Core/Src/main.c ****   if(ret != 0){
 196:../Core/Src/main.c **** 	  return -1;
 197:../Core/Src/main.c ****   }
 198:../Core/Src/main.c **** 
 199:../Core/Src/main.c ****   TEEC_CloseSession(&sn);
 200:../Core/Src/main.c **** 
 201:../Core/Src/main.c ****   TEEC_FinalizeContext(&ctx);
 202:../Core/Src/main.c **** 
 203:../Core/Src/main.c ****   /* USER CODE END 2 */
 204:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 5


 205:../Core/Src/main.c ****   /* Infinite loop */
 206:../Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 207:../Core/Src/main.c ****   while (1)
 208:../Core/Src/main.c ****   {
 209:../Core/Src/main.c ****     /* USER CODE END WHILE */
 210:../Core/Src/main.c **** 
 211:../Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:../Core/Src/main.c ****   }
 213:../Core/Src/main.c ****   /* USER CODE END 3 */
 214:../Core/Src/main.c **** }
 215:../Core/Src/main.c **** 
 216:../Core/Src/main.c **** /**
 217:../Core/Src/main.c ****   * @brief System Clock Configuration
 218:../Core/Src/main.c ****   * @retval None
 219:../Core/Src/main.c ****   */
 220:../Core/Src/main.c **** void SystemClock_Config(void)
 221:../Core/Src/main.c ****   {
 222:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 223:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 224:../Core/Src/main.c **** 
 225:../Core/Src/main.c ****     /** Configure the main internal regulator output voltage
 226:../Core/Src/main.c ****     */
 227:../Core/Src/main.c ****     if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 228:../Core/Src/main.c ****     {
 229:../Core/Src/main.c ****       Error_Handler();
 230:../Core/Src/main.c ****     }
 231:../Core/Src/main.c **** 
 232:../Core/Src/main.c ****     /** Configure LSE Drive Capability
 233:../Core/Src/main.c ****     */
 234:../Core/Src/main.c ****     HAL_PWR_EnableBkUpAccess();
 235:../Core/Src/main.c ****     __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 236:../Core/Src/main.c **** 
 237:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 238:../Core/Src/main.c ****     * in the RCC_OscInitTypeDef structure.
 239:../Core/Src/main.c ****     */
 240:../Core/Src/main.c **** 
 241:../Core/Src/main.c ****     /* MSI is enabled after System reset, activate PLL with MSI as source */
 242:../Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 243:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 244:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 245:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 246:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 247:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 248:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 249:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 250:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 251:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 252:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 253:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 254:../Core/Src/main.c ****     {
 255:../Core/Src/main.c ****       /* Initialization Error */
 256:../Core/Src/main.c ****       Error_Handler();
 257:../Core/Src/main.c ****     }
 258:../Core/Src/main.c **** 
 259:../Core/Src/main.c ****     /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
 260:../Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 
 261:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  Build/main.s 			page 6


 262:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 263:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 264:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 265:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 266:../Core/Src/main.c ****     {
 267:../Core/Src/main.c ****       /* Initialization Error */
 268:../Core/Src/main.c ****       Error_Handler();
 269:../Core/Src/main.c ****     }
 270:../Core/Src/main.c **** 
 271:../Core/Src/main.c ****     /** Enable MSI Auto calibration
 272:../Core/Src/main.c ****     */
 273:../Core/Src/main.c ****     HAL_RCCEx_EnableMSIPLLMode();
 274:../Core/Src/main.c **** }
 275:../Core/Src/main.c **** 
 276:../Core/Src/main.c **** /**
 277:../Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 278:../Core/Src/main.c ****   * @retval None
 279:../Core/Src/main.c ****   */
 280:../Core/Src/main.c **** void PeriphCommonClock_Config(void)
 281:../Core/Src/main.c **** {
 282:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 283:../Core/Src/main.c **** 
 284:../Core/Src/main.c ****   /** Initializes the peripherals clock
 285:../Core/Src/main.c ****   */
 286:../Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RNG;
 287:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 288:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 289:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 290:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 296:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 297:../Core/Src/main.c ****   {
 298:../Core/Src/main.c ****     Error_Handler();
 299:../Core/Src/main.c ****   }
 300:../Core/Src/main.c **** }
 301:../Core/Src/main.c **** 
 302:../Core/Src/main.c **** /**
 303:../Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 304:../Core/Src/main.c ****   * @param None
 305:../Core/Src/main.c ****   * @retval None
 306:../Core/Src/main.c ****   */
 307:../Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 308:../Core/Src/main.c **** {
 309:../Core/Src/main.c **** 
 310:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 311:../Core/Src/main.c **** 
 312:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 313:../Core/Src/main.c **** 
 314:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 315:../Core/Src/main.c **** 
 316:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 317:../Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 318:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
ARM GAS  Build/main.s 			page 7


 319:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 330:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 331:../Core/Src/main.c ****   {
 332:../Core/Src/main.c ****     Error_Handler();
 333:../Core/Src/main.c ****   }
 334:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 335:../Core/Src/main.c **** 
 336:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 337:../Core/Src/main.c **** 
 338:../Core/Src/main.c **** }
 339:../Core/Src/main.c **** 
 340:../Core/Src/main.c **** /**
 341:../Core/Src/main.c ****   * @brief I2C2 Initialization Function
 342:../Core/Src/main.c ****   * @param None
 343:../Core/Src/main.c ****   * @retval None
 344:../Core/Src/main.c ****   */
 345:../Core/Src/main.c **** static void MX_I2C2_Init(void)
 346:../Core/Src/main.c **** {
 347:../Core/Src/main.c **** 
 348:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 349:../Core/Src/main.c **** 
 350:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 351:../Core/Src/main.c **** 
 352:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 353:../Core/Src/main.c **** 
 354:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 355:../Core/Src/main.c ****   hi2c2.Instance = I2C2;
 356:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 357:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 358:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 359:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 360:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 361:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 362:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 363:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 364:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 365:../Core/Src/main.c ****   {
 366:../Core/Src/main.c ****     Error_Handler();
 367:../Core/Src/main.c ****   }
 368:../Core/Src/main.c **** 
 369:../Core/Src/main.c ****   /** Configure Analogue filter
 370:../Core/Src/main.c ****   */
 371:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 372:../Core/Src/main.c ****   {
 373:../Core/Src/main.c ****     Error_Handler();
 374:../Core/Src/main.c ****   }
 375:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 8


 376:../Core/Src/main.c ****   /** Configure Digital filter
 377:../Core/Src/main.c ****   */
 378:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 379:../Core/Src/main.c ****   {
 380:../Core/Src/main.c ****     Error_Handler();
 381:../Core/Src/main.c ****   }
 382:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 383:../Core/Src/main.c **** 
 384:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 385:../Core/Src/main.c **** 
 386:../Core/Src/main.c **** }
 387:../Core/Src/main.c **** 
 388:../Core/Src/main.c **** /**
 389:../Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 390:../Core/Src/main.c ****   * @param None
 391:../Core/Src/main.c ****   * @retval None
 392:../Core/Src/main.c ****   */
 393:../Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 394:../Core/Src/main.c **** {
 395:../Core/Src/main.c **** 
 396:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 397:../Core/Src/main.c **** 
 398:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 399:../Core/Src/main.c **** 
 400:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 401:../Core/Src/main.c **** 
 402:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 403:../Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 404:../Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 405:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 406:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 407:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 408:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 409:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 410:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 411:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 412:../Core/Src/main.c ****   {
 413:../Core/Src/main.c ****     Error_Handler();
 414:../Core/Src/main.c ****   }
 415:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 416:../Core/Src/main.c **** 
 417:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 418:../Core/Src/main.c **** 
 419:../Core/Src/main.c **** }
 420:../Core/Src/main.c **** 
 421:../Core/Src/main.c **** /**
 422:../Core/Src/main.c ****   * @brief RNG Initialization Function
 423:../Core/Src/main.c ****   * @param None
 424:../Core/Src/main.c ****   * @retval None
 425:../Core/Src/main.c ****   */
 426:../Core/Src/main.c **** static void MX_RNG_Init(void)
 427:../Core/Src/main.c **** {
 428:../Core/Src/main.c **** 
 429:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 0 */
 430:../Core/Src/main.c **** 
 431:../Core/Src/main.c ****   /* USER CODE END RNG_Init 0 */
 432:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 9


 433:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 1 */
 434:../Core/Src/main.c **** 
 435:../Core/Src/main.c ****   /* USER CODE END RNG_Init 1 */
 436:../Core/Src/main.c ****   hrng.Instance = RNG;
 437:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 438:../Core/Src/main.c ****   {
 439:../Core/Src/main.c ****     Error_Handler();
 440:../Core/Src/main.c ****   }
 441:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 2 */
 442:../Core/Src/main.c **** 
 443:../Core/Src/main.c ****   /* USER CODE END RNG_Init 2 */
 444:../Core/Src/main.c **** 
 445:../Core/Src/main.c **** }
 446:../Core/Src/main.c **** 
 447:../Core/Src/main.c **** /**
 448:../Core/Src/main.c ****   * @brief SPI3 Initialization Function
 449:../Core/Src/main.c ****   * @param None
 450:../Core/Src/main.c ****   * @retval None
 451:../Core/Src/main.c ****   */
 452:../Core/Src/main.c **** static void MX_SPI3_Init(void)
 453:../Core/Src/main.c **** {
 454:../Core/Src/main.c **** 
 455:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 456:../Core/Src/main.c **** 
 457:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 458:../Core/Src/main.c **** 
 459:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 460:../Core/Src/main.c **** 
 461:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 462:../Core/Src/main.c ****   /* SPI3 parameter configuration*/
 463:../Core/Src/main.c ****   hspi3.Instance = SPI3;
 464:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 465:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 466:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 467:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 468:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 469:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 470:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 471:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 472:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 473:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 474:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 475:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 476:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 477:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 478:../Core/Src/main.c ****   {
 479:../Core/Src/main.c ****     Error_Handler();
 480:../Core/Src/main.c ****   }
 481:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 482:../Core/Src/main.c **** 
 483:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 484:../Core/Src/main.c **** 
 485:../Core/Src/main.c **** }
 486:../Core/Src/main.c **** 
 487:../Core/Src/main.c **** /**
 488:../Core/Src/main.c ****   * @brief USART1 Initialization Function
 489:../Core/Src/main.c ****   * @param None
ARM GAS  Build/main.s 			page 10


 490:../Core/Src/main.c ****   * @retval None
 491:../Core/Src/main.c ****   */
 492:../Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 493:../Core/Src/main.c **** {
 494:../Core/Src/main.c **** 
 495:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 496:../Core/Src/main.c **** 
 497:../Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 498:../Core/Src/main.c **** 
 499:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 500:../Core/Src/main.c **** 
 501:../Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 502:../Core/Src/main.c ****   huart1.Instance = USART1;
 503:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 504:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 505:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 506:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 507:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 508:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 509:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 510:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 511:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 512:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 513:../Core/Src/main.c ****   {
 514:../Core/Src/main.c ****     Error_Handler();
 515:../Core/Src/main.c ****   }
 516:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 517:../Core/Src/main.c **** 
 518:../Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 519:../Core/Src/main.c **** 
 520:../Core/Src/main.c **** }
 521:../Core/Src/main.c **** 
 522:../Core/Src/main.c **** /**
 523:../Core/Src/main.c ****   * @brief USART3 Initialization Function
 524:../Core/Src/main.c ****   * @param None
 525:../Core/Src/main.c ****   * @retval None
 526:../Core/Src/main.c ****   */
 527:../Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 528:../Core/Src/main.c **** {
 529:../Core/Src/main.c **** 
 530:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 531:../Core/Src/main.c **** 
 532:../Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 533:../Core/Src/main.c **** 
 534:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 535:../Core/Src/main.c **** 
 536:../Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 537:../Core/Src/main.c ****   huart3.Instance = USART3;
 538:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 539:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 540:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 541:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 542:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 543:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 544:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 545:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 546:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  Build/main.s 			page 11


 547:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 548:../Core/Src/main.c ****   {
 549:../Core/Src/main.c ****     Error_Handler();
 550:../Core/Src/main.c ****   }
 551:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 552:../Core/Src/main.c **** 
 553:../Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 554:../Core/Src/main.c **** 
 555:../Core/Src/main.c **** }
 556:../Core/Src/main.c **** 
 557:../Core/Src/main.c **** /**
 558:../Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 559:../Core/Src/main.c ****   * @param None
 560:../Core/Src/main.c ****   * @retval None
 561:../Core/Src/main.c ****   */
 562:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 563:../Core/Src/main.c **** {
 564:../Core/Src/main.c **** 
 565:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 566:../Core/Src/main.c **** 
 567:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 568:../Core/Src/main.c **** 
 569:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 570:../Core/Src/main.c **** 
 571:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 572:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 573:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 574:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 582:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 583:../Core/Src/main.c ****   {
 584:../Core/Src/main.c ****     Error_Handler();
 585:../Core/Src/main.c ****   }
 586:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 587:../Core/Src/main.c **** 
 588:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 589:../Core/Src/main.c **** 
 590:../Core/Src/main.c **** }
 591:../Core/Src/main.c **** 
 592:../Core/Src/main.c **** /**
 593:../Core/Src/main.c ****   * @brief GPIO Initialization Function
 594:../Core/Src/main.c ****   * @param None
 595:../Core/Src/main.c ****   * @retval None
 596:../Core/Src/main.c ****   */
 597:../Core/Src/main.c **** static void MX_GPIO_Init(void)
 598:../Core/Src/main.c **** {
  26              		.loc 1 598 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  Build/main.s 			page 12


  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
 599:../Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 599 3 view .LVU1
  46              		.loc 1 599 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 600:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 601:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 602:../Core/Src/main.c **** 
 603:../Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 604:../Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 604 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 604 3 view .LVU4
  56              		.loc 1 604 3 view .LVU5
  57 0012 A24B     		ldr	r3, .L3
  58 0014 DA6C     		ldr	r2, [r3, #76]
  59 0016 42F01002 		orr	r2, r2, #16
  60 001a DA64     		str	r2, [r3, #76]
  61              		.loc 1 604 3 view .LVU6
  62 001c DA6C     		ldr	r2, [r3, #76]
  63 001e 02F01002 		and	r2, r2, #16
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 604 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 604 3 view .LVU8
 605:../Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  69              		.loc 1 605 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 605 3 view .LVU10
  72              		.loc 1 605 3 view .LVU11
  73 0026 DA6C     		ldr	r2, [r3, #76]
  74 0028 42F00402 		orr	r2, r2, #4
  75 002c DA64     		str	r2, [r3, #76]
  76              		.loc 1 605 3 view .LVU12
  77 002e DA6C     		ldr	r2, [r3, #76]
  78 0030 02F00402 		and	r2, r2, #4
  79 0034 0192     		str	r2, [sp, #4]
  80              		.loc 1 605 3 view .LVU13
ARM GAS  Build/main.s 			page 13


  81 0036 019A     		ldr	r2, [sp, #4]
  82              	.LBE5:
  83              		.loc 1 605 3 view .LVU14
 606:../Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 606 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 606 3 view .LVU16
  87              		.loc 1 606 3 view .LVU17
  88 0038 DA6C     		ldr	r2, [r3, #76]
  89 003a 42F00102 		orr	r2, r2, #1
  90 003e DA64     		str	r2, [r3, #76]
  91              		.loc 1 606 3 view .LVU18
  92 0040 DA6C     		ldr	r2, [r3, #76]
  93 0042 02F00102 		and	r2, r2, #1
  94 0046 0292     		str	r2, [sp, #8]
  95              		.loc 1 606 3 view .LVU19
  96 0048 029A     		ldr	r2, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 606 3 view .LVU20
 607:../Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 607 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 607 3 view .LVU22
 102              		.loc 1 607 3 view .LVU23
 103 004a DA6C     		ldr	r2, [r3, #76]
 104 004c 42F00202 		orr	r2, r2, #2
 105 0050 DA64     		str	r2, [r3, #76]
 106              		.loc 1 607 3 view .LVU24
 107 0052 DA6C     		ldr	r2, [r3, #76]
 108 0054 02F00202 		and	r2, r2, #2
 109 0058 0392     		str	r2, [sp, #12]
 110              		.loc 1 607 3 view .LVU25
 111 005a 039A     		ldr	r2, [sp, #12]
 112              	.LBE7:
 113              		.loc 1 607 3 view .LVU26
 608:../Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 114              		.loc 1 608 3 view .LVU27
 115              	.LBB8:
 116              		.loc 1 608 3 view .LVU28
 117              		.loc 1 608 3 view .LVU29
 118 005c DA6C     		ldr	r2, [r3, #76]
 119 005e 42F00802 		orr	r2, r2, #8
 120 0062 DA64     		str	r2, [r3, #76]
 121              		.loc 1 608 3 view .LVU30
 122 0064 DB6C     		ldr	r3, [r3, #76]
 123 0066 03F00803 		and	r3, r3, #8
 124 006a 0493     		str	r3, [sp, #16]
 125              		.loc 1 608 3 view .LVU31
 126 006c 049B     		ldr	r3, [sp, #16]
 127              	.LBE8:
 128              		.loc 1 608 3 view .LVU32
 609:../Core/Src/main.c **** 
 610:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 611:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RE
 129              		.loc 1 611 3 view .LVU33
 130 006e 8C4D     		ldr	r5, .L3+4
 131 0070 2246     		mov	r2, r4
ARM GAS  Build/main.s 			page 14


 132 0072 4FF48A71 		mov	r1, #276
 133 0076 2846     		mov	r0, r5
 134 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL0:
 612:../Core/Src/main.c **** 
 613:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 614:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 136              		.loc 1 614 3 view .LVU34
 137 007c 2246     		mov	r2, r4
 138 007e 48F20411 		movw	r1, #33028
 139 0082 4FF09040 		mov	r0, #1207959552
 140 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL1:
 615:../Core/Src/main.c **** 
 616:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 617:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 142              		.loc 1 617 3 view .LVU35
 143 008a 864F     		ldr	r7, .L3+8
 144 008c 2246     		mov	r2, r4
 145 008e 4FF21401 		movw	r1, #61460
 146 0092 3846     		mov	r0, r7
 147 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL2:
 618:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);
 619:../Core/Src/main.c **** 
 620:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 621:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RES
 149              		.loc 1 621 3 view .LVU36
 150 0098 DFF80C92 		ldr	r9, .L3+12
 151 009c 2246     		mov	r2, r4
 152 009e 41F28101 		movw	r1, #4225
 153 00a2 4846     		mov	r0, r9
 154 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL3:
 622:../Core/Src/main.c **** 
 623:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 624:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 156              		.loc 1 624 3 view .LVU37
 157 00a8 0122     		movs	r2, #1
 158 00aa 4FF40051 		mov	r1, #8192
 159 00ae 4846     		mov	r0, r9
 160 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL4:
 625:../Core/Src/main.c **** 
 626:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 627:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 162              		.loc 1 627 3 view .LVU38
 163 00b4 DFF8F4A1 		ldr	r10, .L3+16
 164 00b8 2246     		mov	r2, r4
 165 00ba 4FF41071 		mov	r1, #576
 166 00be 5046     		mov	r0, r10
 167 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 168              	.LVL5:
 628:../Core/Src/main.c **** 
 629:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 630:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 169              		.loc 1 630 3 view .LVU39
ARM GAS  Build/main.s 			page 15


 170 00c4 0122     		movs	r2, #1
 171 00c6 2021     		movs	r1, #32
 172 00c8 3846     		mov	r0, r7
 173 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL6:
 631:../Core/Src/main.c **** 
 632:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 633:../Core/Src/main.c ****   HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 175              		.loc 1 633 3 view .LVU40
 176 00ce 0122     		movs	r2, #1
 177 00d0 1146     		mov	r1, r2
 178 00d2 2846     		mov	r0, r5
 179 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL7:
 634:../Core/Src/main.c **** 
 635:../Core/Src/main.c ****   /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3
 636:../Core/Src/main.c ****   GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_C
 181              		.loc 1 636 3 view .LVU41
 182              		.loc 1 636 23 is_stmt 0 view .LVU42
 183 00d8 40F21513 		movw	r3, #277
 184 00dc 0593     		str	r3, [sp, #20]
 637:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 637 3 is_stmt 1 view .LVU43
 186              		.loc 1 637 24 is_stmt 0 view .LVU44
 187 00de 0126     		movs	r6, #1
 188 00e0 0696     		str	r6, [sp, #24]
 638:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 638 3 is_stmt 1 view .LVU45
 190              		.loc 1 638 24 is_stmt 0 view .LVU46
 191 00e2 0794     		str	r4, [sp, #28]
 639:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 639 3 is_stmt 1 view .LVU47
 193              		.loc 1 639 25 is_stmt 0 view .LVU48
 194 00e4 0894     		str	r4, [sp, #32]
 640:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 195              		.loc 1 640 3 is_stmt 1 view .LVU49
 196 00e6 05A9     		add	r1, sp, #20
 197 00e8 2846     		mov	r0, r5
 198 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL8:
 641:../Core/Src/main.c **** 
 642:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6
 643:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_P
 200              		.loc 1 643 3 view .LVU50
 201              		.loc 1 643 23 is_stmt 0 view .LVU51
 202 00ee 6A23     		movs	r3, #106
 203 00f0 0593     		str	r3, [sp, #20]
 644:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 204              		.loc 1 644 3 is_stmt 1 view .LVU52
 205              		.loc 1 644 24 is_stmt 0 view .LVU53
 206 00f2 4FF4881B 		mov	fp, #1114112
 207 00f6 CDF818B0 		str	fp, [sp, #24]
 645:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 645 3 is_stmt 1 view .LVU54
 209              		.loc 1 645 24 is_stmt 0 view .LVU55
 210 00fa 0794     		str	r4, [sp, #28]
 646:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
ARM GAS  Build/main.s 			page 16


 211              		.loc 1 646 3 is_stmt 1 view .LVU56
 212 00fc 05A9     		add	r1, sp, #20
 213 00fe 2846     		mov	r0, r5
 214 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL9:
 647:../Core/Src/main.c **** 
 648:../Core/Src/main.c ****   /*Configure GPIO pin : BUTTON_EXTI13_Pin */
 649:../Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 216              		.loc 1 649 3 view .LVU57
 217              		.loc 1 649 23 is_stmt 0 view .LVU58
 218 0104 4FF40053 		mov	r3, #8192
 219 0108 0593     		str	r3, [sp, #20]
 650:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 220              		.loc 1 650 3 is_stmt 1 view .LVU59
 221              		.loc 1 650 24 is_stmt 0 view .LVU60
 222 010a 4FF40413 		mov	r3, #2162688
 223 010e 0693     		str	r3, [sp, #24]
 651:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 651 3 is_stmt 1 view .LVU61
 225              		.loc 1 651 24 is_stmt 0 view .LVU62
 226 0110 0794     		str	r4, [sp, #28]
 652:../Core/Src/main.c ****   HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 652 3 is_stmt 1 view .LVU63
 228 0112 05A9     		add	r1, sp, #20
 229 0114 5046     		mov	r0, r10
 230 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL10:
 653:../Core/Src/main.c **** 
 654:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 655:../Core/Src/main.c ****                            ARD_A1_Pin ARD_A0_Pin */
 656:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 232              		.loc 1 656 3 view .LVU64
 233              		.loc 1 656 23 is_stmt 0 view .LVU65
 234 011a 3F23     		movs	r3, #63
 235 011c 0593     		str	r3, [sp, #20]
 657:../Core/Src/main.c ****                           |ARD_A1_Pin|ARD_A0_Pin;
 658:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 236              		.loc 1 658 3 is_stmt 1 view .LVU66
 237              		.loc 1 658 24 is_stmt 0 view .LVU67
 238 011e 0B23     		movs	r3, #11
 239 0120 0693     		str	r3, [sp, #24]
 659:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 659 3 is_stmt 1 view .LVU68
 241              		.loc 1 659 24 is_stmt 0 view .LVU69
 242 0122 0794     		str	r4, [sp, #28]
 660:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 660 3 is_stmt 1 view .LVU70
 244 0124 05A9     		add	r1, sp, #20
 245 0126 5046     		mov	r0, r10
 246 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL11:
 661:../Core/Src/main.c **** 
 662:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
 663:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 248              		.loc 1 663 3 view .LVU71
 249              		.loc 1 663 23 is_stmt 0 view .LVU72
 250 012c 4FF00308 		mov	r8, #3
ARM GAS  Build/main.s 			page 17


 251 0130 CDF81480 		str	r8, [sp, #20]
 664:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 664 3 is_stmt 1 view .LVU73
 253              		.loc 1 664 24 is_stmt 0 view .LVU74
 254 0134 0225     		movs	r5, #2
 255 0136 0695     		str	r5, [sp, #24]
 665:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 665 3 is_stmt 1 view .LVU75
 257              		.loc 1 665 24 is_stmt 0 view .LVU76
 258 0138 0794     		str	r4, [sp, #28]
 666:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 666 3 is_stmt 1 view .LVU77
 260              		.loc 1 666 25 is_stmt 0 view .LVU78
 261 013a CDF82080 		str	r8, [sp, #32]
 667:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 262              		.loc 1 667 3 is_stmt 1 view .LVU79
 263              		.loc 1 667 29 is_stmt 0 view .LVU80
 264 013e 0822     		movs	r2, #8
 265 0140 0992     		str	r2, [sp, #36]
 668:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 266              		.loc 1 668 3 is_stmt 1 view .LVU81
 267 0142 05A9     		add	r1, sp, #20
 268 0144 4FF09040 		mov	r0, #1207959552
 269 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL12:
 669:../Core/Src/main.c **** 
 670:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 671:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 271              		.loc 1 671 3 view .LVU82
 272              		.loc 1 671 23 is_stmt 0 view .LVU83
 273 014c 48F20413 		movw	r3, #33028
 274 0150 0593     		str	r3, [sp, #20]
 672:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 275              		.loc 1 672 3 is_stmt 1 view .LVU84
 276              		.loc 1 672 24 is_stmt 0 view .LVU85
 277 0152 0696     		str	r6, [sp, #24]
 673:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 673 3 is_stmt 1 view .LVU86
 279              		.loc 1 673 24 is_stmt 0 view .LVU87
 280 0154 0794     		str	r4, [sp, #28]
 674:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281              		.loc 1 674 3 is_stmt 1 view .LVU88
 282              		.loc 1 674 25 is_stmt 0 view .LVU89
 283 0156 0894     		str	r4, [sp, #32]
 675:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 284              		.loc 1 675 3 is_stmt 1 view .LVU90
 285 0158 05A9     		add	r1, sp, #20
 286 015a 4FF09040 		mov	r0, #1207959552
 287 015e FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL13:
 676:../Core/Src/main.c **** 
 677:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D4_Pin */
 678:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D4_Pin;
 289              		.loc 1 678 3 view .LVU91
 290              		.loc 1 678 23 is_stmt 0 view .LVU92
 291 0162 0822     		movs	r2, #8
 292 0164 0592     		str	r2, [sp, #20]
ARM GAS  Build/main.s 			page 18


 679:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 679 3 is_stmt 1 view .LVU93
 294              		.loc 1 679 24 is_stmt 0 view .LVU94
 295 0166 0695     		str	r5, [sp, #24]
 680:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 680 3 is_stmt 1 view .LVU95
 297              		.loc 1 680 24 is_stmt 0 view .LVU96
 298 0168 0794     		str	r4, [sp, #28]
 681:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 681 3 is_stmt 1 view .LVU97
 300              		.loc 1 681 25 is_stmt 0 view .LVU98
 301 016a 0894     		str	r4, [sp, #32]
 682:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 302              		.loc 1 682 3 is_stmt 1 view .LVU99
 303              		.loc 1 682 29 is_stmt 0 view .LVU100
 304 016c 0996     		str	r6, [sp, #36]
 683:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 305              		.loc 1 683 3 is_stmt 1 view .LVU101
 306 016e 05A9     		add	r1, sp, #20
 307 0170 4FF09040 		mov	r0, #1207959552
 308 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL14:
 684:../Core/Src/main.c **** 
 685:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D7_Pin */
 686:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D7_Pin;
 310              		.loc 1 686 3 view .LVU102
 311              		.loc 1 686 23 is_stmt 0 view .LVU103
 312 0178 1023     		movs	r3, #16
 313 017a 0593     		str	r3, [sp, #20]
 687:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 314              		.loc 1 687 3 is_stmt 1 view .LVU104
 315              		.loc 1 687 24 is_stmt 0 view .LVU105
 316 017c 0B23     		movs	r3, #11
 317 017e 0693     		str	r3, [sp, #24]
 688:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 688 3 is_stmt 1 view .LVU106
 319              		.loc 1 688 24 is_stmt 0 view .LVU107
 320 0180 0794     		str	r4, [sp, #28]
 689:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 689 3 is_stmt 1 view .LVU108
 322 0182 05A9     		add	r1, sp, #20
 323 0184 4FF09040 		mov	r0, #1207959552
 324 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL15:
 690:../Core/Src/main.c **** 
 691:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
 692:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 326              		.loc 1 692 3 view .LVU109
 327              		.loc 1 692 23 is_stmt 0 view .LVU110
 328 018c E023     		movs	r3, #224
 329 018e 0593     		str	r3, [sp, #20]
 693:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 693 3 is_stmt 1 view .LVU111
 331              		.loc 1 693 24 is_stmt 0 view .LVU112
 332 0190 0695     		str	r5, [sp, #24]
 694:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 694 3 is_stmt 1 view .LVU113
ARM GAS  Build/main.s 			page 19


 334              		.loc 1 694 24 is_stmt 0 view .LVU114
 335 0192 0794     		str	r4, [sp, #28]
 695:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336              		.loc 1 695 3 is_stmt 1 view .LVU115
 337              		.loc 1 695 25 is_stmt 0 view .LVU116
 338 0194 CDF82080 		str	r8, [sp, #32]
 696:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 339              		.loc 1 696 3 is_stmt 1 view .LVU117
 340              		.loc 1 696 29 is_stmt 0 view .LVU118
 341 0198 0522     		movs	r2, #5
 342 019a 0992     		str	r2, [sp, #36]
 697:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 697 3 is_stmt 1 view .LVU119
 344 019c 05A9     		add	r1, sp, #20
 345 019e 4FF09040 		mov	r0, #1207959552
 346 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL16:
 698:../Core/Src/main.c **** 
 699:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 700:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 348              		.loc 1 700 3 view .LVU120
 349              		.loc 1 700 23 is_stmt 0 view .LVU121
 350 01a6 0596     		str	r6, [sp, #20]
 701:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 351              		.loc 1 701 3 is_stmt 1 view .LVU122
 352              		.loc 1 701 24 is_stmt 0 view .LVU123
 353 01a8 CDF818B0 		str	fp, [sp, #24]
 702:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 354              		.loc 1 702 3 is_stmt 1 view .LVU124
 355              		.loc 1 702 24 is_stmt 0 view .LVU125
 356 01ac 0794     		str	r4, [sp, #28]
 703:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 357              		.loc 1 703 3 is_stmt 1 view .LVU126
 358 01ae 05A9     		add	r1, sp, #20
 359 01b0 3846     		mov	r0, r7
 360 01b2 FFF7FEFF 		bl	HAL_GPIO_Init
 361              	.LVL17:
 704:../Core/Src/main.c **** 
 705:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 706:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 362              		.loc 1 706 3 view .LVU127
 363              		.loc 1 706 23 is_stmt 0 view .LVU128
 364 01b6 0595     		str	r5, [sp, #20]
 707:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 365              		.loc 1 707 3 is_stmt 1 view .LVU129
 366              		.loc 1 707 24 is_stmt 0 view .LVU130
 367 01b8 0B23     		movs	r3, #11
 368 01ba 0693     		str	r3, [sp, #24]
 708:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 708 3 is_stmt 1 view .LVU131
 370              		.loc 1 708 24 is_stmt 0 view .LVU132
 371 01bc 0794     		str	r4, [sp, #28]
 709:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 372              		.loc 1 709 3 is_stmt 1 view .LVU133
 373 01be 05A9     		add	r1, sp, #20
 374 01c0 3846     		mov	r0, r7
 375 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  Build/main.s 			page 20


 376              	.LVL18:
 710:../Core/Src/main.c **** 
 711:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 712:../Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 713:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 377              		.loc 1 713 3 view .LVU134
 378              		.loc 1 713 23 is_stmt 0 view .LVU135
 379 01c6 4FF23403 		movw	r3, #61492
 380 01ca 0593     		str	r3, [sp, #20]
 714:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 715:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 381              		.loc 1 715 3 is_stmt 1 view .LVU136
 382              		.loc 1 715 24 is_stmt 0 view .LVU137
 383 01cc 0696     		str	r6, [sp, #24]
 716:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 716 3 is_stmt 1 view .LVU138
 385              		.loc 1 716 24 is_stmt 0 view .LVU139
 386 01ce 0794     		str	r4, [sp, #28]
 717:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387              		.loc 1 717 3 is_stmt 1 view .LVU140
 388              		.loc 1 717 25 is_stmt 0 view .LVU141
 389 01d0 0894     		str	r4, [sp, #32]
 718:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 718 3 is_stmt 1 view .LVU142
 391 01d2 05A9     		add	r1, sp, #20
 392 01d4 3846     		mov	r0, r7
 393 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL19:
 719:../Core/Src/main.c **** 
 720:../Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY
 721:../Core/Src/main.c ****                            PMOD_IRQ_EXTI12_Pin */
 722:../Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_E
 395              		.loc 1 722 3 view .LVU143
 396              		.loc 1 722 23 is_stmt 0 view .LVU144
 397 01da 4CF60443 		movw	r3, #52228
 398 01de 0593     		str	r3, [sp, #20]
 723:../Core/Src/main.c ****                           |PMOD_IRQ_EXTI12_Pin;
 724:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 399              		.loc 1 724 3 is_stmt 1 view .LVU145
 400              		.loc 1 724 24 is_stmt 0 view .LVU146
 401 01e0 CDF818B0 		str	fp, [sp, #24]
 725:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 725 3 is_stmt 1 view .LVU147
 403              		.loc 1 725 24 is_stmt 0 view .LVU148
 404 01e4 0794     		str	r4, [sp, #28]
 726:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 405              		.loc 1 726 3 is_stmt 1 view .LVU149
 406 01e6 05A9     		add	r1, sp, #20
 407 01e8 4846     		mov	r0, r9
 408 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 409              	.LVL20:
 727:../Core/Src/main.c **** 
 728:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_R
 729:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RES
 410              		.loc 1 729 3 view .LVU150
 411              		.loc 1 729 23 is_stmt 0 view .LVU151
 412 01ee 43F28103 		movw	r3, #12417
ARM GAS  Build/main.s 			page 21


 413 01f2 0593     		str	r3, [sp, #20]
 730:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 414              		.loc 1 730 3 is_stmt 1 view .LVU152
 415              		.loc 1 730 24 is_stmt 0 view .LVU153
 416 01f4 0696     		str	r6, [sp, #24]
 731:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 731 3 is_stmt 1 view .LVU154
 418              		.loc 1 731 24 is_stmt 0 view .LVU155
 419 01f6 0794     		str	r4, [sp, #28]
 732:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 732 3 is_stmt 1 view .LVU156
 421              		.loc 1 732 25 is_stmt 0 view .LVU157
 422 01f8 0894     		str	r4, [sp, #32]
 733:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 423              		.loc 1 733 3 is_stmt 1 view .LVU158
 424 01fa 05A9     		add	r1, sp, #20
 425 01fc 4846     		mov	r0, r9
 426 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL21:
 734:../Core/Src/main.c **** 
 735:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 736:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 428              		.loc 1 736 3 view .LVU159
 429              		.loc 1 736 23 is_stmt 0 view .LVU160
 430 0202 4FF41073 		mov	r3, #576
 431 0206 0593     		str	r3, [sp, #20]
 737:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 432              		.loc 1 737 3 is_stmt 1 view .LVU161
 433              		.loc 1 737 24 is_stmt 0 view .LVU162
 434 0208 0696     		str	r6, [sp, #24]
 738:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 738 3 is_stmt 1 view .LVU163
 436              		.loc 1 738 24 is_stmt 0 view .LVU164
 437 020a 0794     		str	r4, [sp, #28]
 739:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 438              		.loc 1 739 3 is_stmt 1 view .LVU165
 439              		.loc 1 739 25 is_stmt 0 view .LVU166
 440 020c 0894     		str	r4, [sp, #32]
 740:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 740 3 is_stmt 1 view .LVU167
 442 020e 05A9     		add	r1, sp, #20
 443 0210 5046     		mov	r0, r10
 444 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL22:
 741:../Core/Src/main.c **** 
 742:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 743:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 446              		.loc 1 743 3 view .LVU168
 447              		.loc 1 743 23 is_stmt 0 view .LVU169
 448 0216 4FF4C073 		mov	r3, #384
 449 021a 0593     		str	r3, [sp, #20]
 744:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 450              		.loc 1 744 3 is_stmt 1 view .LVU170
 451              		.loc 1 744 24 is_stmt 0 view .LVU171
 452 021c CDF818B0 		str	fp, [sp, #24]
 745:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 745 3 is_stmt 1 view .LVU172
ARM GAS  Build/main.s 			page 22


 454              		.loc 1 745 24 is_stmt 0 view .LVU173
 455 0220 0794     		str	r4, [sp, #28]
 746:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456              		.loc 1 746 3 is_stmt 1 view .LVU174
 457 0222 05A9     		add	r1, sp, #20
 458 0224 5046     		mov	r0, r10
 459 0226 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL23:
 747:../Core/Src/main.c **** 
 748:../Core/Src/main.c ****   /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
 749:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 461              		.loc 1 749 3 view .LVU175
 462              		.loc 1 749 23 is_stmt 0 view .LVU176
 463 022a 0595     		str	r5, [sp, #20]
 750:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 750 3 is_stmt 1 view .LVU177
 465              		.loc 1 750 24 is_stmt 0 view .LVU178
 466 022c 0695     		str	r5, [sp, #24]
 751:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 751 3 is_stmt 1 view .LVU179
 468              		.loc 1 751 24 is_stmt 0 view .LVU180
 469 022e 0794     		str	r4, [sp, #28]
 752:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470              		.loc 1 752 3 is_stmt 1 view .LVU181
 471              		.loc 1 752 25 is_stmt 0 view .LVU182
 472 0230 CDF82080 		str	r8, [sp, #32]
 753:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 473              		.loc 1 753 3 is_stmt 1 view .LVU183
 474              		.loc 1 753 29 is_stmt 0 view .LVU184
 475 0234 0522     		movs	r2, #5
 476 0236 0992     		str	r2, [sp, #36]
 754:../Core/Src/main.c ****   HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 477              		.loc 1 754 3 is_stmt 1 view .LVU185
 478 0238 05A9     		add	r1, sp, #20
 479 023a 4846     		mov	r0, r9
 480 023c FFF7FEFF 		bl	HAL_GPIO_Init
 481              	.LVL24:
 755:../Core/Src/main.c **** 
 756:../Core/Src/main.c ****   /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin
 757:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 482              		.loc 1 757 3 view .LVU186
 483              		.loc 1 757 23 is_stmt 0 view .LVU187
 484 0240 7823     		movs	r3, #120
 485 0242 0593     		str	r3, [sp, #20]
 758:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 758 3 is_stmt 1 view .LVU188
 487              		.loc 1 758 24 is_stmt 0 view .LVU189
 488 0244 0695     		str	r5, [sp, #24]
 759:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 759 3 is_stmt 1 view .LVU190
 490              		.loc 1 759 24 is_stmt 0 view .LVU191
 491 0246 0794     		str	r4, [sp, #28]
 760:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 492              		.loc 1 760 3 is_stmt 1 view .LVU192
 493              		.loc 1 760 25 is_stmt 0 view .LVU193
 494 0248 CDF82080 		str	r8, [sp, #32]
 761:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
ARM GAS  Build/main.s 			page 23


 495              		.loc 1 761 3 is_stmt 1 view .LVU194
 496              		.loc 1 761 29 is_stmt 0 view .LVU195
 497 024c 0723     		movs	r3, #7
 498 024e 0993     		str	r3, [sp, #36]
 762:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 499              		.loc 1 762 3 is_stmt 1 view .LVU196
 500 0250 05A9     		add	r1, sp, #20
 501 0252 4846     		mov	r0, r9
 502 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL25:
 763:../Core/Src/main.c **** 
 764:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
 765:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 504              		.loc 1 765 3 view .LVU197
 505              		.loc 1 765 23 is_stmt 0 view .LVU198
 506 0258 4FF44073 		mov	r3, #768
 507 025c 0593     		str	r3, [sp, #20]
 766:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 508              		.loc 1 766 3 is_stmt 1 view .LVU199
 509              		.loc 1 766 24 is_stmt 0 view .LVU200
 510 025e 1223     		movs	r3, #18
 511 0260 0693     		str	r3, [sp, #24]
 767:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 767 3 is_stmt 1 view .LVU201
 513              		.loc 1 767 24 is_stmt 0 view .LVU202
 514 0262 0794     		str	r4, [sp, #28]
 768:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 768 3 is_stmt 1 view .LVU203
 516              		.loc 1 768 25 is_stmt 0 view .LVU204
 517 0264 CDF82080 		str	r8, [sp, #32]
 769:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 518              		.loc 1 769 3 is_stmt 1 view .LVU205
 519              		.loc 1 769 29 is_stmt 0 view .LVU206
 520 0268 0423     		movs	r3, #4
 521 026a 0993     		str	r3, [sp, #36]
 770:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522              		.loc 1 770 3 is_stmt 1 view .LVU207
 523 026c 05A9     		add	r1, sp, #20
 524 026e 3846     		mov	r0, r7
 525 0270 FFF7FEFF 		bl	HAL_GPIO_Init
 526              	.LVL26:
 771:../Core/Src/main.c **** 
 772:../Core/Src/main.c ****   /* EXTI interrupt init*/
 773:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 527              		.loc 1 773 3 view .LVU208
 528 0274 2246     		mov	r2, r4
 529 0276 2146     		mov	r1, r4
 530 0278 1720     		movs	r0, #23
 531 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 532              	.LVL27:
 774:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 533              		.loc 1 774 3 view .LVU209
 534 027e 1720     		movs	r0, #23
 535 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 536              	.LVL28:
 775:../Core/Src/main.c **** 
 776:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
ARM GAS  Build/main.s 			page 24


 537              		.loc 1 776 3 view .LVU210
 538 0284 2246     		mov	r2, r4
 539 0286 2146     		mov	r1, r4
 540 0288 2820     		movs	r0, #40
 541 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 542              	.LVL29:
 777:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 543              		.loc 1 777 3 view .LVU211
 544 028e 2820     		movs	r0, #40
 545 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 546              	.LVL30:
 778:../Core/Src/main.c **** 
 779:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 780:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 781:../Core/Src/main.c **** }
 547              		.loc 1 781 1 is_stmt 0 view .LVU212
 548 0294 0BB0     		add	sp, sp, #44
 549              	.LCFI2:
 550              		.cfi_def_cfa_offset 36
 551              		@ sp needed
 552 0296 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 553              	.L4:
 554 029a 00BF     		.align	2
 555              	.L3:
 556 029c 00100240 		.word	1073876992
 557 02a0 00100048 		.word	1207963648
 558 02a4 00040048 		.word	1207960576
 559 02a8 000C0048 		.word	1207962624
 560 02ac 00080048 		.word	1207961600
 561              		.cfi_endproc
 562              	.LFE89:
 564              		.section	.text.__io_putchar,"ax",%progbits
 565              		.align	1
 566              		.global	__io_putchar
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	__io_putchar:
 572              	.LVL31:
 573              	.LFB77:
  83:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 574              		.loc 1 83 25 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 0, uses_anonymous_args = 0
  83:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 578              		.loc 1 83 25 is_stmt 0 view .LVU214
 579 0000 00B5     		push	{lr}
 580              	.LCFI3:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 14, -4
 583 0002 83B0     		sub	sp, sp, #12
 584              	.LCFI4:
 585              		.cfi_def_cfa_offset 16
 586 0004 0190     		str	r0, [sp, #4]
  84:../Core/Src/main.c ****     return ch;
 587              		.loc 1 84 5 is_stmt 1 view .LVU215
ARM GAS  Build/main.s 			page 25


 588 0006 4FF0FF33 		mov	r3, #-1
 589 000a 0122     		movs	r2, #1
 590 000c 01A9     		add	r1, sp, #4
 591 000e 0348     		ldr	r0, .L7
 592              	.LVL32:
  84:../Core/Src/main.c ****     return ch;
 593              		.loc 1 84 5 is_stmt 0 view .LVU216
 594 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 595              	.LVL33:
  85:../Core/Src/main.c **** }
 596              		.loc 1 85 5 is_stmt 1 view .LVU217
  86:../Core/Src/main.c **** 
 597              		.loc 1 86 1 is_stmt 0 view .LVU218
 598 0014 0198     		ldr	r0, [sp, #4]
 599 0016 03B0     		add	sp, sp, #12
 600              	.LCFI5:
 601              		.cfi_def_cfa_offset 4
 602              		@ sp needed
 603 0018 5DF804FB 		ldr	pc, [sp], #4
 604              	.L8:
 605              		.align	2
 606              	.L7:
 607 001c 00000000 		.word	huart1
 608              		.cfi_endproc
 609              	.LFE77:
 611              		.section	.text.Error_Handler,"ax",%progbits
 612              		.align	1
 613              		.global	Error_Handler
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	Error_Handler:
 619              	.LFB90:
 782:../Core/Src/main.c **** 
 783:../Core/Src/main.c **** /* USER CODE BEGIN 4 */
 784:../Core/Src/main.c **** 
 785:../Core/Src/main.c **** /* USER CODE END 4 */
 786:../Core/Src/main.c **** 
 787:../Core/Src/main.c **** /**
 788:../Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 789:../Core/Src/main.c ****   * @retval None
 790:../Core/Src/main.c ****   */
 791:../Core/Src/main.c **** void Error_Handler(void)
 792:../Core/Src/main.c **** {
 620              		.loc 1 792 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ Volatile: function does not return.
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 793:../Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 794:../Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 795:../Core/Src/main.c ****   __disable_irq();
 626              		.loc 1 795 3 view .LVU220
 627              	.LBB9:
 628              	.LBI9:
 629              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  Build/main.s 			page 26


   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  Build/main.s 			page 27


  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  Build/main.s 			page 28


 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  Build/main.s 			page 29


 172:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 630              		.loc 2 207 27 view .LVU221
 631              	.LBB10:
 208:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 632              		.loc 2 209 3 view .LVU222
 633              		.syntax unified
 634              	@ 209 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 635 0000 00DF     		svc 0
 636 0002 72B6     		cpsid i 
 637              	@ 0 "" 2
 638              		.thumb
 639              		.syntax unified
 640              	.L10:
 641              	.LBE10:
 642              	.LBE9:
 796:../Core/Src/main.c ****   while (1)
 643              		.loc 1 796 3 discriminator 1 view .LVU223
 797:../Core/Src/main.c ****   {
 798:../Core/Src/main.c ****   }
 644              		.loc 1 798 3 discriminator 1 view .LVU224
 796:../Core/Src/main.c ****   while (1)
ARM GAS  Build/main.s 			page 30


 645              		.loc 1 796 9 discriminator 1 view .LVU225
 646 0004 FEE7     		b	.L10
 647              		.cfi_endproc
 648              	.LFE90:
 650              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 651              		.align	1
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	MX_DFSDM1_Init:
 657              	.LFB81:
 308:../Core/Src/main.c **** 
 658              		.loc 1 308 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662 0000 08B5     		push	{r3, lr}
 663              	.LCFI6:
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 3, -8
 666              		.cfi_offset 14, -4
 317:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 667              		.loc 1 317 3 view .LVU227
 317:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 668              		.loc 1 317 29 is_stmt 0 view .LVU228
 669 0002 0D48     		ldr	r0, .L15
 670 0004 0D4B     		ldr	r3, .L15+4
 671 0006 0360     		str	r3, [r0]
 318:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 672              		.loc 1 318 3 is_stmt 1 view .LVU229
 318:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 673              		.loc 1 318 48 is_stmt 0 view .LVU230
 674 0008 0122     		movs	r2, #1
 675 000a 0271     		strb	r2, [r0, #4]
 319:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 676              		.loc 1 319 3 is_stmt 1 view .LVU231
 319:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 677              		.loc 1 319 47 is_stmt 0 view .LVU232
 678 000c 0023     		movs	r3, #0
 679 000e 8360     		str	r3, [r0, #8]
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 680              		.loc 1 320 3 is_stmt 1 view .LVU233
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 681              		.loc 1 320 45 is_stmt 0 view .LVU234
 682 0010 0221     		movs	r1, #2
 683 0012 C160     		str	r1, [r0, #12]
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 684              		.loc 1 321 3 is_stmt 1 view .LVU235
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 685              		.loc 1 321 43 is_stmt 0 view .LVU236
 686 0014 0361     		str	r3, [r0, #16]
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 687              		.loc 1 322 3 is_stmt 1 view .LVU237
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 688              		.loc 1 322 43 is_stmt 0 view .LVU238
 689 0016 4361     		str	r3, [r0, #20]
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
ARM GAS  Build/main.s 			page 31


 690              		.loc 1 323 3 is_stmt 1 view .LVU239
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 691              		.loc 1 323 36 is_stmt 0 view .LVU240
 692 0018 4FF48071 		mov	r1, #256
 693 001c 8161     		str	r1, [r0, #24]
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 694              		.loc 1 324 3 is_stmt 1 view .LVU241
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 695              		.loc 1 324 46 is_stmt 0 view .LVU242
 696 001e C361     		str	r3, [r0, #28]
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 697              		.loc 1 325 3 is_stmt 1 view .LVU243
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 698              		.loc 1 325 50 is_stmt 0 view .LVU244
 699 0020 0421     		movs	r1, #4
 700 0022 0162     		str	r1, [r0, #32]
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 701              		.loc 1 326 3 is_stmt 1 view .LVU245
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 702              		.loc 1 326 41 is_stmt 0 view .LVU246
 703 0024 4362     		str	r3, [r0, #36]
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 704              		.loc 1 327 3 is_stmt 1 view .LVU247
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 705              		.loc 1 327 42 is_stmt 0 view .LVU248
 706 0026 8262     		str	r2, [r0, #40]
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 707              		.loc 1 328 3 is_stmt 1 view .LVU249
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 708              		.loc 1 328 32 is_stmt 0 view .LVU250
 709 0028 C362     		str	r3, [r0, #44]
 329:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 710              		.loc 1 329 3 is_stmt 1 view .LVU251
 329:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 711              		.loc 1 329 39 is_stmt 0 view .LVU252
 712 002a 0363     		str	r3, [r0, #48]
 330:../Core/Src/main.c ****   {
 713              		.loc 1 330 3 is_stmt 1 view .LVU253
 330:../Core/Src/main.c ****   {
 714              		.loc 1 330 7 is_stmt 0 view .LVU254
 715 002c FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 716              	.LVL34:
 330:../Core/Src/main.c ****   {
 717              		.loc 1 330 6 view .LVU255
 718 0030 00B9     		cbnz	r0, .L14
 338:../Core/Src/main.c **** 
 719              		.loc 1 338 1 view .LVU256
 720 0032 08BD     		pop	{r3, pc}
 721              	.L14:
 332:../Core/Src/main.c ****   }
 722              		.loc 1 332 5 is_stmt 1 view .LVU257
 723 0034 FFF7FEFF 		bl	Error_Handler
 724              	.LVL35:
 725              	.L16:
 726              		.align	2
 727              	.L15:
 728 0038 00000000 		.word	hdfsdm1_channel1
ARM GAS  Build/main.s 			page 32


 729 003c 20600140 		.word	1073831968
 730              		.cfi_endproc
 731              	.LFE81:
 733              		.section	.text.MX_I2C2_Init,"ax",%progbits
 734              		.align	1
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	MX_I2C2_Init:
 740              	.LFB82:
 346:../Core/Src/main.c **** 
 741              		.loc 1 346 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745 0000 08B5     		push	{r3, lr}
 746              	.LCFI7:
 747              		.cfi_def_cfa_offset 8
 748              		.cfi_offset 3, -8
 749              		.cfi_offset 14, -4
 355:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 750              		.loc 1 355 3 view .LVU259
 355:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 751              		.loc 1 355 18 is_stmt 0 view .LVU260
 752 0002 1148     		ldr	r0, .L25
 753 0004 114B     		ldr	r3, .L25+4
 754 0006 0360     		str	r3, [r0]
 356:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 755              		.loc 1 356 3 is_stmt 1 view .LVU261
 356:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 756              		.loc 1 356 21 is_stmt 0 view .LVU262
 757 0008 40F61463 		movw	r3, #3604
 758 000c 4360     		str	r3, [r0, #4]
 357:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 759              		.loc 1 357 3 is_stmt 1 view .LVU263
 357:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 760              		.loc 1 357 26 is_stmt 0 view .LVU264
 761 000e 0023     		movs	r3, #0
 762 0010 8360     		str	r3, [r0, #8]
 358:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 763              		.loc 1 358 3 is_stmt 1 view .LVU265
 358:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 764              		.loc 1 358 29 is_stmt 0 view .LVU266
 765 0012 0122     		movs	r2, #1
 766 0014 C260     		str	r2, [r0, #12]
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 767              		.loc 1 359 3 is_stmt 1 view .LVU267
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 768              		.loc 1 359 30 is_stmt 0 view .LVU268
 769 0016 0361     		str	r3, [r0, #16]
 360:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 770              		.loc 1 360 3 is_stmt 1 view .LVU269
 360:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 771              		.loc 1 360 26 is_stmt 0 view .LVU270
 772 0018 4361     		str	r3, [r0, #20]
 361:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 773              		.loc 1 361 3 is_stmt 1 view .LVU271
ARM GAS  Build/main.s 			page 33


 361:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 774              		.loc 1 361 31 is_stmt 0 view .LVU272
 775 001a 8361     		str	r3, [r0, #24]
 362:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 776              		.loc 1 362 3 is_stmt 1 view .LVU273
 362:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 777              		.loc 1 362 30 is_stmt 0 view .LVU274
 778 001c C361     		str	r3, [r0, #28]
 363:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 779              		.loc 1 363 3 is_stmt 1 view .LVU275
 363:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 780              		.loc 1 363 28 is_stmt 0 view .LVU276
 781 001e 0362     		str	r3, [r0, #32]
 364:../Core/Src/main.c ****   {
 782              		.loc 1 364 3 is_stmt 1 view .LVU277
 364:../Core/Src/main.c ****   {
 783              		.loc 1 364 7 is_stmt 0 view .LVU278
 784 0020 FFF7FEFF 		bl	HAL_I2C_Init
 785              	.LVL36:
 364:../Core/Src/main.c ****   {
 786              		.loc 1 364 6 view .LVU279
 787 0024 50B9     		cbnz	r0, .L22
 371:../Core/Src/main.c ****   {
 788              		.loc 1 371 3 is_stmt 1 view .LVU280
 371:../Core/Src/main.c ****   {
 789              		.loc 1 371 7 is_stmt 0 view .LVU281
 790 0026 0021     		movs	r1, #0
 791 0028 0748     		ldr	r0, .L25
 792 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 793              	.LVL37:
 371:../Core/Src/main.c ****   {
 794              		.loc 1 371 6 view .LVU282
 795 002e 38B9     		cbnz	r0, .L23
 378:../Core/Src/main.c ****   {
 796              		.loc 1 378 3 is_stmt 1 view .LVU283
 378:../Core/Src/main.c ****   {
 797              		.loc 1 378 7 is_stmt 0 view .LVU284
 798 0030 0021     		movs	r1, #0
 799 0032 0548     		ldr	r0, .L25
 800 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 801              	.LVL38:
 378:../Core/Src/main.c ****   {
 802              		.loc 1 378 6 view .LVU285
 803 0038 20B9     		cbnz	r0, .L24
 386:../Core/Src/main.c **** 
 804              		.loc 1 386 1 view .LVU286
 805 003a 08BD     		pop	{r3, pc}
 806              	.L22:
 366:../Core/Src/main.c ****   }
 807              		.loc 1 366 5 is_stmt 1 view .LVU287
 808 003c FFF7FEFF 		bl	Error_Handler
 809              	.LVL39:
 810              	.L23:
 373:../Core/Src/main.c ****   }
 811              		.loc 1 373 5 view .LVU288
 812 0040 FFF7FEFF 		bl	Error_Handler
 813              	.LVL40:
ARM GAS  Build/main.s 			page 34


 814              	.L24:
 380:../Core/Src/main.c ****   }
 815              		.loc 1 380 5 view .LVU289
 816 0044 FFF7FEFF 		bl	Error_Handler
 817              	.LVL41:
 818              	.L26:
 819              		.align	2
 820              	.L25:
 821 0048 00000000 		.word	hi2c2
 822 004c 00580040 		.word	1073764352
 823              		.cfi_endproc
 824              	.LFE82:
 826              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 827              		.align	1
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	MX_QUADSPI_Init:
 833              	.LFB83:
 394:../Core/Src/main.c **** 
 834              		.loc 1 394 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838 0000 08B5     		push	{r3, lr}
 839              	.LCFI8:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 3, -8
 842              		.cfi_offset 14, -4
 404:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 843              		.loc 1 404 3 view .LVU291
 404:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 844              		.loc 1 404 18 is_stmt 0 view .LVU292
 845 0002 0A48     		ldr	r0, .L31
 846 0004 0A4B     		ldr	r3, .L31+4
 847 0006 0360     		str	r3, [r0]
 405:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 848              		.loc 1 405 3 is_stmt 1 view .LVU293
 405:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 849              		.loc 1 405 29 is_stmt 0 view .LVU294
 850 0008 0223     		movs	r3, #2
 851 000a 4360     		str	r3, [r0, #4]
 406:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 852              		.loc 1 406 3 is_stmt 1 view .LVU295
 406:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 853              		.loc 1 406 28 is_stmt 0 view .LVU296
 854 000c 0423     		movs	r3, #4
 855 000e 8360     		str	r3, [r0, #8]
 407:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 856              		.loc 1 407 3 is_stmt 1 view .LVU297
 407:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 857              		.loc 1 407 29 is_stmt 0 view .LVU298
 858 0010 1023     		movs	r3, #16
 859 0012 C360     		str	r3, [r0, #12]
 408:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 860              		.loc 1 408 3 is_stmt 1 view .LVU299
 408:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
ARM GAS  Build/main.s 			page 35


 861              		.loc 1 408 24 is_stmt 0 view .LVU300
 862 0014 1723     		movs	r3, #23
 863 0016 0361     		str	r3, [r0, #16]
 409:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 864              		.loc 1 409 3 is_stmt 1 view .LVU301
 409:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 865              		.loc 1 409 33 is_stmt 0 view .LVU302
 866 0018 0023     		movs	r3, #0
 867 001a 4361     		str	r3, [r0, #20]
 410:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 868              		.loc 1 410 3 is_stmt 1 view .LVU303
 410:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 869              		.loc 1 410 24 is_stmt 0 view .LVU304
 870 001c 8361     		str	r3, [r0, #24]
 411:../Core/Src/main.c ****   {
 871              		.loc 1 411 3 is_stmt 1 view .LVU305
 411:../Core/Src/main.c ****   {
 872              		.loc 1 411 7 is_stmt 0 view .LVU306
 873 001e FFF7FEFF 		bl	HAL_QSPI_Init
 874              	.LVL42:
 411:../Core/Src/main.c ****   {
 875              		.loc 1 411 6 view .LVU307
 876 0022 00B9     		cbnz	r0, .L30
 419:../Core/Src/main.c **** 
 877              		.loc 1 419 1 view .LVU308
 878 0024 08BD     		pop	{r3, pc}
 879              	.L30:
 413:../Core/Src/main.c ****   }
 880              		.loc 1 413 5 is_stmt 1 view .LVU309
 881 0026 FFF7FEFF 		bl	Error_Handler
 882              	.LVL43:
 883              	.L32:
 884 002a 00BF     		.align	2
 885              	.L31:
 886 002c 00000000 		.word	hqspi
 887 0030 001000A0 		.word	-1610608640
 888              		.cfi_endproc
 889              	.LFE83:
 891              		.section	.text.MX_SPI3_Init,"ax",%progbits
 892              		.align	1
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	MX_SPI3_Init:
 898              	.LFB85:
 453:../Core/Src/main.c **** 
 899              		.loc 1 453 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903 0000 08B5     		push	{r3, lr}
 904              	.LCFI9:
 905              		.cfi_def_cfa_offset 8
 906              		.cfi_offset 3, -8
 907              		.cfi_offset 14, -4
 463:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 908              		.loc 1 463 3 view .LVU311
ARM GAS  Build/main.s 			page 36


 463:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 909              		.loc 1 463 18 is_stmt 0 view .LVU312
 910 0002 0F48     		ldr	r0, .L37
 911 0004 0F4B     		ldr	r3, .L37+4
 912 0006 0360     		str	r3, [r0]
 464:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 913              		.loc 1 464 3 is_stmt 1 view .LVU313
 464:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 914              		.loc 1 464 19 is_stmt 0 view .LVU314
 915 0008 4FF48273 		mov	r3, #260
 916 000c 4360     		str	r3, [r0, #4]
 465:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 917              		.loc 1 465 3 is_stmt 1 view .LVU315
 465:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 918              		.loc 1 465 24 is_stmt 0 view .LVU316
 919 000e 0023     		movs	r3, #0
 920 0010 8360     		str	r3, [r0, #8]
 466:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 921              		.loc 1 466 3 is_stmt 1 view .LVU317
 466:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 922              		.loc 1 466 23 is_stmt 0 view .LVU318
 923 0012 4FF44072 		mov	r2, #768
 924 0016 C260     		str	r2, [r0, #12]
 467:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 925              		.loc 1 467 3 is_stmt 1 view .LVU319
 467:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 926              		.loc 1 467 26 is_stmt 0 view .LVU320
 927 0018 0361     		str	r3, [r0, #16]
 468:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 928              		.loc 1 468 3 is_stmt 1 view .LVU321
 468:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 929              		.loc 1 468 23 is_stmt 0 view .LVU322
 930 001a 4361     		str	r3, [r0, #20]
 469:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 931              		.loc 1 469 3 is_stmt 1 view .LVU323
 469:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 932              		.loc 1 469 18 is_stmt 0 view .LVU324
 933 001c 4FF40072 		mov	r2, #512
 934 0020 8261     		str	r2, [r0, #24]
 470:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 935              		.loc 1 470 3 is_stmt 1 view .LVU325
 470:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 936              		.loc 1 470 32 is_stmt 0 view .LVU326
 937 0022 C361     		str	r3, [r0, #28]
 471:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 938              		.loc 1 471 3 is_stmt 1 view .LVU327
 471:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 939              		.loc 1 471 23 is_stmt 0 view .LVU328
 940 0024 0362     		str	r3, [r0, #32]
 472:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 941              		.loc 1 472 3 is_stmt 1 view .LVU329
 472:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 942              		.loc 1 472 21 is_stmt 0 view .LVU330
 943 0026 4362     		str	r3, [r0, #36]
 473:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 944              		.loc 1 473 3 is_stmt 1 view .LVU331
 473:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
ARM GAS  Build/main.s 			page 37


 945              		.loc 1 473 29 is_stmt 0 view .LVU332
 946 0028 8362     		str	r3, [r0, #40]
 474:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 947              		.loc 1 474 3 is_stmt 1 view .LVU333
 474:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 948              		.loc 1 474 28 is_stmt 0 view .LVU334
 949 002a 0722     		movs	r2, #7
 950 002c C262     		str	r2, [r0, #44]
 475:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 951              		.loc 1 475 3 is_stmt 1 view .LVU335
 475:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 952              		.loc 1 475 24 is_stmt 0 view .LVU336
 953 002e 0363     		str	r3, [r0, #48]
 476:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 954              		.loc 1 476 3 is_stmt 1 view .LVU337
 476:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 955              		.loc 1 476 23 is_stmt 0 view .LVU338
 956 0030 0823     		movs	r3, #8
 957 0032 4363     		str	r3, [r0, #52]
 477:../Core/Src/main.c ****   {
 958              		.loc 1 477 3 is_stmt 1 view .LVU339
 477:../Core/Src/main.c ****   {
 959              		.loc 1 477 7 is_stmt 0 view .LVU340
 960 0034 FFF7FEFF 		bl	HAL_SPI_Init
 961              	.LVL44:
 477:../Core/Src/main.c ****   {
 962              		.loc 1 477 6 view .LVU341
 963 0038 00B9     		cbnz	r0, .L36
 485:../Core/Src/main.c **** 
 964              		.loc 1 485 1 view .LVU342
 965 003a 08BD     		pop	{r3, pc}
 966              	.L36:
 479:../Core/Src/main.c ****   }
 967              		.loc 1 479 5 is_stmt 1 view .LVU343
 968 003c FFF7FEFF 		bl	Error_Handler
 969              	.LVL45:
 970              	.L38:
 971              		.align	2
 972              	.L37:
 973 0040 00000000 		.word	hspi3
 974 0044 003C0040 		.word	1073757184
 975              		.cfi_endproc
 976              	.LFE85:
 978              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 979              		.align	1
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	MX_USART1_UART_Init:
 985              	.LFB86:
 493:../Core/Src/main.c **** 
 986              		.loc 1 493 1 view -0
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 0
 989              		@ frame_needed = 0, uses_anonymous_args = 0
 990 0000 08B5     		push	{r3, lr}
 991              	.LCFI10:
ARM GAS  Build/main.s 			page 38


 992              		.cfi_def_cfa_offset 8
 993              		.cfi_offset 3, -8
 994              		.cfi_offset 14, -4
 502:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 995              		.loc 1 502 3 view .LVU345
 502:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 996              		.loc 1 502 19 is_stmt 0 view .LVU346
 997 0002 0B48     		ldr	r0, .L43
 998 0004 0B4B     		ldr	r3, .L43+4
 999 0006 0360     		str	r3, [r0]
 503:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1000              		.loc 1 503 3 is_stmt 1 view .LVU347
 503:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1001              		.loc 1 503 24 is_stmt 0 view .LVU348
 1002 0008 4FF4E133 		mov	r3, #115200
 1003 000c 4360     		str	r3, [r0, #4]
 504:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1004              		.loc 1 504 3 is_stmt 1 view .LVU349
 504:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1005              		.loc 1 504 26 is_stmt 0 view .LVU350
 1006 000e 0023     		movs	r3, #0
 1007 0010 8360     		str	r3, [r0, #8]
 505:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1008              		.loc 1 505 3 is_stmt 1 view .LVU351
 505:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1009              		.loc 1 505 24 is_stmt 0 view .LVU352
 1010 0012 C360     		str	r3, [r0, #12]
 506:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1011              		.loc 1 506 3 is_stmt 1 view .LVU353
 506:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1012              		.loc 1 506 22 is_stmt 0 view .LVU354
 1013 0014 0361     		str	r3, [r0, #16]
 507:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1014              		.loc 1 507 3 is_stmt 1 view .LVU355
 507:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1015              		.loc 1 507 20 is_stmt 0 view .LVU356
 1016 0016 0C22     		movs	r2, #12
 1017 0018 4261     		str	r2, [r0, #20]
 508:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1018              		.loc 1 508 3 is_stmt 1 view .LVU357
 508:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1019              		.loc 1 508 25 is_stmt 0 view .LVU358
 1020 001a 8361     		str	r3, [r0, #24]
 509:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1021              		.loc 1 509 3 is_stmt 1 view .LVU359
 509:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1022              		.loc 1 509 28 is_stmt 0 view .LVU360
 1023 001c C361     		str	r3, [r0, #28]
 510:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1024              		.loc 1 510 3 is_stmt 1 view .LVU361
 510:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1025              		.loc 1 510 30 is_stmt 0 view .LVU362
 1026 001e 0362     		str	r3, [r0, #32]
 511:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1027              		.loc 1 511 3 is_stmt 1 view .LVU363
 511:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1028              		.loc 1 511 38 is_stmt 0 view .LVU364
ARM GAS  Build/main.s 			page 39


 1029 0020 4362     		str	r3, [r0, #36]
 512:../Core/Src/main.c ****   {
 1030              		.loc 1 512 3 is_stmt 1 view .LVU365
 512:../Core/Src/main.c ****   {
 1031              		.loc 1 512 7 is_stmt 0 view .LVU366
 1032 0022 FFF7FEFF 		bl	HAL_UART_Init
 1033              	.LVL46:
 512:../Core/Src/main.c ****   {
 1034              		.loc 1 512 6 view .LVU367
 1035 0026 00B9     		cbnz	r0, .L42
 520:../Core/Src/main.c **** 
 1036              		.loc 1 520 1 view .LVU368
 1037 0028 08BD     		pop	{r3, pc}
 1038              	.L42:
 514:../Core/Src/main.c ****   }
 1039              		.loc 1 514 5 is_stmt 1 view .LVU369
 1040 002a FFF7FEFF 		bl	Error_Handler
 1041              	.LVL47:
 1042              	.L44:
 1043 002e 00BF     		.align	2
 1044              	.L43:
 1045 0030 00000000 		.word	huart1
 1046 0034 00380140 		.word	1073821696
 1047              		.cfi_endproc
 1048              	.LFE86:
 1050              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1051              		.align	1
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1056              	MX_USART3_UART_Init:
 1057              	.LFB87:
 528:../Core/Src/main.c **** 
 1058              		.loc 1 528 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062 0000 08B5     		push	{r3, lr}
 1063              	.LCFI11:
 1064              		.cfi_def_cfa_offset 8
 1065              		.cfi_offset 3, -8
 1066              		.cfi_offset 14, -4
 537:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1067              		.loc 1 537 3 view .LVU371
 537:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1068              		.loc 1 537 19 is_stmt 0 view .LVU372
 1069 0002 0B48     		ldr	r0, .L49
 1070 0004 0B4B     		ldr	r3, .L49+4
 1071 0006 0360     		str	r3, [r0]
 538:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1072              		.loc 1 538 3 is_stmt 1 view .LVU373
 538:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1073              		.loc 1 538 24 is_stmt 0 view .LVU374
 1074 0008 4FF4E133 		mov	r3, #115200
 1075 000c 4360     		str	r3, [r0, #4]
 539:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1076              		.loc 1 539 3 is_stmt 1 view .LVU375
ARM GAS  Build/main.s 			page 40


 539:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1077              		.loc 1 539 26 is_stmt 0 view .LVU376
 1078 000e 0023     		movs	r3, #0
 1079 0010 8360     		str	r3, [r0, #8]
 540:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1080              		.loc 1 540 3 is_stmt 1 view .LVU377
 540:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1081              		.loc 1 540 24 is_stmt 0 view .LVU378
 1082 0012 C360     		str	r3, [r0, #12]
 541:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1083              		.loc 1 541 3 is_stmt 1 view .LVU379
 541:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1084              		.loc 1 541 22 is_stmt 0 view .LVU380
 1085 0014 0361     		str	r3, [r0, #16]
 542:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1086              		.loc 1 542 3 is_stmt 1 view .LVU381
 542:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1087              		.loc 1 542 20 is_stmt 0 view .LVU382
 1088 0016 0C22     		movs	r2, #12
 1089 0018 4261     		str	r2, [r0, #20]
 543:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1090              		.loc 1 543 3 is_stmt 1 view .LVU383
 543:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1091              		.loc 1 543 25 is_stmt 0 view .LVU384
 1092 001a 8361     		str	r3, [r0, #24]
 544:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1093              		.loc 1 544 3 is_stmt 1 view .LVU385
 544:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1094              		.loc 1 544 28 is_stmt 0 view .LVU386
 1095 001c C361     		str	r3, [r0, #28]
 545:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1096              		.loc 1 545 3 is_stmt 1 view .LVU387
 545:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1097              		.loc 1 545 30 is_stmt 0 view .LVU388
 1098 001e 0362     		str	r3, [r0, #32]
 546:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1099              		.loc 1 546 3 is_stmt 1 view .LVU389
 546:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1100              		.loc 1 546 38 is_stmt 0 view .LVU390
 1101 0020 4362     		str	r3, [r0, #36]
 547:../Core/Src/main.c ****   {
 1102              		.loc 1 547 3 is_stmt 1 view .LVU391
 547:../Core/Src/main.c ****   {
 1103              		.loc 1 547 7 is_stmt 0 view .LVU392
 1104 0022 FFF7FEFF 		bl	HAL_UART_Init
 1105              	.LVL48:
 547:../Core/Src/main.c ****   {
 1106              		.loc 1 547 6 view .LVU393
 1107 0026 00B9     		cbnz	r0, .L48
 555:../Core/Src/main.c **** 
 1108              		.loc 1 555 1 view .LVU394
 1109 0028 08BD     		pop	{r3, pc}
 1110              	.L48:
 549:../Core/Src/main.c ****   }
 1111              		.loc 1 549 5 is_stmt 1 view .LVU395
 1112 002a FFF7FEFF 		bl	Error_Handler
 1113              	.LVL49:
ARM GAS  Build/main.s 			page 41


 1114              	.L50:
 1115 002e 00BF     		.align	2
 1116              	.L49:
 1117 0030 00000000 		.word	huart3
 1118 0034 00480040 		.word	1073760256
 1119              		.cfi_endproc
 1120              	.LFE87:
 1122              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1123              		.align	1
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1128              	MX_USB_OTG_FS_PCD_Init:
 1129              	.LFB88:
 563:../Core/Src/main.c **** 
 1130              		.loc 1 563 1 view -0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134 0000 08B5     		push	{r3, lr}
 1135              	.LCFI12:
 1136              		.cfi_def_cfa_offset 8
 1137              		.cfi_offset 3, -8
 1138              		.cfi_offset 14, -4
 572:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1139              		.loc 1 572 3 view .LVU397
 572:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1140              		.loc 1 572 28 is_stmt 0 view .LVU398
 1141 0002 0B48     		ldr	r0, .L55
 1142 0004 4FF0A043 		mov	r3, #1342177280
 1143 0008 0360     		str	r3, [r0]
 573:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1144              		.loc 1 573 3 is_stmt 1 view .LVU399
 573:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1145              		.loc 1 573 38 is_stmt 0 view .LVU400
 1146 000a 0623     		movs	r3, #6
 1147 000c 0371     		strb	r3, [r0, #4]
 574:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1148              		.loc 1 574 3 is_stmt 1 view .LVU401
 574:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1149              		.loc 1 574 30 is_stmt 0 view .LVU402
 1150 000e 0223     		movs	r3, #2
 1151 0010 C371     		strb	r3, [r0, #7]
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1152              		.loc 1 575 3 is_stmt 1 view .LVU403
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1153              		.loc 1 575 35 is_stmt 0 view .LVU404
 1154 0012 4372     		strb	r3, [r0, #9]
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1155              		.loc 1 576 3 is_stmt 1 view .LVU405
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1156              		.loc 1 576 35 is_stmt 0 view .LVU406
 1157 0014 0023     		movs	r3, #0
 1158 0016 8372     		strb	r3, [r0, #10]
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1159              		.loc 1 577 3 is_stmt 1 view .LVU407
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
ARM GAS  Build/main.s 			page 42


 1160              		.loc 1 577 41 is_stmt 0 view .LVU408
 1161 0018 C372     		strb	r3, [r0, #11]
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1162              		.loc 1 578 3 is_stmt 1 view .LVU409
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1163              		.loc 1 578 35 is_stmt 0 view .LVU410
 1164 001a 0373     		strb	r3, [r0, #12]
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1165              		.loc 1 579 3 is_stmt 1 view .LVU411
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1166              		.loc 1 579 48 is_stmt 0 view .LVU412
 1167 001c 4373     		strb	r3, [r0, #13]
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1168              		.loc 1 580 3 is_stmt 1 view .LVU413
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1169              		.loc 1 580 42 is_stmt 0 view .LVU414
 1170 001e C373     		strb	r3, [r0, #15]
 581:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1171              		.loc 1 581 3 is_stmt 1 view .LVU415
 581:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1172              		.loc 1 581 44 is_stmt 0 view .LVU416
 1173 0020 8373     		strb	r3, [r0, #14]
 582:../Core/Src/main.c ****   {
 1174              		.loc 1 582 3 is_stmt 1 view .LVU417
 582:../Core/Src/main.c ****   {
 1175              		.loc 1 582 7 is_stmt 0 view .LVU418
 1176 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1177              	.LVL50:
 582:../Core/Src/main.c ****   {
 1178              		.loc 1 582 6 view .LVU419
 1179 0026 00B9     		cbnz	r0, .L54
 590:../Core/Src/main.c **** 
 1180              		.loc 1 590 1 view .LVU420
 1181 0028 08BD     		pop	{r3, pc}
 1182              	.L54:
 584:../Core/Src/main.c ****   }
 1183              		.loc 1 584 5 is_stmt 1 view .LVU421
 1184 002a FFF7FEFF 		bl	Error_Handler
 1185              	.LVL51:
 1186              	.L56:
 1187 002e 00BF     		.align	2
 1188              	.L55:
 1189 0030 00000000 		.word	hpcd_USB_OTG_FS
 1190              		.cfi_endproc
 1191              	.LFE88:
 1193              		.section	.text.MX_RNG_Init,"ax",%progbits
 1194              		.align	1
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	MX_RNG_Init:
 1200              	.LFB84:
 427:../Core/Src/main.c **** 
 1201              		.loc 1 427 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  Build/main.s 			page 43


 1205 0000 08B5     		push	{r3, lr}
 1206              	.LCFI13:
 1207              		.cfi_def_cfa_offset 8
 1208              		.cfi_offset 3, -8
 1209              		.cfi_offset 14, -4
 436:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1210              		.loc 1 436 3 view .LVU423
 436:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1211              		.loc 1 436 17 is_stmt 0 view .LVU424
 1212 0002 0448     		ldr	r0, .L61
 1213 0004 044B     		ldr	r3, .L61+4
 1214 0006 0360     		str	r3, [r0]
 437:../Core/Src/main.c ****   {
 1215              		.loc 1 437 3 is_stmt 1 view .LVU425
 437:../Core/Src/main.c ****   {
 1216              		.loc 1 437 7 is_stmt 0 view .LVU426
 1217 0008 FFF7FEFF 		bl	HAL_RNG_Init
 1218              	.LVL52:
 437:../Core/Src/main.c ****   {
 1219              		.loc 1 437 6 view .LVU427
 1220 000c 00B9     		cbnz	r0, .L60
 445:../Core/Src/main.c **** 
 1221              		.loc 1 445 1 view .LVU428
 1222 000e 08BD     		pop	{r3, pc}
 1223              	.L60:
 439:../Core/Src/main.c ****   }
 1224              		.loc 1 439 5 is_stmt 1 view .LVU429
 1225 0010 FFF7FEFF 		bl	Error_Handler
 1226              	.LVL53:
 1227              	.L62:
 1228              		.align	2
 1229              	.L61:
 1230 0014 00000000 		.word	hrng
 1231 0018 00080650 		.word	1342572544
 1232              		.cfi_endproc
 1233              	.LFE84:
 1235              		.section	.text.SystemClock_Config,"ax",%progbits
 1236              		.align	1
 1237              		.global	SystemClock_Config
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1242              	SystemClock_Config:
 1243              	.LFB79:
 221:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1244              		.loc 1 221 3 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 88
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248 0000 00B5     		push	{lr}
 1249              	.LCFI14:
 1250              		.cfi_def_cfa_offset 4
 1251              		.cfi_offset 14, -4
 1252 0002 97B0     		sub	sp, sp, #92
 1253              	.LCFI15:
 1254              		.cfi_def_cfa_offset 96
 222:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  Build/main.s 			page 44


 1255              		.loc 1 222 5 view .LVU431
 222:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1256              		.loc 1 222 24 is_stmt 0 view .LVU432
 1257 0004 4422     		movs	r2, #68
 1258 0006 0021     		movs	r1, #0
 1259 0008 05A8     		add	r0, sp, #20
 1260 000a FFF7FEFF 		bl	memset
 1261              	.LVL54:
 223:../Core/Src/main.c **** 
 1262              		.loc 1 223 5 is_stmt 1 view .LVU433
 223:../Core/Src/main.c **** 
 1263              		.loc 1 223 24 is_stmt 0 view .LVU434
 1264 000e 0023     		movs	r3, #0
 1265 0010 0093     		str	r3, [sp]
 1266 0012 0193     		str	r3, [sp, #4]
 1267 0014 0293     		str	r3, [sp, #8]
 1268 0016 0393     		str	r3, [sp, #12]
 1269 0018 0493     		str	r3, [sp, #16]
 227:../Core/Src/main.c ****     {
 1270              		.loc 1 227 5 is_stmt 1 view .LVU435
 227:../Core/Src/main.c ****     {
 1271              		.loc 1 227 9 is_stmt 0 view .LVU436
 1272 001a 4FF40070 		mov	r0, #512
 1273 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1274              	.LVL55:
 227:../Core/Src/main.c ****     {
 1275              		.loc 1 227 8 view .LVU437
 1276 0022 0028     		cmp	r0, #0
 1277 0024 31D1     		bne	.L68
 234:../Core/Src/main.c ****     __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1278              		.loc 1 234 5 is_stmt 1 view .LVU438
 1279 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1280              	.LVL56:
 235:../Core/Src/main.c **** 
 1281              		.loc 1 235 5 view .LVU439
 1282 002a 1B4A     		ldr	r2, .L71
 1283 002c D2F89030 		ldr	r3, [r2, #144]
 1284 0030 23F01803 		bic	r3, r3, #24
 1285 0034 C2F89030 		str	r3, [r2, #144]
 242:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1286              		.loc 1 242 5 view .LVU440
 242:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1287              		.loc 1 242 38 is_stmt 0 view .LVU441
 1288 0038 1023     		movs	r3, #16
 1289 003a 0593     		str	r3, [sp, #20]
 243:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1290              		.loc 1 243 5 is_stmt 1 view .LVU442
 243:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1291              		.loc 1 243 32 is_stmt 0 view .LVU443
 1292 003c 0123     		movs	r3, #1
 1293 003e 0B93     		str	r3, [sp, #44]
 244:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1294              		.loc 1 244 5 is_stmt 1 view .LVU444
 244:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1295              		.loc 1 244 37 is_stmt 0 view .LVU445
 1296 0040 6022     		movs	r2, #96
 1297 0042 0D92     		str	r2, [sp, #52]
ARM GAS  Build/main.s 			page 45


 245:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1298              		.loc 1 245 5 is_stmt 1 view .LVU446
 245:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1299              		.loc 1 245 43 is_stmt 0 view .LVU447
 1300 0044 0022     		movs	r2, #0
 1301 0046 0C92     		str	r2, [sp, #48]
 246:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1302              		.loc 1 246 5 is_stmt 1 view .LVU448
 246:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1303              		.loc 1 246 36 is_stmt 0 view .LVU449
 1304 0048 0222     		movs	r2, #2
 1305 004a 0F92     		str	r2, [sp, #60]
 247:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 1306              		.loc 1 247 5 is_stmt 1 view .LVU450
 247:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 1307              		.loc 1 247 37 is_stmt 0 view .LVU451
 1308 004c 1093     		str	r3, [sp, #64]
 248:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 1309              		.loc 1 248 5 is_stmt 1 view .LVU452
 248:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 1310              		.loc 1 248 32 is_stmt 0 view .LVU453
 1311 004e 1193     		str	r3, [sp, #68]
 249:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 1312              		.loc 1 249 5 is_stmt 1 view .LVU454
 249:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 1313              		.loc 1 249 32 is_stmt 0 view .LVU455
 1314 0050 2823     		movs	r3, #40
 1315 0052 1293     		str	r3, [sp, #72]
 250:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 1316              		.loc 1 250 5 is_stmt 1 view .LVU456
 250:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 1317              		.loc 1 250 32 is_stmt 0 view .LVU457
 1318 0054 1592     		str	r2, [sp, #84]
 251:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 1319              		.loc 1 251 5 is_stmt 1 view .LVU458
 251:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 1320              		.loc 1 251 32 is_stmt 0 view .LVU459
 1321 0056 0723     		movs	r3, #7
 1322 0058 1393     		str	r3, [sp, #76]
 252:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1323              		.loc 1 252 5 is_stmt 1 view .LVU460
 252:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1324              		.loc 1 252 32 is_stmt 0 view .LVU461
 1325 005a 0423     		movs	r3, #4
 1326 005c 1493     		str	r3, [sp, #80]
 253:../Core/Src/main.c ****     {
 1327              		.loc 1 253 5 is_stmt 1 view .LVU462
 253:../Core/Src/main.c ****     {
 1328              		.loc 1 253 8 is_stmt 0 view .LVU463
 1329 005e 05A8     		add	r0, sp, #20
 1330 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1331              	.LVL57:
 253:../Core/Src/main.c ****     {
 1332              		.loc 1 253 7 view .LVU464
 1333 0064 98B9     		cbnz	r0, .L69
 260:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1334              		.loc 1 260 5 is_stmt 1 view .LVU465
ARM GAS  Build/main.s 			page 46


 260:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1335              		.loc 1 260 33 is_stmt 0 view .LVU466
 1336 0066 0F23     		movs	r3, #15
 1337 0068 0093     		str	r3, [sp]
 261:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1338              		.loc 1 261 5 is_stmt 1 view .LVU467
 261:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1339              		.loc 1 261 36 is_stmt 0 view .LVU468
 1340 006a 0323     		movs	r3, #3
 1341 006c 0193     		str	r3, [sp, #4]
 262:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1342              		.loc 1 262 5 is_stmt 1 view .LVU469
 262:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1343              		.loc 1 262 37 is_stmt 0 view .LVU470
 1344 006e 0023     		movs	r3, #0
 1345 0070 0293     		str	r3, [sp, #8]
 263:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1346              		.loc 1 263 5 is_stmt 1 view .LVU471
 263:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1347              		.loc 1 263 38 is_stmt 0 view .LVU472
 1348 0072 0393     		str	r3, [sp, #12]
 264:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1349              		.loc 1 264 5 is_stmt 1 view .LVU473
 264:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1350              		.loc 1 264 38 is_stmt 0 view .LVU474
 1351 0074 0493     		str	r3, [sp, #16]
 265:../Core/Src/main.c ****     {
 1352              		.loc 1 265 5 is_stmt 1 view .LVU475
 265:../Core/Src/main.c ****     {
 1353              		.loc 1 265 8 is_stmt 0 view .LVU476
 1354 0076 0421     		movs	r1, #4
 1355 0078 6846     		mov	r0, sp
 1356 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1357              	.LVL58:
 265:../Core/Src/main.c ****     {
 1358              		.loc 1 265 7 view .LVU477
 1359 007e 40B9     		cbnz	r0, .L70
 273:../Core/Src/main.c **** }
 1360              		.loc 1 273 5 is_stmt 1 view .LVU478
 1361 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1362              	.LVL59:
 274:../Core/Src/main.c **** 
 1363              		.loc 1 274 1 is_stmt 0 view .LVU479
 1364 0084 17B0     		add	sp, sp, #92
 1365              	.LCFI16:
 1366              		.cfi_remember_state
 1367              		.cfi_def_cfa_offset 4
 1368              		@ sp needed
 1369 0086 5DF804FB 		ldr	pc, [sp], #4
 1370              	.L68:
 1371              	.LCFI17:
 1372              		.cfi_restore_state
 229:../Core/Src/main.c ****     }
 1373              		.loc 1 229 7 is_stmt 1 view .LVU480
 1374 008a FFF7FEFF 		bl	Error_Handler
 1375              	.LVL60:
 1376              	.L69:
ARM GAS  Build/main.s 			page 47


 256:../Core/Src/main.c ****     }
 1377              		.loc 1 256 7 view .LVU481
 1378 008e FFF7FEFF 		bl	Error_Handler
 1379              	.LVL61:
 1380              	.L70:
 268:../Core/Src/main.c ****     }
 1381              		.loc 1 268 7 view .LVU482
 1382 0092 FFF7FEFF 		bl	Error_Handler
 1383              	.LVL62:
 1384              	.L72:
 1385 0096 00BF     		.align	2
 1386              	.L71:
 1387 0098 00100240 		.word	1073876992
 1388              		.cfi_endproc
 1389              	.LFE79:
 1391              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1392              		.align	1
 1393              		.global	PeriphCommonClock_Config
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	PeriphCommonClock_Config:
 1399              	.LFB80:
 281:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1400              		.loc 1 281 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 136
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
 1404 0000 00B5     		push	{lr}
 1405              	.LCFI18:
 1406              		.cfi_def_cfa_offset 4
 1407              		.cfi_offset 14, -4
 1408 0002 A3B0     		sub	sp, sp, #140
 1409              	.LCFI19:
 1410              		.cfi_def_cfa_offset 144
 282:../Core/Src/main.c **** 
 1411              		.loc 1 282 3 view .LVU484
 282:../Core/Src/main.c **** 
 1412              		.loc 1 282 28 is_stmt 0 view .LVU485
 1413 0004 8822     		movs	r2, #136
 1414 0006 0021     		movs	r1, #0
 1415 0008 6846     		mov	r0, sp
 1416 000a FFF7FEFF 		bl	memset
 1417              	.LVL63:
 286:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1418              		.loc 1 286 3 is_stmt 1 view .LVU486
 286:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1419              		.loc 1 286 38 is_stmt 0 view .LVU487
 1420 000e 4FF48423 		mov	r3, #270336
 1421 0012 0093     		str	r3, [sp]
 287:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1422              		.loc 1 287 3 is_stmt 1 view .LVU488
 287:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1423              		.loc 1 287 35 is_stmt 0 view .LVU489
 1424 0014 4FF08063 		mov	r3, #67108864
 1425 0018 1B93     		str	r3, [sp, #108]
 288:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
ARM GAS  Build/main.s 			page 48


 1426              		.loc 1 288 3 is_stmt 1 view .LVU490
 288:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1427              		.loc 1 288 35 is_stmt 0 view .LVU491
 1428 001a 1D93     		str	r3, [sp, #116]
 289:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1429              		.loc 1 289 3 is_stmt 1 view .LVU492
 289:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1430              		.loc 1 289 39 is_stmt 0 view .LVU493
 1431 001c 0123     		movs	r3, #1
 1432 001e 0193     		str	r3, [sp, #4]
 290:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1433              		.loc 1 290 3 is_stmt 1 view .LVU494
 290:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1434              		.loc 1 290 34 is_stmt 0 view .LVU495
 1435 0020 0293     		str	r3, [sp, #8]
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1436              		.loc 1 291 3 is_stmt 1 view .LVU496
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1437              		.loc 1 291 34 is_stmt 0 view .LVU497
 1438 0022 1823     		movs	r3, #24
 1439 0024 0393     		str	r3, [sp, #12]
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1440              		.loc 1 292 3 is_stmt 1 view .LVU498
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1441              		.loc 1 292 34 is_stmt 0 view .LVU499
 1442 0026 0723     		movs	r3, #7
 1443 0028 0493     		str	r3, [sp, #16]
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1444              		.loc 1 293 3 is_stmt 1 view .LVU500
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1445              		.loc 1 293 34 is_stmt 0 view .LVU501
 1446 002a 0223     		movs	r3, #2
 1447 002c 0593     		str	r3, [sp, #20]
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1448              		.loc 1 294 3 is_stmt 1 view .LVU502
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1449              		.loc 1 294 34 is_stmt 0 view .LVU503
 1450 002e 0693     		str	r3, [sp, #24]
 295:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1451              		.loc 1 295 3 is_stmt 1 view .LVU504
 295:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1452              		.loc 1 295 41 is_stmt 0 view .LVU505
 1453 0030 4FF48013 		mov	r3, #1048576
 1454 0034 0793     		str	r3, [sp, #28]
 296:../Core/Src/main.c ****   {
 1455              		.loc 1 296 3 is_stmt 1 view .LVU506
 296:../Core/Src/main.c ****   {
 1456              		.loc 1 296 7 is_stmt 0 view .LVU507
 1457 0036 6846     		mov	r0, sp
 1458 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1459              	.LVL64:
 296:../Core/Src/main.c ****   {
 1460              		.loc 1 296 6 view .LVU508
 1461 003c 10B9     		cbnz	r0, .L76
 300:../Core/Src/main.c **** 
 1462              		.loc 1 300 1 view .LVU509
 1463 003e 23B0     		add	sp, sp, #140
ARM GAS  Build/main.s 			page 49


 1464              	.LCFI20:
 1465              		.cfi_remember_state
 1466              		.cfi_def_cfa_offset 4
 1467              		@ sp needed
 1468 0040 5DF804FB 		ldr	pc, [sp], #4
 1469              	.L76:
 1470              	.LCFI21:
 1471              		.cfi_restore_state
 298:../Core/Src/main.c ****   }
 1472              		.loc 1 298 5 is_stmt 1 view .LVU510
 1473 0044 FFF7FEFF 		bl	Error_Handler
 1474              	.LVL65:
 1475              		.cfi_endproc
 1476              	.LFE80:
 1478              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1479              		.align	2
 1480              	.LC0:
 1481 0000 4578616D 		.ascii	"Example\000"
 1481      706C6500 
 1482              		.align	2
 1483              	.LC2:
 1484 0008 43412077 		.ascii	"CA wants to encrypt this message with AES: %s\015\012"
 1484      616E7473 
 1484      20746F20 
 1484      656E6372 
 1484      79707420 
 1485 0037 00       		.ascii	"\000"
 1486              		.align	2
 1487              	.LC3:
 1488 0038 456E6372 		.ascii	"Encrypted message: %s\015\012\000"
 1488      79707465 
 1488      64206D65 
 1488      73736167 
 1488      653A2025 
 1489              		.align	2
 1490              	.LC4:
 1491 0050 44656372 		.ascii	"Decrypted message: %s\015\012\000"
 1491      79707465 
 1491      64206D65 
 1491      73736167 
 1491      653A2025 
 1492              		.align	2
 1493              	.LC5:
 1494 0068 44696765 		.ascii	"Digest of the message: %s\015\012\000"
 1494      7374206F 
 1494      66207468 
 1494      65206D65 
 1494      73736167 
 1495              		.section	.text.main,"ax",%progbits
 1496              		.align	1
 1497              		.global	main
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1502              	main:
 1503              	.LFB78:
  95:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 50


 1504              		.loc 1 95 1 view -0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 136
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508 0000 30B5     		push	{r4, r5, lr}
 1509              	.LCFI22:
 1510              		.cfi_def_cfa_offset 12
 1511              		.cfi_offset 4, -12
 1512              		.cfi_offset 5, -8
 1513              		.cfi_offset 14, -4
 1514 0002 A7B0     		sub	sp, sp, #156
 1515              	.LCFI23:
 1516              		.cfi_def_cfa_offset 168
 104:../Core/Src/main.c **** 
 1517              		.loc 1 104 3 view .LVU512
 1518 0004 FFF7FEFF 		bl	HAL_Init
 1519              	.LVL66:
 111:../Core/Src/main.c **** 
 1520              		.loc 1 111 3 view .LVU513
 1521 0008 FFF7FEFF 		bl	SystemClock_Config
 1522              	.LVL67:
 114:../Core/Src/main.c **** 
 1523              		.loc 1 114 3 view .LVU514
 1524 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1525              	.LVL68:
 121:../Core/Src/main.c ****   MX_DFSDM1_Init();
 1526              		.loc 1 121 3 view .LVU515
 1527 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1528              	.LVL69:
 122:../Core/Src/main.c ****   MX_I2C2_Init();
 1529              		.loc 1 122 3 view .LVU516
 1530 0014 FFF7FEFF 		bl	MX_DFSDM1_Init
 1531              	.LVL70:
 123:../Core/Src/main.c ****   MX_QUADSPI_Init();
 1532              		.loc 1 123 3 view .LVU517
 1533 0018 FFF7FEFF 		bl	MX_I2C2_Init
 1534              	.LVL71:
 124:../Core/Src/main.c ****   MX_SPI3_Init();
 1535              		.loc 1 124 3 view .LVU518
 1536 001c FFF7FEFF 		bl	MX_QUADSPI_Init
 1537              	.LVL72:
 125:../Core/Src/main.c ****   MX_USART1_UART_Init();
 1538              		.loc 1 125 3 view .LVU519
 1539 0020 FFF7FEFF 		bl	MX_SPI3_Init
 1540              	.LVL73:
 126:../Core/Src/main.c ****   MX_USART3_UART_Init();
 1541              		.loc 1 126 3 view .LVU520
 1542 0024 FFF7FEFF 		bl	MX_USART1_UART_Init
 1543              	.LVL74:
 127:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1544              		.loc 1 127 3 view .LVU521
 1545 0028 FFF7FEFF 		bl	MX_USART3_UART_Init
 1546              	.LVL75:
 128:../Core/Src/main.c ****   MX_RNG_Init();
 1547              		.loc 1 128 3 view .LVU522
 1548 002c FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1549              	.LVL76:
ARM GAS  Build/main.s 			page 51


 129:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1550              		.loc 1 129 3 view .LVU523
 1551 0030 FFF7FEFF 		bl	MX_RNG_Init
 1552              	.LVL77:
 131:../Core/Src/main.c ****   TEEC_Session sn;
 1553              		.loc 1 131 3 view .LVU524
 132:../Core/Src/main.c **** 
 1554              		.loc 1 132 3 view .LVU525
 134:../Core/Src/main.c **** 
 1555              		.loc 1 134 3 view .LVU526
 136:../Core/Src/main.c ****   if(ret != 0){
 1556              		.loc 1 136 3 view .LVU527
 136:../Core/Src/main.c ****   if(ret != 0){
 1557              		.loc 1 136 9 is_stmt 0 view .LVU528
 1558 0034 24A9     		add	r1, sp, #144
 1559 0036 3948     		ldr	r0, .L82
 1560 0038 FFF7FEFF 		bl	TEEC_InitializeContext
 1561              	.LVL78:
 137:../Core/Src/main.c **** 	  return -1;
 1562              		.loc 1 137 3 is_stmt 1 view .LVU529
 137:../Core/Src/main.c **** 	  return -1;
 1563              		.loc 1 137 5 is_stmt 0 view .LVU530
 1564 003c 18B1     		cbz	r0, .L81
 1565              	.L78:
 214:../Core/Src/main.c **** 
 1566              		.loc 1 214 1 view .LVU531
 1567 003e 4FF0FF30 		mov	r0, #-1
 1568              	.LVL79:
 214:../Core/Src/main.c **** 
 1569              		.loc 1 214 1 view .LVU532
 1570 0042 27B0     		add	sp, sp, #156
 1571              	.LCFI24:
 1572              		.cfi_remember_state
 1573              		.cfi_def_cfa_offset 12
 1574              		@ sp needed
 1575 0044 30BD     		pop	{r4, r5, pc}
 1576              	.LVL80:
 1577              	.L81:
 1578              	.LCFI25:
 1579              		.cfi_restore_state
 141:../Core/Src/main.c ****   if(ret != 0){
 1580              		.loc 1 141 3 is_stmt 1 view .LVU533
 141:../Core/Src/main.c ****   if(ret != 0){
 1581              		.loc 1 141 9 is_stmt 0 view .LVU534
 1582 0046 0023     		movs	r3, #0
 1583 0048 0293     		str	r3, [sp, #8]
 1584 004a 0193     		str	r3, [sp, #4]
 1585 004c 0093     		str	r3, [sp]
 1586 004e 344A     		ldr	r2, .L82+4
 1587 0050 22A9     		add	r1, sp, #136
 1588 0052 24A8     		add	r0, sp, #144
 1589              	.LVL81:
 141:../Core/Src/main.c ****   if(ret != 0){
 1590              		.loc 1 141 9 view .LVU535
 1591 0054 FFF7FEFF 		bl	TEEC_OpenSession
 1592              	.LVL82:
 142:../Core/Src/main.c **** 	  return -1;
ARM GAS  Build/main.s 			page 52


 1593              		.loc 1 142 3 is_stmt 1 view .LVU536
 142:../Core/Src/main.c **** 	  return -1;
 1594              		.loc 1 142 5 is_stmt 0 view .LVU537
 1595 0058 0028     		cmp	r0, #0
 1596 005a F0D1     		bne	.L78
 147:../Core/Src/main.c **** 
 1597              		.loc 1 147 3 is_stmt 1 view .LVU538
 150:../Core/Src/main.c ****   op.params[0].tmpref.size = 16;
 1598              		.loc 1 150 3 view .LVU539
 150:../Core/Src/main.c ****   op.params[0].tmpref.size = 16;
 1599              		.loc 1 150 32 is_stmt 0 view .LVU540
 1600 005c 0121     		movs	r1, #1
 1601 005e 1020     		movs	r0, #16
 1602              	.LVL83:
 150:../Core/Src/main.c ****   op.params[0].tmpref.size = 16;
 1603              		.loc 1 150 32 view .LVU541
 1604 0060 FFF7FEFF 		bl	calloc
 1605              	.LVL84:
 1606 0064 0446     		mov	r4, r0
 150:../Core/Src/main.c ****   op.params[0].tmpref.size = 16;
 1607              		.loc 1 150 30 view .LVU542
 1608 0066 0690     		str	r0, [sp, #24]
 151:../Core/Src/main.c ****   // param[1] will hold the encryption of the message performed by the TA
 1609              		.loc 1 151 3 is_stmt 1 view .LVU543
 151:../Core/Src/main.c ****   // param[1] will hold the encryption of the message performed by the TA
 1610              		.loc 1 151 28 is_stmt 0 view .LVU544
 1611 0068 1025     		movs	r5, #16
 1612 006a 0795     		str	r5, [sp, #28]
 153:../Core/Src/main.c ****   op.params[1].tmpref.size = 16;
 1613              		.loc 1 153 3 is_stmt 1 view .LVU545
 153:../Core/Src/main.c ****   op.params[1].tmpref.size = 16;
 1614              		.loc 1 153 32 is_stmt 0 view .LVU546
 1615 006c 0121     		movs	r1, #1
 1616 006e 2846     		mov	r0, r5
 1617 0070 FFF7FEFF 		bl	calloc
 1618              	.LVL85:
 153:../Core/Src/main.c ****   op.params[1].tmpref.size = 16;
 1619              		.loc 1 153 30 view .LVU547
 1620 0074 0D90     		str	r0, [sp, #52]
 154:../Core/Src/main.c ****   // param[2] will hold the dencryption of the message performed by the TA
 1621              		.loc 1 154 3 is_stmt 1 view .LVU548
 154:../Core/Src/main.c ****   // param[2] will hold the dencryption of the message performed by the TA
 1622              		.loc 1 154 28 is_stmt 0 view .LVU549
 1623 0076 0E95     		str	r5, [sp, #56]
 156:../Core/Src/main.c ****   op.params[2].tmpref.size = 16;
 1624              		.loc 1 156 3 is_stmt 1 view .LVU550
 156:../Core/Src/main.c ****   op.params[2].tmpref.size = 16;
 1625              		.loc 1 156 32 is_stmt 0 view .LVU551
 1626 0078 0121     		movs	r1, #1
 1627 007a 2846     		mov	r0, r5
 1628 007c FFF7FEFF 		bl	calloc
 1629              	.LVL86:
 156:../Core/Src/main.c ****   op.params[2].tmpref.size = 16;
 1630              		.loc 1 156 30 view .LVU552
 1631 0080 1490     		str	r0, [sp, #80]
 157:../Core/Src/main.c ****   // param[3] will hold the digest of the message performed by the TA
 1632              		.loc 1 157 3 is_stmt 1 view .LVU553
ARM GAS  Build/main.s 			page 53


 157:../Core/Src/main.c ****   // param[3] will hold the digest of the message performed by the TA
 1633              		.loc 1 157 28 is_stmt 0 view .LVU554
 1634 0082 1595     		str	r5, [sp, #84]
 159:../Core/Src/main.c ****   op.params[3].tmpref.size = 32;
 1635              		.loc 1 159 3 is_stmt 1 view .LVU555
 159:../Core/Src/main.c ****   op.params[3].tmpref.size = 32;
 1636              		.loc 1 159 32 is_stmt 0 view .LVU556
 1637 0084 0121     		movs	r1, #1
 1638 0086 2020     		movs	r0, #32
 1639 0088 FFF7FEFF 		bl	calloc
 1640              	.LVL87:
 159:../Core/Src/main.c ****   op.params[3].tmpref.size = 32;
 1641              		.loc 1 159 30 view .LVU557
 1642 008c 1B90     		str	r0, [sp, #108]
 160:../Core/Src/main.c **** 
 1643              		.loc 1 160 3 is_stmt 1 view .LVU558
 160:../Core/Src/main.c **** 
 1644              		.loc 1 160 28 is_stmt 0 view .LVU559
 1645 008e 2023     		movs	r3, #32
 1646 0090 1C93     		str	r3, [sp, #112]
 163:../Core/Src/main.c ****   printf("CA wants to encrypt this message with AES: %s\r\n", op.params[0].tmpref.buffer);
 1647              		.loc 1 163 3 is_stmt 1 view .LVU560
 1648 0092 244D     		ldr	r5, .L82+8
 1649 0094 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1650 0096 2060     		str	r0, [r4]	@ unaligned
 1651 0098 6160     		str	r1, [r4, #4]	@ unaligned
 1652 009a A260     		str	r2, [r4, #8]	@ unaligned
 1653 009c E360     		str	r3, [r4, #12]	@ unaligned
 164:../Core/Src/main.c **** 
 1654              		.loc 1 164 3 view .LVU561
 1655 009e 0699     		ldr	r1, [sp, #24]
 1656 00a0 2148     		ldr	r0, .L82+12
 1657 00a2 FFF7FEFF 		bl	printf
 1658              	.LVL88:
 167:../Core/Src/main.c ****   if(ret != 0){
 1659              		.loc 1 167 3 view .LVU562
 167:../Core/Src/main.c ****   if(ret != 0){
 1660              		.loc 1 167 9 is_stmt 0 view .LVU563
 1661 00a6 0023     		movs	r3, #0
 1662 00a8 04AA     		add	r2, sp, #16
 1663 00aa 1946     		mov	r1, r3
 1664 00ac 22A8     		add	r0, sp, #136
 1665 00ae FFF7FEFF 		bl	TEEC_InvokeCommand
 1666              	.LVL89:
 168:../Core/Src/main.c **** 	  return -1;
 1667              		.loc 1 168 3 is_stmt 1 view .LVU564
 168:../Core/Src/main.c **** 	  return -1;
 1668              		.loc 1 168 5 is_stmt 0 view .LVU565
 1669 00b2 0028     		cmp	r0, #0
 1670 00b4 C3D1     		bne	.L78
 173:../Core/Src/main.c ****   if(ret != 0){
 1671              		.loc 1 173 3 is_stmt 1 view .LVU566
 173:../Core/Src/main.c ****   if(ret != 0){
 1672              		.loc 1 173 9 is_stmt 0 view .LVU567
 1673 00b6 0023     		movs	r3, #0
 1674 00b8 04AA     		add	r2, sp, #16
 1675 00ba 0221     		movs	r1, #2
ARM GAS  Build/main.s 			page 54


 1676 00bc 22A8     		add	r0, sp, #136
 1677              	.LVL90:
 173:../Core/Src/main.c ****   if(ret != 0){
 1678              		.loc 1 173 9 view .LVU568
 1679 00be FFF7FEFF 		bl	TEEC_InvokeCommand
 1680              	.LVL91:
 174:../Core/Src/main.c **** 	  return -1;
 1681              		.loc 1 174 3 is_stmt 1 view .LVU569
 174:../Core/Src/main.c **** 	  return -1;
 1682              		.loc 1 174 5 is_stmt 0 view .LVU570
 1683 00c2 0028     		cmp	r0, #0
 1684 00c4 BBD1     		bne	.L78
 177:../Core/Src/main.c **** 
 1685              		.loc 1 177 3 is_stmt 1 view .LVU571
 1686 00c6 0D99     		ldr	r1, [sp, #52]
 1687 00c8 1848     		ldr	r0, .L82+16
 1688              	.LVL92:
 177:../Core/Src/main.c **** 
 1689              		.loc 1 177 3 is_stmt 0 view .LVU572
 1690 00ca FFF7FEFF 		bl	printf
 1691              	.LVL93:
 180:../Core/Src/main.c ****   if(ret != 0){
 1692              		.loc 1 180 3 is_stmt 1 view .LVU573
 180:../Core/Src/main.c ****   if(ret != 0){
 1693              		.loc 1 180 9 is_stmt 0 view .LVU574
 1694 00ce 0023     		movs	r3, #0
 1695 00d0 04AA     		add	r2, sp, #16
 1696 00d2 0321     		movs	r1, #3
 1697 00d4 22A8     		add	r0, sp, #136
 1698 00d6 FFF7FEFF 		bl	TEEC_InvokeCommand
 1699              	.LVL94:
 181:../Core/Src/main.c **** 	  return -1;
 1700              		.loc 1 181 3 is_stmt 1 view .LVU575
 181:../Core/Src/main.c **** 	  return -1;
 1701              		.loc 1 181 5 is_stmt 0 view .LVU576
 1702 00da 0028     		cmp	r0, #0
 1703 00dc AFD1     		bne	.L78
 184:../Core/Src/main.c **** 
 1704              		.loc 1 184 3 is_stmt 1 view .LVU577
 1705 00de 1499     		ldr	r1, [sp, #80]
 1706 00e0 1348     		ldr	r0, .L82+20
 1707              	.LVL95:
 184:../Core/Src/main.c **** 
 1708              		.loc 1 184 3 is_stmt 0 view .LVU578
 1709 00e2 FFF7FEFF 		bl	printf
 1710              	.LVL96:
 187:../Core/Src/main.c ****   if(ret != 0){
 1711              		.loc 1 187 3 is_stmt 1 view .LVU579
 187:../Core/Src/main.c ****   if(ret != 0){
 1712              		.loc 1 187 9 is_stmt 0 view .LVU580
 1713 00e6 0023     		movs	r3, #0
 1714 00e8 04AA     		add	r2, sp, #16
 1715 00ea 0921     		movs	r1, #9
 1716 00ec 22A8     		add	r0, sp, #136
 1717 00ee FFF7FEFF 		bl	TEEC_InvokeCommand
 1718              	.LVL97:
 188:../Core/Src/main.c **** 	  return -1;
ARM GAS  Build/main.s 			page 55


 1719              		.loc 1 188 3 is_stmt 1 view .LVU581
 188:../Core/Src/main.c **** 	  return -1;
 1720              		.loc 1 188 5 is_stmt 0 view .LVU582
 1721 00f2 0028     		cmp	r0, #0
 1722 00f4 A3D1     		bne	.L78
 191:../Core/Src/main.c **** 
 1723              		.loc 1 191 3 is_stmt 1 view .LVU583
 1724 00f6 1B99     		ldr	r1, [sp, #108]
 1725 00f8 0E48     		ldr	r0, .L82+24
 1726              	.LVL98:
 191:../Core/Src/main.c **** 
 1727              		.loc 1 191 3 is_stmt 0 view .LVU584
 1728 00fa FFF7FEFF 		bl	printf
 1729              	.LVL99:
 194:../Core/Src/main.c ****   if(ret != 0){
 1730              		.loc 1 194 3 is_stmt 1 view .LVU585
 194:../Core/Src/main.c ****   if(ret != 0){
 1731              		.loc 1 194 9 is_stmt 0 view .LVU586
 1732 00fe 0023     		movs	r3, #0
 1733 0100 04AA     		add	r2, sp, #16
 1734 0102 0121     		movs	r1, #1
 1735 0104 22A8     		add	r0, sp, #136
 1736 0106 FFF7FEFF 		bl	TEEC_InvokeCommand
 1737              	.LVL100:
 195:../Core/Src/main.c **** 	  return -1;
 1738              		.loc 1 195 3 is_stmt 1 view .LVU587
 195:../Core/Src/main.c **** 	  return -1;
 1739              		.loc 1 195 5 is_stmt 0 view .LVU588
 1740 010a 0028     		cmp	r0, #0
 1741 010c 97D1     		bne	.L78
 199:../Core/Src/main.c **** 
 1742              		.loc 1 199 3 is_stmt 1 view .LVU589
 1743 010e 22A8     		add	r0, sp, #136
 1744              	.LVL101:
 199:../Core/Src/main.c **** 
 1745              		.loc 1 199 3 is_stmt 0 view .LVU590
 1746 0110 FFF7FEFF 		bl	TEEC_CloseSession
 1747              	.LVL102:
 201:../Core/Src/main.c **** 
 1748              		.loc 1 201 3 is_stmt 1 view .LVU591
 1749 0114 24A8     		add	r0, sp, #144
 1750 0116 FFF7FEFF 		bl	TEEC_FinalizeContext
 1751              	.LVL103:
 1752              	.L79:
 207:../Core/Src/main.c ****   {
 1753              		.loc 1 207 3 discriminator 1 view .LVU592
 212:../Core/Src/main.c ****   /* USER CODE END 3 */
 1754              		.loc 1 212 3 discriminator 1 view .LVU593
 207:../Core/Src/main.c ****   {
 1755              		.loc 1 207 9 discriminator 1 view .LVU594
 1756 011a FEE7     		b	.L79
 1757              	.L83:
 1758              		.align	2
 1759              	.L82:
 1760 011c 00000000 		.word	.LC0
 1761 0120 00000000 		.word	uuid
 1762 0124 00000000 		.word	.LANCHOR0
ARM GAS  Build/main.s 			page 56


 1763 0128 08000000 		.word	.LC2
 1764 012c 38000000 		.word	.LC3
 1765 0130 50000000 		.word	.LC4
 1766 0134 68000000 		.word	.LC5
 1767              		.cfi_endproc
 1768              	.LFE78:
 1770              		.section	.bss.uuid,"aw",%nobits
 1771              		.align	2
 1774              	uuid:
 1775 0000 00000000 		.space	16
 1775      00000000 
 1775      00000000 
 1775      00000000 
 1776              		.global	hpcd_USB_OTG_FS
 1777              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1778              		.align	2
 1781              	hpcd_USB_OTG_FS:
 1782 0000 00000000 		.space	1252
 1782      00000000 
 1782      00000000 
 1782      00000000 
 1782      00000000 
 1783              		.global	huart3
 1784              		.section	.bss.huart3,"aw",%nobits
 1785              		.align	2
 1788              	huart3:
 1789 0000 00000000 		.space	136
 1789      00000000 
 1789      00000000 
 1789      00000000 
 1789      00000000 
 1790              		.global	huart1
 1791              		.section	.bss.huart1,"aw",%nobits
 1792              		.align	2
 1795              	huart1:
 1796 0000 00000000 		.space	136
 1796      00000000 
 1796      00000000 
 1796      00000000 
 1796      00000000 
 1797              		.global	hspi3
 1798              		.section	.bss.hspi3,"aw",%nobits
 1799              		.align	2
 1802              	hspi3:
 1803 0000 00000000 		.space	100
 1803      00000000 
 1803      00000000 
 1803      00000000 
 1803      00000000 
 1804              		.global	hrng
 1805              		.section	.bss.hrng,"aw",%nobits
 1806              		.align	2
 1809              	hrng:
 1810 0000 00000000 		.space	16
 1810      00000000 
 1810      00000000 
 1810      00000000 
ARM GAS  Build/main.s 			page 57


 1811              		.global	hqspi
 1812              		.section	.bss.hqspi,"aw",%nobits
 1813              		.align	2
 1816              	hqspi:
 1817 0000 00000000 		.space	68
 1817      00000000 
 1817      00000000 
 1817      00000000 
 1817      00000000 
 1818              		.global	hi2c2
 1819              		.section	.bss.hi2c2,"aw",%nobits
 1820              		.align	2
 1823              	hi2c2:
 1824 0000 00000000 		.space	84
 1824      00000000 
 1824      00000000 
 1824      00000000 
 1824      00000000 
 1825              		.global	hdfsdm1_channel1
 1826              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 1827              		.align	2
 1830              	hdfsdm1_channel1:
 1831 0000 00000000 		.space	56
 1831      00000000 
 1831      00000000 
 1831      00000000 
 1831      00000000 
 1832              		.section	.rodata
 1833              		.align	2
 1834              		.set	.LANCHOR0,. + 0
 1835              	.LC1:
 1836 0000 53656372 		.ascii	"Secret-Message!\000\000"
 1836      65742D4D 
 1836      65737361 
 1836      67652100 
 1836      00
 1837              		.text
 1838              	.Letext0:
 1839              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1840              		.file 4 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1841              		.file 5 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1842              		.file 6 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1843              		.file 7 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1844              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1845              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1846              		.file 10 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1847              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1848              		.file 12 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1849              		.file 13 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1850              		.file 14 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1851              		.file 15 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1852              		.file 16 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1853              		.file 17 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 1854              		.file 18 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1855              		.file 19 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1856              		.file 20 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1857              		.file 21 "../Core/Inc/tee_common.h"
ARM GAS  Build/main.s 			page 58


 1858              		.file 22 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1859              		.file 23 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1860              		.file 24 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1861              		.file 25 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1862              		.file 26 "../Core/Inc/tee_client_api.h"
 1863              		.file 27 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 1864              		.file 28 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 1865              		.file 29 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 1866              		.file 30 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1867              		.file 31 "<built-in>"
ARM GAS  Build/main.s 			page 59


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
        Build/main.s:19     .text.MX_GPIO_Init:00000000 $t
        Build/main.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
        Build/main.s:556    .text.MX_GPIO_Init:0000029c $d
        Build/main.s:565    .text.__io_putchar:00000000 $t
        Build/main.s:571    .text.__io_putchar:00000000 __io_putchar
        Build/main.s:607    .text.__io_putchar:0000001c $d
        Build/main.s:1795   .bss.huart1:00000000 huart1
        Build/main.s:612    .text.Error_Handler:00000000 $t
        Build/main.s:618    .text.Error_Handler:00000000 Error_Handler
        Build/main.s:651    .text.MX_DFSDM1_Init:00000000 $t
        Build/main.s:656    .text.MX_DFSDM1_Init:00000000 MX_DFSDM1_Init
        Build/main.s:728    .text.MX_DFSDM1_Init:00000038 $d
        Build/main.s:1830   .bss.hdfsdm1_channel1:00000000 hdfsdm1_channel1
        Build/main.s:734    .text.MX_I2C2_Init:00000000 $t
        Build/main.s:739    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
        Build/main.s:821    .text.MX_I2C2_Init:00000048 $d
        Build/main.s:1823   .bss.hi2c2:00000000 hi2c2
        Build/main.s:827    .text.MX_QUADSPI_Init:00000000 $t
        Build/main.s:832    .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
        Build/main.s:886    .text.MX_QUADSPI_Init:0000002c $d
        Build/main.s:1816   .bss.hqspi:00000000 hqspi
        Build/main.s:892    .text.MX_SPI3_Init:00000000 $t
        Build/main.s:897    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
        Build/main.s:973    .text.MX_SPI3_Init:00000040 $d
        Build/main.s:1802   .bss.hspi3:00000000 hspi3
        Build/main.s:979    .text.MX_USART1_UART_Init:00000000 $t
        Build/main.s:984    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
        Build/main.s:1045   .text.MX_USART1_UART_Init:00000030 $d
        Build/main.s:1051   .text.MX_USART3_UART_Init:00000000 $t
        Build/main.s:1056   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
        Build/main.s:1117   .text.MX_USART3_UART_Init:00000030 $d
        Build/main.s:1788   .bss.huart3:00000000 huart3
        Build/main.s:1123   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
        Build/main.s:1128   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
        Build/main.s:1189   .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
        Build/main.s:1781   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
        Build/main.s:1194   .text.MX_RNG_Init:00000000 $t
        Build/main.s:1199   .text.MX_RNG_Init:00000000 MX_RNG_Init
        Build/main.s:1230   .text.MX_RNG_Init:00000014 $d
        Build/main.s:1809   .bss.hrng:00000000 hrng
        Build/main.s:1236   .text.SystemClock_Config:00000000 $t
        Build/main.s:1242   .text.SystemClock_Config:00000000 SystemClock_Config
        Build/main.s:1387   .text.SystemClock_Config:00000098 $d
        Build/main.s:1392   .text.PeriphCommonClock_Config:00000000 $t
        Build/main.s:1398   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
        Build/main.s:1479   .rodata.main.str1.4:00000000 $d
        Build/main.s:1496   .text.main:00000000 $t
        Build/main.s:1502   .text.main:00000000 main
        Build/main.s:1760   .text.main:0000011c $d
        Build/main.s:1774   .bss.uuid:00000000 uuid
        Build/main.s:1771   .bss.uuid:00000000 $d
        Build/main.s:1778   .bss.hpcd_USB_OTG_FS:00000000 $d
        Build/main.s:1785   .bss.huart3:00000000 $d
        Build/main.s:1792   .bss.huart1:00000000 $d
        Build/main.s:1799   .bss.hspi3:00000000 $d
ARM GAS  Build/main.s 			page 60


        Build/main.s:1806   .bss.hrng:00000000 $d
        Build/main.s:1813   .bss.hqspi:00000000 $d
        Build/main.s:1820   .bss.hi2c2:00000000 $d
        Build/main.s:1827   .bss.hdfsdm1_channel1:00000000 $d
        Build/main.s:1833   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_RNG_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
TEEC_InitializeContext
TEEC_OpenSession
calloc
printf
TEEC_InvokeCommand
TEEC_CloseSession
TEEC_FinalizeContext
