--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27213 paths analyzed, 5873 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.214ns.
--------------------------------------------------------------------------------

Paths for end point U2/LED_1 (SLICE_X66Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/CR (FF)
  Destination:          U2/LED_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.160 - 1.471)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/CR to U2/LED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.AQ      Tcko                  0.308   rst
                                                       U1/CR
    SLICE_X66Y66.SR      net (fanout=19)       1.999   rst
    SLICE_X66Y66.CLK     Trck                  0.223   U2/LED<3>
                                                       U2/LED_1
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.531ns logic, 1.999ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/LED_3 (SLICE_X66Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/CR (FF)
  Destination:          U2/LED_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.160 - 1.471)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/CR to U2/LED_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.AQ      Tcko                  0.308   rst
                                                       U1/CR
    SLICE_X66Y66.SR      net (fanout=19)       1.999   rst
    SLICE_X66Y66.CLK     Trck                  0.223   U2/LED<3>
                                                       U2/LED_3
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.531ns logic, 1.999ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/LED_0 (SLICE_X66Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/CR (FF)
  Destination:          U2/LED_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.160 - 1.471)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/CR to U2/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.AQ      Tcko                  0.308   rst
                                                       U1/CR
    SLICE_X66Y66.SR      net (fanout=19)       1.999   rst
    SLICE_X66Y66.CLK     Trck                  0.187   U2/LED<3>
                                                       U2/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.495ns logic, 1.999ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point x_regs/regFile_0_325 (SLICE_X82Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_alu/ALUOut_5 (FF)
  Destination:          x_regs/regFile_0_325 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.780 - 0.513)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_alu/ALUOut_5 to x_regs/regFile_0_325
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.BQ      Tcko                  0.100   x_alu/ALUOut<7>
                                                       x_alu/ALUOut_5
    SLICE_X82Y49.C6      net (fanout=35)       0.338   x_alu/ALUOut<5>
    SLICE_X82Y49.CLK     Tah         (-Th)     0.059   x_regs/regFile_0<326>
                                                       x_regs/Mmux_regFile[10][31]_WriteData[31]_mux_31_OUT281
                                                       x_regs/regFile_0_325
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.041ns logic, 0.338ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point x_regs/regFile_0_965 (SLICE_X83Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_alu/ALUOut_5 (FF)
  Destination:          x_regs/regFile_0_965 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.780 - 0.513)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_alu/ALUOut_5 to x_regs/regFile_0_965
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.BQ      Tcko                  0.100   x_alu/ALUOut<7>
                                                       x_alu/ALUOut_5
    SLICE_X83Y49.C6      net (fanout=35)       0.334   x_alu/ALUOut<5>
    SLICE_X83Y49.CLK     Tah         (-Th)     0.033   x_regs/regFile_0<966>
                                                       x_regs/Mmux_regFile[30][31]_WriteData[31]_mux_11_OUT281
                                                       x_regs/regFile_0_965
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.067ns logic, 0.334ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point U2/P2S_led/EN (SLICE_X24Y67.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/P2S_led/start_0 (FF)
  Destination:          U2/P2S_led/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/P2S_led/start_0 to U2/P2S_led/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.AQ      Tcko                  0.100   U2/P2S_led/start<1>
                                                       U2/P2S_led/start_0
    SLICE_X24Y67.B5      net (fanout=4)        0.098   U2/P2S_led/start<0>
    SLICE_X24Y67.CLK     Tah         (-Th)     0.042   U2/P2S_led/state_FSM_FFd2
                                                       U2/P2S_led/EN_rstpot
                                                       U2/P2S_led/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.058ns logic, 0.098ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y27.CLKARDCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y27.CLKBWRCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_cpu_BUFG/I0
  Logical resource: clk_cpu_BUFG/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: clk_cpu
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    5.005|         |         |         |
clk            |    5.005|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    7.214|         |         |         |
clk            |    7.214|    0.975|    2.876|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27213 paths, 0 nets, and 7353 connections

Design statistics:
   Minimum period:   7.214ns{1}   (Maximum frequency: 138.619MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 13 11:54:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5123 MB



