,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/intel/fpga-npu.git,2022-04-18 21:04:16+00:00,,17,intel/fpga-npu,482996674,SystemVerilog,fpga-npu,6715,70,2024-04-12 11:38:03+00:00,[],None
1,https://github.com/MiSTer-devel/S32X_MiSTer.git,2022-04-20 19:52:56+00:00,Sega 32X implementation for MiSTer,18,MiSTer-devel/S32X_MiSTer,483793685,SystemVerilog,S32X_MiSTer,14202,51,2024-03-13 12:04:06+00:00,[],None
2,https://github.com/spark2k06/PCXT_MiSTer.git,2022-05-09 14:18:52+00:00,PCXT port for MiSTer by spark2k06.,17,spark2k06/PCXT_MiSTer,490314390,SystemVerilog,PCXT_MiSTer,242944,50,2023-12-18 14:09:46+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/MiSTer-devel/C128_MiSTer.git,2022-04-23 11:10:08+00:00,,7,MiSTer-devel/C128_MiSTer,484724335,SystemVerilog,C128_MiSTer,137080,39,2024-02-01 02:48:22+00:00,[],None
4,https://github.com/esnet/esnet-smartnic-hw.git,2022-03-10 19:06:01+00:00,ESnet SmartNIC hardware design repository.,3,esnet/esnet-smartnic-hw,468476690,SystemVerilog,esnet-smartnic-hw,1306,34,2024-04-03 13:43:16+00:00,['high-touch'],
5,https://github.com/Maxpicca-Li/CDIM.git,2022-05-07 16:13:46+00:00,CQU Dual Issue Machine,3,Maxpicca-Li/CDIM,489722289,SystemVerilog,CDIM,43168,28,2024-03-23 08:49:50+00:00,[],None
6,https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP.git,2022-04-11 16:35:37+00:00,Bitmap Processing Library & AXI-Stream Video Image VIP,4,Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP,480464583,SystemVerilog,SystemVerilog-Bitmap-Library-AXI-Image-VIP,26,22,2024-02-17 04:01:16+00:00,"['bitmap', 'hardware-designs', 'systemverilog', 'uvm', 'video-processing', 'vip']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/mbits-mirafra/axi4_avip.git,2022-04-21 11:44:00+00:00,,19,mbits-mirafra/axi4_avip,484028682,SystemVerilog,axi4_avip,62502,19,2024-03-12 10:58:54+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/NAvi349/riscv-proc.git,2022-03-22 13:46:00+00:00,32-bit 5-Stage Pipelined RISC V RV32I Core,4,NAvi349/riscv-proc,472786837,SystemVerilog,riscv-proc,9145,19,2024-04-02 03:58:20+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/euphoric-hardware/simcommand.git,2022-03-30 22:46:44+00:00,SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.,1,euphoric-hardware/simcommand,476074753,SystemVerilog,simcommand,508,14,2024-01-30 14:56:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
10,https://github.com/HITSZ-NSCSCC22/mycpu.git,2022-03-20 08:11:29+00:00,HITSZ 404 NOT FOUND NSCSCC22 project,1,HITSZ-NSCSCC22/mycpu,471917488,SystemVerilog,mycpu,45853,14,2024-04-03 15:28:07+00:00,"['cpu', 'verilog', 'nscscc', 'systemverilog']",None
11,https://github.com/kkenshin1/AXI-Ethernet-UVM.git,2022-05-10 14:31:43+00:00,A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM,3,kkenshin1/AXI-Ethernet-UVM,490734281,SystemVerilog,AXI-Ethernet-UVM,304,14,2023-12-02 03:17:16+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/Weierstras-s/RISCV-CPU.git,2022-04-12 00:34:12+00:00,,1,Weierstras-s/RISCV-CPU,480598573,SystemVerilog,RISCV-CPU,17,13,2023-10-19 14:36:47+00:00,[],None
13,https://github.com/WajahatRiaz/AHB-Lite-Protocol-Verification.git,2022-03-23 18:07:08+00:00,Attempt to develop a verification IP and plan for a bus functional model of ARM based AMBA 3 AHB-LITE Protocol. Implemented object oriented programming techniques in SysteVerilog.,0,WajahatRiaz/AHB-Lite-Protocol-Verification,473304358,SystemVerilog,AHB-Lite-Protocol-Verification,2411,12,2024-03-26 21:04:24+00:00,"['arm', 'systemverilog', 'systemverilog-developer', 'systemverilog-test-bench', 'ahb-lite']",https://api.github.com/licenses/bsd-3-clause
14,https://github.com/charkster/usb_pd_monitor.git,2022-04-30 01:58:16+00:00,USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.,1,charkster/usb_pd_monitor,487158090,SystemVerilog,usb_pd_monitor,4625,12,2024-02-21 15:42:00+00:00,"['fpga', 'usb-pd', 'tang-nano-9k']",https://api.github.com/licenses/mit
15,https://github.com/mbits-mirafra/apb_avip.git,2022-04-21 06:48:39+00:00,,6,mbits-mirafra/apb_avip,483938234,SystemVerilog,apb_avip,36492,12,2024-03-19 08:16:56+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/MinecraftMachina/FabricHDL.git,2022-03-13 16:58:29+00:00,A Verilog synthesis flow for Minecraft redstone circuits,1,MinecraftMachina/FabricHDL,469435750,SystemVerilog,FabricHDL,70617,11,2023-10-17 04:24:38+00:00,[],None
17,https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project.git,2022-03-27 02:34:43+00:00,Spiking Neural Network Accelerator,2,zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project,474516361,SystemVerilog,Spiking-Neural-Network-Accelerator-EE552-project,1729,10,2024-04-01 02:33:26+00:00,"['asynchronous', 'machine-learning', 'systemverilog', 'vlsi-design', 'neural-network']",None
18,https://github.com/iammituraj/skid_buffer.git,2022-03-26 14:36:13+00:00,Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.,2,iammituraj/skid_buffer,474373713,SystemVerilog,skid_buffer,45,10,2024-04-07 09:17:18+00:00,"['buffer', 'pipeline', 'rtldesign']",None
19,https://github.com/va7deo/TerraCresta.git,2022-04-02 17:58:35+00:00,Nichibutsu Terra Cresta for MiSTerFPGA,2,va7deo/TerraCresta,477132127,SystemVerilog,TerraCresta,73547,10,2023-10-27 19:09:55+00:00,[],None
20,https://github.com/pulp-platform/gpio.git,2022-04-14 06:44:33+00:00,Parametric GPIO Peripheral ,4,pulp-platform/gpio,481495853,SystemVerilog,gpio,422,9,2024-01-19 19:22:59+00:00,[],
21,https://github.com/wshenyi/EECS-470-FinalProject.git,2022-04-28 20:36:13+00:00,A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.,0,wshenyi/EECS-470-FinalProject,486741195,SystemVerilog,EECS-470-FinalProject,1470,9,2024-04-09 05:00:56+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/mtabini/G76-Mini.git,2022-04-03 01:35:22+00:00,An inexpensive VGA circuit designed specifically for homebrew 8-bit computers,2,mtabini/G76-Mini,477211357,SystemVerilog,G76-Mini,5221,8,2024-01-30 09:16:23+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification.git,2022-04-11 05:55:44+00:00,"In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide. ",0,mahmutefil/AXI2APB-Bridge-Design-and-Verification,480245358,SystemVerilog,AXI2APB-Bridge-Design-and-Verification,186,8,2023-09-24 12:37:57+00:00,[],None
24,https://github.com/jopdorp/MiSTer-Discrete.git,2022-04-10 19:32:18+00:00,,0,jopdorp/MiSTer-Discrete,480119809,SystemVerilog,MiSTer-Discrete,53739,8,2024-02-16 10:46:21+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification.git,2022-04-21 11:48:43+00:00,,4,mbits-mirafra/pulpino__spi_master__subsystem_verification,484030086,SystemVerilog,pulpino__spi_master__subsystem_verification,32426,7,2024-01-17 15:08:55+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/Hazem-ali/SystemVerilog-Codes.git,2022-05-01 10:40:20+00:00,System Verilog codes with their testbench,1,Hazem-ali/SystemVerilog-Codes,487509655,SystemVerilog,SystemVerilog-Codes,21,7,2023-12-06 17:15:16+00:00,[],None
27,https://github.com/Nimausfi/UVM_RAL_DMA.git,2022-05-07 00:10:06+00:00,,1,Nimausfi/UVM_RAL_DMA,489525057,SystemVerilog,UVM_RAL_DMA,135,7,2024-03-30 15:20:06+00:00,[],None
28,https://github.com/esnet/esnet-fpga-library.git,2022-03-04 17:46:13+00:00,ESnet general-purpose FPGA design library.,1,esnet/esnet-fpga-library,466218285,SystemVerilog,esnet-fpga-library,1348,7,2024-03-15 02:27:48+00:00,['high-touch'],
29,https://github.com/TrymenT-AlphA/MIPS-CPU.git,2022-03-09 11:56:35+00:00,MIPS CPU,0,TrymenT-AlphA/MIPS-CPU,467907529,SystemVerilog,MIPS-CPU,8,6,2022-03-09 13:09:42+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/mbits-mirafra/spi_avip.git,2022-04-21 11:42:51+00:00,,3,mbits-mirafra/spi_avip,484028328,SystemVerilog,spi_avip,53064,6,2024-01-15 05:56:36+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/CompuSAR/Apple2plus.git,2022-05-07 03:35:31+00:00,Apple 2 plus compatible implementation on an FPGA,1,CompuSAR/Apple2plus,489558579,SystemVerilog,Apple2plus,82,6,2023-12-27 20:56:22+00:00,[],https://api.github.com/licenses/gpl-3.0
32,https://github.com/PhigentRobotics/Phigent_Heimdallr.git,2022-03-22 08:30:40+00:00,Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc.,3,PhigentRobotics/Phigent_Heimdallr,472676378,SystemVerilog,Phigent_Heimdallr,4290,6,2023-03-06 13:23:19+00:00,[],None
33,https://github.com/QianfengClarkShen/Tbps_CRC.git,2022-03-09 23:18:00+00:00,A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second,6,QianfengClarkShen/Tbps_CRC,468122441,SystemVerilog,Tbps_CRC,59,5,2023-10-10 18:15:36+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/guanzetong/OoO_processor.git,2022-04-23 22:08:08+00:00,"An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog",1,guanzetong/OoO_processor,484866753,SystemVerilog,OoO_processor,36382,5,2023-07-30 11:20:28+00:00,[],None
35,https://github.com/amichai-bd/CPUGarageChallenge.git,2022-03-26 18:50:19+00:00,Intel CPU Garage Challenge,0,amichai-bd/CPUGarageChallenge,474438309,SystemVerilog,CPUGarageChallenge,28555,5,2023-04-26 20:01:46+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/sandy30538/NTUEE-DCLAB-Materials.git,2022-04-28 04:09:49+00:00,The lab materials for NTUEE DCLab,8,sandy30538/NTUEE-DCLAB-Materials,486441484,SystemVerilog,NTUEE-DCLAB-Materials,86,4,2023-09-17 17:31:37+00:00,[],None
37,https://github.com/krallis/Game_Of_Life_A_Hardware_Implementation.git,2022-04-10 16:37:01+00:00,Implementation (in System Verilog) of a Cellular Automata (CA) grid that which runs under the rules of Conway's Game of Life (GoL),0,krallis/Game_Of_Life_A_Hardware_Implementation,480076793,SystemVerilog,Game_Of_Life_A_Hardware_Implementation,8,3,2022-12-20 15:47:31+00:00,[],None
38,https://github.com/YanWQ-monad/SUSTech_CS207_Project-Tangram.git,2022-05-02 17:08:25+00:00,,0,YanWQ-monad/SUSTech_CS207_Project-Tangram,487925865,SystemVerilog,SUSTech_CS207_Project-Tangram,846,3,2024-01-29 01:07:31+00:00,[],None
39,https://github.com/LinkZyy/fpga_puf_axi.git,2022-04-21 09:12:15+00:00,,0,LinkZyy/fpga_puf_axi,483982922,SystemVerilog,fpga_puf_axi,436,3,2024-03-20 07:18:33+00:00,[],None
40,https://github.com/merledu/verification_training.git,2022-03-14 12:13:35+00:00,verification training,6,merledu/verification_training,469718323,SystemVerilog,verification_training,519,3,2023-05-29 07:22:23+00:00,[],https://api.github.com/licenses/apache-2.0
41,https://github.com/saweraxahra/AHB-lite-Verification-in-SystemVerilog.git,2022-03-31 08:43:58+00:00,EE-599f SoC SystemVerilog Final Project,1,saweraxahra/AHB-lite-Verification-in-SystemVerilog,476222840,SystemVerilog,AHB-lite-Verification-in-SystemVerilog,758,3,2023-08-11 06:27:41+00:00,"['verilog', 'fpga', 'systemverilog', 'verification-code', 'ahb3-lite', 'ahb3lite-memory']",None
42,https://github.com/WajahatRiaz/Simple-Memory-Verification.git,2022-04-24 22:57:45+00:00,This repository is a simple framework for verifying a memory using SystemVerilog on QuestaSim.,0,WajahatRiaz/Simple-Memory-Verification,485159656,SystemVerilog,Simple-Memory-Verification,11,3,2023-12-11 07:28:59+00:00,"['systemverilog', 'systemverilog-simulation', 'systemverilog-support', 'systemverilog-test-bench', 'layered-testbench', 'memory-verification']",https://api.github.com/licenses/bsd-3-clause
43,https://github.com/fvutils/uvmf-full.git,2022-04-01 18:11:48+00:00,"Full UVM Framework snapshot, including docs",0,fvutils/uvmf-full,476824392,SystemVerilog,uvmf-full,18121,3,2023-08-06 20:59:29+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/MohamedAli25/APB-Agent.git,2022-03-11 16:24:34+00:00,,2,MohamedAli25/APB-Agent,468821766,SystemVerilog,APB-Agent,12,3,2023-11-14 05:49:55+00:00,[],None
45,https://github.com/jayhusemi/ravenoc.git,2022-05-04 01:03:00+00:00,,0,jayhusemi/ravenoc,488410687,SystemVerilog,ravenoc,2221,3,2023-11-26 04:54:34+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/mbits-mirafra/pulpino__spi_master__ip_verification.git,2022-04-21 11:46:46+00:00,,2,mbits-mirafra/pulpino__spi_master__ip_verification,484029476,SystemVerilog,pulpino__spi_master__ip_verification,30886,3,2023-05-29 07:49:34+00:00,[],https://api.github.com/licenses/mit
47,https://github.com/SokesFly/ICdesign.git,2022-03-10 11:20:05+00:00,,0,SokesFly/ICdesign,468311353,SystemVerilog,ICdesign,34297,3,2023-02-23 03:46:56+00:00,[],None
48,https://github.com/cicero884/homework_judge.git,2022-04-19 07:08:46+00:00,A program for auto judge homework,0,cicero884/homework_judge,483135169,SystemVerilog,homework_judge,12,2,2023-06-07 11:22:49+00:00,[],None
49,https://github.com/ZXMicroJack/amstrad-cpc.git,2022-04-03 22:15:48+00:00,AmstradCPC core based on McLeod's core.,2,ZXMicroJack/amstrad-cpc,477479182,SystemVerilog,amstrad-cpc,679,2,2022-10-16 20:01:33+00:00,[],None
50,https://github.com/Ashwin-Rajesh/Cordic_accelerator.git,2022-03-07 05:17:13+00:00,Accelerator IP for computing transcendental functions using CORDIC algorithm,1,Ashwin-Rajesh/Cordic_accelerator,466952625,SystemVerilog,Cordic_accelerator,44714,2,2024-02-13 12:43:20+00:00,[],https://api.github.com/licenses/gpl-3.0
51,https://github.com/techylax/healthmonitorsystem.git,2022-05-03 13:15:57+00:00,,0,techylax/healthmonitorsystem,488216983,SystemVerilog,healthmonitorsystem,761,2,2023-06-15 17:34:57+00:00,[],None
52,https://github.com/hassankhairi/SHA256-Hashing.git,2022-03-15 00:10:26+00:00,,0,hassankhairi/SHA256-Hashing,469946097,SystemVerilog,SHA256-Hashing,62,2,2022-05-21 21:50:08+00:00,[],None
53,https://github.com/SrikarVanavasam/systolic-array.git,2022-04-25 19:42:29+00:00,,0,SrikarVanavasam/systolic-array,485511373,SystemVerilog,systolic-array,244,2,2022-07-06 18:16:34+00:00,[],None
54,https://github.com/WeikangQiao/TopSort.git,2022-03-23 04:41:11+00:00,,4,WeikangQiao/TopSort,473038662,SystemVerilog,TopSort,342,2,2023-12-05 03:10:55+00:00,[],None
55,https://github.com/kirkster96/VerilogTutorials.git,2022-04-27 01:44:21+00:00,,2,kirkster96/VerilogTutorials,486007744,SystemVerilog,VerilogTutorials,112421,2,2023-12-15 14:52:54+00:00,[],None
56,https://github.com/YeuzhiHere/AHB-Lite-VIP.git,2022-03-06 19:07:49+00:00,,0,YeuzhiHere/AHB-Lite-VIP,466830868,SystemVerilog,AHB-Lite-VIP,22,2,2023-06-20 17:07:50+00:00,[],None
57,https://github.com/amrfatouh/digital-verification-codes.git,2022-03-08 22:04:45+00:00,,1,amrfatouh/digital-verification-codes,467690155,SystemVerilog,digital-verification-codes,5,2,2022-04-07 20:30:56+00:00,[],None
58,https://github.com/facebookexperimental/fnob.git,2022-03-10 06:30:34+00:00,Open source Fnob (Command-line Dynamic Random Generator) package;,3,facebookexperimental/fnob,468221745,SystemVerilog,fnob,46,2,2024-02-27 09:14:57+00:00,[],https://api.github.com/licenses/mit
59,https://github.com/Nikola2444/RISC-V-vector-processor.git,2022-03-18 15:19:59+00:00,,1,Nikola2444/RISC-V-vector-processor,471417975,SystemVerilog,RISC-V-vector-processor,3419,2,2024-01-18 23:14:32+00:00,[],None
60,https://github.com/MarleyLobao/UVM_calculator.git,2022-03-29 12:06:12+00:00,"This repository is meant for learning UVM using SystemVerilog. Through a verification environment, some hardware verification concepts are applied for a calculator with the four basic operations.",0,MarleyLobao/UVM_calculator,475424449,SystemVerilog,UVM_calculator,133,2,2024-01-04 05:55:46+00:00,"['hardware-verification', 'uvm-verification', 'functional-verification']",None
61,https://github.com/JochiSt/AI_FPGA.git,2022-03-30 13:37:17+00:00,running ANN on an FPGA,0,JochiSt/AI_FPGA,475894943,SystemVerilog,AI_FPGA,320,2,2024-04-04 20:14:40+00:00,"['hls4ml', 'fpga', 'vivado', 'vivado-hls', 'neural-network', 'machine-learning']",https://api.github.com/licenses/gpl-3.0
62,https://github.com/Taybaa/2021-MS-EE-49.git,2022-03-30 18:38:48+00:00,Verification_Plan,0,Taybaa/2021-MS-EE-49,476007709,SystemVerilog,2021-MS-EE-49,136,2,2023-09-09 08:39:04+00:00,[],None
63,https://github.com/Braalfa/VectorizedCPU.git,2022-04-15 18:07:44+00:00,,0,Braalfa/VectorizedCPU,482044611,SystemVerilog,VectorizedCPU,1322,2,2023-11-13 07:33:05+00:00,[],None
64,https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor.git,2022-04-17 18:57:47+00:00, 2 Way Superscalar P6 Out of Order Processor,0,dywsjtu/2-Way-Superscalar-P6-Processor,482608597,SystemVerilog,2-Way-Superscalar-P6-Processor,11236,2,2023-03-27 15:42:36+00:00,"['cpu', 'risc-v', 'verilog', 'outoforder']",None
65,https://github.com/kopylovvasily/5G_Polar_Decoder.git,2022-04-06 23:20:39+00:00,,0,kopylovvasily/5G_Polar_Decoder,478757260,SystemVerilog,5G_Polar_Decoder,24566,2,2024-01-24 11:25:07+00:00,[],None
66,https://github.com/UDXS/e260c_adpcm.git,2022-04-26 01:03:22+00:00,,0,UDXS/e260c_adpcm,485586454,SystemVerilog,e260c_adpcm,12,2,2022-06-23 19:36:58+00:00,[],None
67,https://github.com/Minz9/SNN-on-FPGA.git,2022-04-26 16:09:37+00:00,SNN on FPGA,0,Minz9/SNN-on-FPGA,485858752,SystemVerilog,SNN-on-FPGA,205,2,2024-03-17 20:01:18+00:00,[],None
68,https://github.com/ShaheerSajid/RISCV-Compliant-Divider.git,2022-04-26 22:11:22+00:00,Synthesisable  RISCV 32bit Divider Verilog Implementation,1,ShaheerSajid/RISCV-Compliant-Divider,485963097,SystemVerilog,RISCV-Compliant-Divider,3,2,2022-09-25 23:43:09+00:00,"['divider', 'hdl', 'riscv', 'riscv32', 'rtl', 'verilog']",None
69,https://github.com/xiongrob/EECS470_final_proj.git,2022-03-12 02:54:27+00:00,Final project for EECS 470. An out of order processor that supports SMT.,0,xiongrob/EECS470_final_proj,468962580,SystemVerilog,EECS470_final_proj,37421,2,2024-04-05 08:24:56+00:00,[],None
70,https://github.com/Italiant/ELEC4720.git,2022-03-25 22:52:11+00:00,Programmable Logic Design,0,Italiant/ELEC4720,474185172,SystemVerilog,ELEC4720,243,1,2022-03-25 23:34:00+00:00,[],https://api.github.com/licenses/gpl-3.0
71,https://github.com/EHammer98/BESJ-Basys3.git,2022-03-10 13:44:48+00:00,Code for a Basys3 board,0,EHammer98/BESJ-Basys3,468359988,SystemVerilog,BESJ-Basys3,86328,1,2022-03-29 08:33:28+00:00,[],None
72,https://github.com/mahmutefil/APB-Slave-Verification.git,2022-03-07 11:52:10+00:00,In this respiratory you'll be seeing the design and verification of the APB Slave protocol using SV Assertions and Coverage Directives and function coverage including covergroups and cross coverage.,0,mahmutefil/APB-Slave-Verification,467072641,SystemVerilog,APB-Slave-Verification,1560,1,2022-11-29 10:20:15+00:00,[],None
73,https://github.com/Vu-Gia-Khiem/I2C.git,2022-04-07 08:01:00+00:00,,0,Vu-Gia-Khiem/I2C,478884409,SystemVerilog,I2C,70,1,2023-07-01 03:40:41+00:00,[],None
74,https://github.com/ShaheerSajid/SM4-Verilog.git,2022-04-26 22:13:02+00:00,Synthesizable SM4 Verilog Implementation,0,ShaheerSajid/SM4-Verilog,485963448,SystemVerilog,SM4-Verilog,4,1,2022-05-02 21:25:07+00:00,"['sm4', 'verilog', 'cryptography', 'encryption', 'rtl']",None
75,https://github.com/312hzeng/FPGA_Pacman.git,2022-05-07 02:54:50+00:00,,0,312hzeng/FPGA_Pacman,489551340,SystemVerilog,FPGA_Pacman,73,1,2023-11-28 07:46:55+00:00,[],None
76,https://github.com/shawn110285/soc_ip.git,2022-04-09 07:00:54+00:00,"some open source IP used in the soc, including AHB, APB, Uart, SPI",0,shawn110285/soc_ip,479646426,SystemVerilog,soc_ip,1110,1,2024-03-20 09:11:51+00:00,[],None
77,https://github.com/Muhammad-Zohaib-Arshad/AMBA-AHB-Lite-Protocol-Verification.git,2022-03-31 14:41:19+00:00,"A Verification Project for ""AMBA AHB-Lite Protocol""",0,Muhammad-Zohaib-Arshad/AMBA-AHB-Lite-Protocol-Verification,476347572,SystemVerilog,AMBA-AHB-Lite-Protocol-Verification,746,1,2024-03-21 13:44:37+00:00,[],None
78,https://github.com/sfmth/basic-computer.git,2022-05-11 08:14:09+00:00,"Verilog Implementation of the Basic Computer introduced in the book ""Computer System Architecture by M. Morris Mano""",0,sfmth/basic-computer,491017172,SystemVerilog,basic-computer,539,1,2022-07-10 16:15:49+00:00,[],https://api.github.com/licenses/gpl-3.0
79,https://github.com/ekonwang/MIPS-CPU-yikun.git,2022-03-17 10:07:32+00:00,A Developer version MIPS processor.,1,ekonwang/MIPS-CPU-yikun,470939788,SystemVerilog,MIPS-CPU-yikun,3154,1,2023-04-28 11:38:41+00:00,"['cpu', 'processor', 'mips', 'systemverilog', 'verilog']",https://api.github.com/licenses/gpl-3.0
80,https://github.com/v1s10n-1/SPI-Module-in-SystemVerilog.git,2022-03-21 15:07:41+00:00,Master and Slaves modules connected via SPI interface,0,v1s10n-1/SPI-Module-in-SystemVerilog,472389924,SystemVerilog,SPI-Module-in-SystemVerilog,10059,1,2023-06-22 05:29:56+00:00,[],None
81,https://github.com/weisrc/nesv.git,2022-04-10 03:10:51+00:00,NESystem Verilog,0,weisrc/nesv,479899878,SystemVerilog,nesv,1162,1,2023-05-17 02:13:59+00:00,"['emscripten', 'emulator', 'systemverilog', 'verilator', 'webassembly', 'basys3', 'fpga', 'verilog', 'vivado', 'nes']",https://api.github.com/licenses/mit
82,https://github.com/chirpdx/Bids22.git,2022-04-06 17:23:34+00:00,repo for ECE593 Assignments,0,chirpdx/Bids22,478659238,SystemVerilog,Bids22,50,1,2022-07-19 16:48:45+00:00,[],None
83,https://github.com/frymire/fsm-kc-705.git,2022-04-08 20:53:40+00:00,A VHDL finite state machine demo using a Xilinx KC-705,0,frymire/fsm-kc-705,479535516,SystemVerilog,fsm-kc-705,362,1,2022-06-07 05:40:32+00:00,[],None
84,https://github.com/LispEngineer/symbolics-console-kbdm.git,2022-05-08 02:31:14+00:00,Implementation of the Symbolics console Keyboard and Mouse input using standard PS/2 mouse and keyboard,0,LispEngineer/symbolics-console-kbdm,489827304,SystemVerilog,symbolics-console-kbdm,114,1,2022-07-19 21:25:41+00:00,[],None
85,https://github.com/lild4d4/usm_microcontroller_v1.git,2022-03-18 00:55:27+00:00,Undergraduate level RISC-V microcontroller,1,lild4d4/usm_microcontroller_v1,471190750,SystemVerilog,usm_microcontroller_v1,206,1,2022-05-12 23:17:14+00:00,"['cpu', 'entry-level', 'fpga', 'fpga-projects', 'microcontroller', 'riscv', 'riscv32', 'utfsm', 'nexys4ddr', 'xilinx', 'xilinx-fpga', 'amd', 'riscv-cpu']",None
86,https://github.com/geoneill12/zig-zag.git,2022-03-19 00:41:11+00:00,CPE 233 Final Project,0,geoneill12/zig-zag,471555338,SystemVerilog,zig-zag,118,1,2023-06-07 00:02:36+00:00,[],None
87,https://github.com/Minahil-Naveed/AHB-LITE-Interface-Verification.git,2022-03-31 10:13:20+00:00,Verification of AHB-LITE Interface,0,Minahil-Naveed/AHB-LITE-Interface-Verification,476252369,SystemVerilog,AHB-LITE-Interface-Verification,749,1,2022-06-30 09:16:44+00:00,[],None
88,https://github.com/charlotte-mu/ICC2020_univ.git,2022-03-31 09:25:18+00:00,2020 University College IC Design Contest / E_ICC2020_prelimily_univ_cell-based / String Matching Engine,0,charlotte-mu/ICC2020_univ,476236684,SystemVerilog,ICC2020_univ,646,1,2023-04-26 09:46:26+00:00,[],None
89,https://github.com/Rana-Yehya/Simple-ALU-design-and-UVM-verfication.git,2022-04-13 12:17:23+00:00,,0,Rana-Yehya/Simple-ALU-design-and-UVM-verfication,481203651,SystemVerilog,Simple-ALU-design-and-UVM-verfication,470,1,2024-04-10 08:28:23+00:00,[],None
90,https://github.com/archanakatariya/AHB-Protocol.git,2022-05-03 10:32:20+00:00,This Repository shows AHB Master-Slave Protocol (Design & SV Verification) ,0,archanakatariya/AHB-Protocol,488165725,SystemVerilog,AHB-Protocol,12,1,2023-01-17 07:13:02+00:00,[],None
91,https://github.com/devanshi-jain/max_finder.git,2022-04-29 16:06:59+00:00, Implementation of Automatic Gain Control with four different gain loops using an RTL level simulation is performed. The design is carried out using the systemVerilog HDL (Hardware Description Language). The resulting hardware design is compiled to fit into the FPGA hardware device : XC7Z010-1CLG400C.,0,devanshi-jain/max_finder,487033763,SystemVerilog,max_finder,76,1,2022-06-22 23:02:01+00:00,[],None
92,https://github.com/OmarAbdelSamea/system-verilog-scoreboard.git,2022-04-15 19:58:54+00:00,Simple system verilog program with a testbench example,0,OmarAbdelSamea/system-verilog-scoreboard,482070557,SystemVerilog,system-verilog-scoreboard,1282,1,2022-06-23 13:50:38+00:00,[],None
93,https://github.com/Soultopia/Heimdallr.git,2022-03-19 02:43:04+00:00,,0,Soultopia/Heimdallr,471574454,SystemVerilog,Heimdallr,42,1,2022-10-06 16:43:27+00:00,[],https://api.github.com/licenses/apache-2.0
94,https://github.com/Marcuss2/crabriscv.git,2022-03-22 09:11:54+00:00,,0,Marcuss2/crabriscv,472689754,SystemVerilog,crabriscv,80936,1,2022-06-24 20:48:45+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/31shal/uvm-config-db-usage-in-UVM.git,2022-03-30 07:06:56+00:00,,0,31shal/uvm-config-db-usage-in-UVM,475760018,SystemVerilog,uvm-config-db-usage-in-UVM,25,1,2022-07-13 09:10:55+00:00,[],None
96,https://github.com/lild4d4/cpu_usm_v1.git,2022-03-16 18:07:58+00:00,Educative RISC-V CPU,0,lild4d4/cpu_usm_v1,470699236,SystemVerilog,cpu_usm_v1,1140,1,2022-03-16 18:11:36+00:00,[],None
97,https://github.com/pulp-platform/pulp-io.git,2022-04-13 21:18:22+00:00,IO Peripheral Wrapper for PULP SoCs,0,pulp-platform/pulp-io,481376872,SystemVerilog,pulp-io,196,1,2023-07-25 14:56:23+00:00,[],None
98,https://github.com/Starrynightzyq/my-uvm-demo.git,2022-05-10 11:29:49+00:00,,0,Starrynightzyq/my-uvm-demo,490667530,SystemVerilog,my-uvm-demo,633,1,2022-06-01 05:49:30+00:00,[],https://api.github.com/licenses/mit
99,https://github.com/giacomovitangeli/light-hash-aes-sbox.git,2022-05-03 08:38:49+00:00,Project for Hardware and Embedded Security class in Cybersecurity course.,1,giacomovitangeli/light-hash-aes-sbox,488133942,SystemVerilog,light-hash-aes-sbox,2339,1,2023-02-07 11:23:55+00:00,"['hardware-security', 'hash-module', 'systemverilog']",None
100,https://github.com/XingJiangFelix/picoMIPS_SystemVerilog.git,2022-05-05 19:32:35+00:00,A microprocessor was designed using the picoMIPS architecture and run on an FPGA.,0,XingJiangFelix/picoMIPS_SystemVerilog,489102695,SystemVerilog,picoMIPS_SystemVerilog,451,1,2022-05-05 22:29:51+00:00,[],https://api.github.com/licenses/unlicense
101,https://github.com/jideoyelayo1/PongGameVerilog.git,2022-04-02 10:29:31+00:00,A Pong Game made in Verilog,0,jideoyelayo1/PongGameVerilog,477021760,SystemVerilog,PongGameVerilog,4965,1,2023-11-30 02:18:11+00:00,"['fpga', 'nexys4ddr', 'pingpong', 'vivado']",https://api.github.com/licenses/mit
102,https://github.com/xue59/ECE437-MIPS-CPU-Project.git,2022-04-26 00:26:20+00:00,,0,xue59/ECE437-MIPS-CPU-Project,485578322,SystemVerilog,ECE437-MIPS-CPU-Project,10846,1,2022-05-24 20:42:30+00:00,[],None
103,https://github.com/robfinch/BlackWidow.git,2022-04-22 11:47:45+00:00,BlackWidow Processor Core,0,robfinch/BlackWidow,484413590,SystemVerilog,BlackWidow,856,1,2022-05-02 19:05:15+00:00,[],None
104,https://github.com/tyleryouk/decodersandencoders.git,2022-05-03 02:45:19+00:00,,0,tyleryouk/decodersandencoders,488057924,SystemVerilog,decodersandencoders,1048,1,2022-11-15 19:59:24+00:00,[],None
105,https://github.com/RevanthNandamuri1341b0/APB_SLAVE-Verification-Environment.git,2022-03-12 15:07:46+00:00,Development Verification Environment for APB Slave IP,0,RevanthNandamuri1341b0/APB_SLAVE-Verification-Environment,469116466,SystemVerilog,APB_SLAVE-Verification-Environment,558,1,2023-05-31 07:04:00+00:00,[],None
106,https://github.com/2019-MSEE-40/Verification-of-AHB-Lite-Memory.git,2022-03-30 10:54:39+00:00,Project for course EE-599B: SoC Verification in System- Verilog,0,2019-MSEE-40/Verification-of-AHB-Lite-Memory,475836661,SystemVerilog,Verification-of-AHB-Lite-Memory,4507,1,2022-06-23 13:51:08+00:00,[],None
107,https://github.com/Ghilga/projeto-cci2-az80.git,2022-04-05 00:40:05+00:00,,0,Ghilga/projeto-cci2-az80,477923109,SystemVerilog,projeto-cci2-az80,17511,1,2022-05-09 22:52:25+00:00,[],None
108,https://github.com/gggmmm/minmax.git,2022-03-20 12:58:12+00:00,Module to find minimum or maximum of an array of values in SystemVerilog (synthesizable),0,gggmmm/minmax,471980499,SystemVerilog,minmax,236,1,2022-06-22 00:18:41+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/Nimausfi/UVM_TB_RAM.git,2022-05-03 19:20:17+00:00,,0,Nimausfi/UVM_TB_RAM,488335628,SystemVerilog,UVM_TB_RAM,8,1,2023-11-25 07:51:47+00:00,[],None
110,https://github.com/wjy99-c/HFuzz.git,2022-05-09 22:04:51+00:00,,1,wjy99-c/HFuzz,490457918,SystemVerilog,HFuzz,39972,1,2024-01-25 05:08:58+00:00,[],None
111,https://github.com/WilsonHWS159/2022Digital_IC_design.git,2022-04-02 16:31:13+00:00,Repository of digital IC design homeworks,1,WilsonHWS159/2022Digital_IC_design,477110656,SystemVerilog,2022Digital_IC_design,8635,1,2022-06-19 06:30:52+00:00,[],None
112,https://github.com/PrashanthHC16/RISCV-Vector-Processor.git,2022-04-10 16:23:54+00:00,,2,PrashanthHC16/RISCV-Vector-Processor,480073508,SystemVerilog,RISCV-Vector-Processor,6,1,2022-04-29 07:34:03+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/luisjo81/CE4301-ProyectoGrupal1.git,2022-04-25 23:36:54+00:00,Diseño e Implementación de un ASIP para interpolación de imágenes,0,luisjo81/CE4301-ProyectoGrupal1,485568463,SystemVerilog,CE4301-ProyectoGrupal1,3552,1,2022-06-22 22:20:53+00:00,[],None
114,https://github.com/SerLippo/sl_apb_vip.git,2022-04-22 01:59:19+00:00,This is a simple apb vip.,0,SerLippo/sl_apb_vip,484263184,SystemVerilog,sl_apb_vip,47,1,2022-04-22 02:12:51+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/ahmed192a/Digital-Verification-.git,2022-04-12 16:41:33+00:00,Assignments and Projects for CSE412:Digital Verification subject in Ain Shams University With DR. Ayman Wahba,0,ahmed192a/Digital-Verification-,480893318,SystemVerilog,Digital-Verification-,14687,1,2024-02-11 03:53:48+00:00,"['system-verification', 'systemverilog', 'verilog']",None
116,https://github.com/redchenjs/axi_video_gen.git,2022-04-03 05:01:27+00:00,AXI Video Generator,0,redchenjs/axi_video_gen,477242732,SystemVerilog,axi_video_gen,44,1,2022-06-05 07:50:17+00:00,[],None
117,https://github.com/GCET231/fpga_labs_21_2.git,2022-04-05 03:02:14+00:00,"Roteiros de laboratório de GCET231, semestre letivo 2021.2.",2,GCET231/fpga_labs_21_2,477955211,SystemVerilog,fpga_labs_21_2,14395,1,2022-05-20 23:59:41+00:00,[],None
118,https://github.com/leoqiao18/pacman.git,2022-04-08 17:49:37+00:00,,0,leoqiao18/pacman,479487445,SystemVerilog,pacman,87,1,2022-05-12 03:16:43+00:00,[],None
119,https://github.com/oliuba/Monte-Carlo-fpga.git,2022-04-27 18:47:04+00:00,Course project for Computer Systems Architecture. Accelerator for integral evaluation using Monte Carlo method in FPGA.,1,oliuba/Monte-Carlo-fpga,486313369,SystemVerilog,Monte-Carlo-fpga,16020,1,2022-05-29 15:15:48+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/primitives-2011/SPI_FLASH_CONTROLLER.git,2022-03-11 09:26:14+00:00,,0,primitives-2011/SPI_FLASH_CONTROLLER,468686144,SystemVerilog,SPI_FLASH_CONTROLLER,5,1,2023-11-06 09:33:28+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/omartarek206/Digital-Verification.git,2022-05-02 09:24:22+00:00,Some trials with system verilog.,0,omartarek206/Digital-Verification,487785407,SystemVerilog,Digital-Verification,43,1,2023-03-07 07:21:57+00:00,[],https://api.github.com/licenses/mit
122,https://github.com/kostas2370/svquestions.git,2022-05-11 16:14:49+00:00,,0,kostas2370/svquestions,491185836,SystemVerilog,svquestions,2229,1,2023-06-05 18:30:17+00:00,[],None
123,https://github.com/WajahatRiaz/Serial-Peripheral-Interface.git,2022-04-17 10:08:33+00:00,,0,WajahatRiaz/Serial-Peripheral-Interface,482488313,SystemVerilog,Serial-Peripheral-Interface,18,1,2023-12-11 07:30:58+00:00,[],None
124,https://github.com/Shwetapatil05/uvm_framework.git,2022-05-03 11:01:10+00:00,,1,Shwetapatil05/uvm_framework,488173617,SystemVerilog,uvm_framework,35464,1,2022-07-13 08:59:40+00:00,[],None
125,https://github.com/JoseDavidSS/TDD.Single-Cycle_Processor.git,2022-04-29 15:26:56+00:00,"Proyecto Final para el curso de Taller de Diseño Digital. La idea es hacer un procesador uniciclo para procesar un texto utilizando los lenguajes de programación ARM, Python y SystemVerilog.",0,JoseDavidSS/TDD.Single-Cycle_Processor,487021422,SystemVerilog,TDD.Single-Cycle_Processor,590,1,2022-05-11 05:58:11+00:00,"['arm', 'armv7', 'processor', 'python', 'system-verilog', 'unicycle', 'digital-design', 'intel', 'quartus-prime']",https://api.github.com/licenses/gpl-3.0
126,https://github.com/ameliaaltare/DES_SystemVerilog.git,2022-03-08 02:57:10+00:00,Data Encryption Standard system implemented in SystemVerilog,0,ameliaaltare/DES_SystemVerilog,467341711,SystemVerilog,DES_SystemVerilog,12,1,2022-03-25 05:24:16+00:00,[],None
127,https://github.com/SMAC-Zhang/Computer_Arch.git,2022-03-19 09:12:37+00:00,计算机组成与体系结构课程lab,0,SMAC-Zhang/Computer_Arch,471645417,SystemVerilog,Computer_Arch,322,1,2023-07-21 08:20:24+00:00,[],None
128,https://github.com/joshual777/Computers_Arquictecture_Project_2.git,2022-04-24 22:47:56+00:00,Application Specific Instruction Set Processor (ASIP),0,joshual777/Computers_Arquictecture_Project_2,485158107,SystemVerilog,Computers_Arquictecture_Project_2,32466,1,2022-06-22 21:53:53+00:00,[],None
129,https://github.com/ce-box/CE4302-vector-processor.git,2022-04-21 03:50:55+00:00,Vector ASIP for the application of filters to an image  🖼️,0,ce-box/CE4302-vector-processor,483897471,SystemVerilog,CE4302-vector-processor,58731,1,2022-06-22 22:22:04+00:00,"['computer-architecture', 'fpga', 'pipelined-processors', 'vector-processor', 'vhdl']",https://api.github.com/licenses/mit
130,https://github.com/markos-stefanidis/riscv-rv32im-core.git,2022-05-09 16:58:13+00:00,System Verilog Implementation of a basic Risc-V core.,0,markos-stefanidis/riscv-rv32im-core,490371331,SystemVerilog,riscv-rv32im-core,176,1,2022-06-23 13:50:47+00:00,[],None
131,https://github.com/SnowWong/uart_vip.git,2022-04-08 15:59:31+00:00,,0,SnowWong/uart_vip,479453982,SystemVerilog,uart_vip,2416,1,2023-02-21 12:27:32+00:00,[],None
132,https://github.com/anttisalonen/veril.git,2022-03-31 10:34:10+00:00,"A tiny bitcoin miner written in SystemVerilog, tested with Arty S7 50 FPGA",0,anttisalonen/veril,476258681,SystemVerilog,veril,53,1,2022-11-18 17:10:16+00:00,[],https://api.github.com/licenses/gpl-3.0
133,https://github.com/shlomizvi09/project-A.git,2022-04-15 12:06:37+00:00,this repository is for out 1st project in the VLSI lab at the Technion - Zero Normalized Cross-Correlation for Template Matching,0,shlomizvi09/project-A,481945959,SystemVerilog,project-A,328,1,2024-03-13 05:37:37+00:00,[],None
134,https://github.com/cw1997/ethernet-switch.git,2022-05-07 14:33:18+00:00,,0,cw1997/ethernet-switch,489697146,SystemVerilog,ethernet-switch,16,1,2023-03-07 03:04:40+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/DanielMSousa/Circuitos-logicos.git,2022-03-30 18:18:24+00:00,Repositório para salvar os arquivos de system-verilog das aulas de circuitos lógicos,1,DanielMSousa/Circuitos-logicos,476000757,SystemVerilog,Circuitos-logicos,39,1,2023-03-10 13:07:11+00:00,[],None
136,https://github.com/leemango1998/cv32e40x-sim.git,2022-05-06 11:09:06+00:00,,0,leemango1998/cv32e40x-sim,489322987,SystemVerilog,cv32e40x-sim,964,1,2023-03-22 07:38:02+00:00,[],
137,https://github.com/HadiaKiran/AHB_Lite_SV_VIP.git,2022-03-06 21:13:51+00:00,This VIP considers AHB_slave as a DUT.,0,HadiaKiran/AHB_Lite_SV_VIP,466858055,SystemVerilog,AHB_Lite_SV_VIP,15,1,2022-11-01 09:35:04+00:00,[],None
138,https://github.com/groyvstreet/ABC.git,2022-03-07 12:09:03+00:00,,0,groyvstreet/ABC,467078279,SystemVerilog,ABC,89781,1,2022-09-25 23:02:23+00:00,[],None
139,https://github.com/dalibor-drgon/ultrasound-tof.git,2022-03-10 15:40:16+00:00,Distance measurement using ultrasound transcievers and fourier transform for FPGAs with ADCs,0,dalibor-drgon/ultrasound-tof,468405499,SystemVerilog,ultrasound-tof,19,1,2023-08-01 09:58:05+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/armanramiz/QuadCopter-Verilog.git,2022-03-16 05:18:44+00:00,UW Madison ECE551 Quadcopter class project.,0,armanramiz/QuadCopter-Verilog,470442401,SystemVerilog,QuadCopter-Verilog,18399,1,2022-03-16 06:17:13+00:00,[],None
141,https://github.com/JoseDavidSS/TDD.CoffeeMachine-Prototype.git,2022-05-05 05:34:32+00:00,Cuarto laboratorio del curso de Taller de Diseño Digital. La idea es generar un código compilable para una FPGA con la que se pueda simular el funcionamiento de máquina de café utilizando el lenguaje de programación SystemVerilog.,0,JoseDavidSS/TDD.CoffeeMachine-Prototype,488844285,SystemVerilog,TDD.CoffeeMachine-Prototype,448,1,2022-05-11 05:57:00+00:00,"['coffee-machine', 'intel', 'quartus-prime', 'system-verilog', 'digital-design']",https://api.github.com/licenses/gpl-3.0
142,https://github.com/OutOfTheVoid/fpga_tesla_coil.git,2022-03-22 20:32:57+00:00,Verilog code for a (QCW)DRSSTC controller running on a Tang Nano 9k FPGA,0,OutOfTheVoid/fpga_tesla_coil,472928542,SystemVerilog,fpga_tesla_coil,22,1,2023-07-25 14:55:43+00:00,[],https://api.github.com/licenses/mit
143,https://github.com/kashifminhas/AMBA-3-AHB-Lite.git,2022-03-06 12:30:47+00:00,System Verilog Test-bench for verification of AMBA 3 AHB-Lite,0,kashifminhas/AMBA-3-AHB-Lite,466731103,SystemVerilog,AMBA-3-AHB-Lite,30,1,2022-04-24 15:30:52+00:00,[],None
144,https://github.com/KinzaQamar/SV-OOP-Examples.git,2022-03-17 07:51:06+00:00,This repository contains the practice code related to SV OOP ,0,KinzaQamar/SV-OOP-Examples,470896220,SystemVerilog,SV-OOP-Examples,26,1,2022-06-13 07:06:47+00:00,[],https://api.github.com/licenses/apache-2.0
145,https://github.com/EricJohanssoon/statistical_machine_translation.git,2022-04-28 12:28:56+00:00,,0,EricJohanssoon/statistical_machine_translation,486585255,SystemVerilog,statistical_machine_translation,2167,0,2022-04-28 12:29:27+00:00,[],None
146,https://github.com/YulunWu1102/ECE385_finalProject.git,2022-04-14 15:11:46+00:00,The repo for building ECE385 final project: tank-star,0,YulunWu1102/ECE385_finalProject,481650147,SystemVerilog,ECE385_finalProject,593369,0,2022-04-22 10:07:24+00:00,[],None
147,https://github.com/SnowWong/jtag_vip.git,2022-04-11 02:22:10+00:00,,0,SnowWong/jtag_vip,480198550,SystemVerilog,jtag_vip,1086,0,2022-04-11 02:25:35+00:00,[],https://api.github.com/licenses/gpl-2.0
148,https://github.com/SnowWong/spi_vip.git,2022-04-08 15:54:30+00:00,,0,SnowWong/spi_vip,479452322,SystemVerilog,spi_vip,2355,0,2022-04-08 15:58:41+00:00,[],https://api.github.com/licenses/apache-2.0
149,https://github.com/ZaferAttal/pulp_soc.git,2022-04-18 12:19:44+00:00,,0,ZaferAttal/pulp_soc,482835881,SystemVerilog,pulp_soc,496,0,2022-04-18 12:29:14+00:00,[],
150,https://github.com/danther98/Single_Cycle_Arm_Proc.git,2022-03-12 23:57:11+00:00,A single cycle ARMv8 processor,0,danther98/Single_Cycle_Arm_Proc,469228115,SystemVerilog,Single_Cycle_Arm_Proc,851,0,2022-03-20 23:48:09+00:00,[],None
151,https://github.com/suzizecat/Hamster.git,2022-03-04 06:28:53+00:00,Dumb HW solar car driver,0,suzizecat/Hamster,466009118,SystemVerilog,Hamster,1558,0,2022-03-04 06:29:48+00:00,[],None
152,https://github.com/davidbiancolin/xrt-hwemu-firesim-tlm-bug.git,2022-03-07 21:56:19+00:00,,1,davidbiancolin/xrt-hwemu-firesim-tlm-bug,467271952,SystemVerilog,xrt-hwemu-firesim-tlm-bug,3544,0,2022-03-07 21:57:52+00:00,[],None
153,https://github.com/karenaciole/loac.git,2022-03-16 17:29:51+00:00,Repo pra guardar os códigos da disciplina de Lab. de Organização e Arquitetura de Computadores da UFCG,0,karenaciole/loac,470686715,SystemVerilog,loac,39,0,2022-10-07 01:37:26+00:00,['hacktoberfest'],None
154,https://github.com/abhay-30/Digital-Logic-and-Design-CS203.git,2022-04-30 08:22:37+00:00,,0,abhay-30/Digital-Logic-and-Design-CS203,487222132,SystemVerilog,Digital-Logic-and-Design-CS203,66,0,2022-07-23 16:05:53+00:00,[],None
155,https://github.com/ameenabudiak/Median-Filter-Pipelined-Architecture.git,2022-04-30 13:21:37+00:00,,0,ameenabudiak/Median-Filter-Pipelined-Architecture,487283027,SystemVerilog,Median-Filter-Pipelined-Architecture,1410,0,2022-05-29 19:50:14+00:00,[],None
156,https://github.com/tsanyi0119/Hw04.git,2022-05-01 18:11:32+00:00,,0,tsanyi0119/Hw04,487608522,SystemVerilog,Hw04,2,0,2022-05-01 18:12:39+00:00,[],None
157,https://github.com/AlExx1022/BCD-up-counter-with-postive-asynchronous-reset.git,2022-05-01 14:29:59+00:00,BCD up-counter with postive asynchronous reset,0,AlExx1022/BCD-up-counter-with-postive-asynchronous-reset,487558966,SystemVerilog,BCD-up-counter-with-postive-asynchronous-reset,1,0,2022-05-01 14:33:59+00:00,[],None
158,https://github.com/vukasinn-vtool/LAB.git,2022-03-15 14:54:39+00:00,,0,vukasinn-vtool/LAB,470207281,SystemVerilog,LAB,3,0,2022-03-15 17:18:38+00:00,[],None
159,https://github.com/MuntasirBabul/AXI.git,2022-03-18 17:00:45+00:00,,0,MuntasirBabul/AXI,471450104,SystemVerilog,AXI,16,0,2022-04-01 13:55:08+00:00,[],None
160,https://github.com/wei1105/-HW1.git,2022-03-28 03:37:47+00:00,,0,wei1105/-HW1,474833822,SystemVerilog,-HW1,1,0,2022-03-28 03:42:25+00:00,[],None
161,https://github.com/tsanyi0119/Hw01.git,2022-03-26 15:36:15+00:00,,0,tsanyi0119/Hw01,474389840,SystemVerilog,Hw01,5,0,2022-03-26 15:55:51+00:00,[],None
162,https://github.com/gabomora2200/systemVerilogPractice.git,2022-03-26 20:24:33+00:00,,0,gabomora2200/systemVerilogPractice,474458419,SystemVerilog,systemVerilogPractice,1246,0,2022-03-26 20:54:11+00:00,[],None
163,https://github.com/ElectronicsTinkerer/zmips-cpu.git,2022-04-05 03:14:19+00:00,Implementation of a MIPS-like CPU,1,ElectronicsTinkerer/zmips-cpu,477957967,SystemVerilog,zmips-cpu,195,0,2023-02-28 17:58:24+00:00,[],None
164,https://github.com/tdpham95127/sv_rnm.git,2022-04-22 18:11:54+00:00,,0,tdpham95127/sv_rnm,484529910,SystemVerilog,sv_rnm,1641,0,2022-04-22 18:12:48+00:00,[],None
165,https://github.com/Radiophantom/gpio_controller.git,2022-05-06 14:36:14+00:00,,0,Radiophantom/gpio_controller,489387671,SystemVerilog,gpio_controller,0,0,2022-05-06 14:56:53+00:00,[],None
166,https://github.com/Jogden330/Architecture_Design.git,2022-05-07 18:51:33+00:00,,0,Jogden330/Architecture_Design,489756935,SystemVerilog,Architecture_Design,17,0,2022-05-09 17:50:09+00:00,[],None
167,https://github.com/feipenghhq/FPGA-VGA.git,2022-04-28 04:10:12+00:00,,0,feipenghhq/FPGA-VGA,486441567,SystemVerilog,FPGA-VGA,571,0,2022-05-04 23:53:22+00:00,[],https://api.github.com/licenses/mit
168,https://github.com/antoinemadec/uvm_training.git,2022-03-30 09:21:46+00:00,Learn how to build a complete UVM testbench,0,antoinemadec/uvm_training,475806393,SystemVerilog,uvm_training,374,0,2024-04-02 12:27:10+00:00,[],None
169,https://github.com/Sarah-56/Digital-Verification.git,2022-04-12 22:26:06+00:00,,0,Sarah-56/Digital-Verification,480991549,SystemVerilog,Digital-Verification,9047,0,2022-05-06 21:43:48+00:00,[],None
170,https://github.com/EricShelbogashev/lab_cpu.git,2022-05-10 12:31:34+00:00,Primitive sysVerilog processor,0,EricShelbogashev/lab_cpu,490687914,SystemVerilog,lab_cpu,57,0,2022-05-10 12:31:41+00:00,[],https://api.github.com/licenses/apache-2.0
171,https://github.com/Andrew-LTC/ECE4305FinalProjectAndrewCardenas.git,2022-05-10 20:32:35+00:00,,0,Andrew-LTC/ECE4305FinalProjectAndrewCardenas,490851902,SystemVerilog,ECE4305FinalProjectAndrewCardenas,19,0,2023-01-26 20:59:18+00:00,[],None
172,https://github.com/mcdes/alephium.git,2022-05-06 10:54:23+00:00,,0,mcdes/alephium,489319080,SystemVerilog,alephium,490,0,2022-05-06 11:15:37+00:00,[],https://api.github.com/licenses/lgpl-3.0
173,https://github.com/don-come/mips.git,2022-03-20 15:15:47+00:00,  MIPS processor in SystemVerilog. Made from scratch with limited instructions (from MIPS ISA),0,don-come/mips,472017532,SystemVerilog,mips,64,0,2022-03-20 16:05:37+00:00,[],None
174,https://github.com/rebecamedeiros/ceci_projeto01.git,2022-03-29 19:58:52+00:00,,0,rebecamedeiros/ceci_projeto01,475600594,SystemVerilog,ceci_projeto01,3,0,2022-03-29 23:50:59+00:00,[],None
175,https://github.com/yizhoushen/ARC4_Cracking.git,2022-04-06 05:25:28+00:00,,0,yizhoushen/ARC4_Cracking,478414796,SystemVerilog,ARC4_Cracking,139,0,2022-04-06 05:26:10+00:00,[],https://api.github.com/licenses/gpl-3.0
176,https://github.com/LKinahan/simon.git,2022-04-06 16:46:30+00:00,,0,LKinahan/simon,478646491,SystemVerilog,simon,606,0,2022-04-06 16:48:17+00:00,[],None
177,https://github.com/supreetgulavani/bid_controller_ece593.git,2022-04-07 06:04:40+00:00,ECE 593 Fundamentals of Pre-Silicon Validation,0,supreetgulavani/bid_controller_ece593,478848629,SystemVerilog,bid_controller_ece593,228,0,2023-03-02 09:00:43+00:00,[],None
178,https://github.com/31shal/UART-receiver.git,2022-04-09 07:13:21+00:00,,0,31shal/UART-receiver,479649094,SystemVerilog,UART-receiver,1,0,2022-04-09 08:38:50+00:00,[],None
179,https://github.com/henriqueeraraujo/Projeto_concepcao_estruturada_T01de_circuitos_integrados.git,2022-04-18 13:37:17+00:00,,0,henriqueeraraujo/Projeto_concepcao_estruturada_T01de_circuitos_integrados,482859823,SystemVerilog,Projeto_concepcao_estruturada_T01de_circuitos_integrados,9252,0,2022-04-18 13:55:12+00:00,[],None
180,https://github.com/engyK/VLSI.git,2022-04-15 11:05:00+00:00,This repo includes all code snippets of Digital verification course in 4th Computer and systems department in faculty of Engineering Ain-Shams University.,0,engyK/VLSI,481931196,SystemVerilog,VLSI,3,0,2022-04-15 11:45:47+00:00,[],None
181,https://github.com/cse140l-sp22/lab2-starter.git,2022-04-18 05:28:24+00:00,,0,cse140l-sp22/lab2-starter,482725529,SystemVerilog,lab2-starter,11,0,2022-04-18 06:19:43+00:00,[],None
182,https://github.com/Lida89/bcd_encoder.git,2022-03-24 15:23:01+00:00,,0,Lida89/bcd_encoder,473662608,SystemVerilog,bcd_encoder,17,0,2022-03-24 18:22:17+00:00,[],None
183,https://github.com/tmddud20/MIPS_multi_cycle_with_bne.git,2022-04-29 10:40:27+00:00,modify MIPS multi cycle with bne instruction,0,tmddud20/MIPS_multi_cycle_with_bne,486933784,SystemVerilog,MIPS_multi_cycle_with_bne,4,0,2022-04-29 10:40:56+00:00,[],None
184,https://github.com/sage-lyon/HC-Lab4.git,2022-05-01 01:15:55+00:00,,0,sage-lyon/HC-Lab4,487417100,SystemVerilog,HC-Lab4,13894,0,2022-05-01 01:41:11+00:00,[],None
185,https://github.com/kitune-san/KF8088.git,2022-03-30 13:55:37+00:00,,0,kitune-san/KF8088,475902357,SystemVerilog,KF8088,17,0,2022-03-30 14:56:46+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/charlotte-mu/ICC2020_grad.git,2022-03-31 09:17:27+00:00,2020 University College IC Design Contest / B_ICC2020_prelimily_grad_cell-based / String Matching Engine,0,charlotte-mu/ICC2020_grad,476234043,SystemVerilog,ICC2020_grad,692,0,2022-03-31 09:19:06+00:00,[],None
187,https://github.com/Wauro21/ipd432_tarea_4.git,2022-03-31 00:06:53+00:00,Repositorio de la cuarta tarea del ramo IPD432,0,Wauro21/ipd432_tarea_4,476090927,SystemVerilog,ipd432_tarea_4,217366,0,2022-04-10 03:34:34+00:00,[],None
188,https://github.com/alexxpercy/ELEC341-C1-Coursework.git,2022-03-29 13:17:31+00:00,,0,alexxpercy/ELEC341-C1-Coursework,475451277,SystemVerilog,ELEC341-C1-Coursework,22,0,2022-03-29 13:17:36+00:00,[],None
189,https://github.com/Emerald52/HW1.git,2022-03-27 15:10:30+00:00,,0,Emerald52/HW1,474673546,SystemVerilog,HW1,4,0,2022-03-27 16:21:15+00:00,[],None
190,https://github.com/beeflobill/sv-vector.git,2022-04-01 15:56:00+00:00,A System Verilog utility for generating vector files,0,beeflobill/sv-vector,476783613,SystemVerilog,sv-vector,11,0,2022-04-01 16:09:49+00:00,[],https://api.github.com/licenses/apache-2.0
191,https://github.com/qiuyi089/ECE351.git,2022-04-14 04:21:35+00:00,,0,qiuyi089/ECE351,481463844,SystemVerilog,ECE351,812,0,2022-04-14 04:22:08+00:00,[],None
192,https://github.com/tyleryouk/nbitaludesign.git,2022-05-03 02:25:51+00:00,,0,tyleryouk/nbitaludesign,488054279,SystemVerilog,nbitaludesign,1479,0,2022-05-03 02:27:52+00:00,[],None
193,https://github.com/akshitasahuji/Virtex-HDL.git,2022-05-04 09:05:01+00:00,This repository contains the Xilinx Vivado project for the Artix-7 (XC7A35T-1FTG256C) FPGA on Virtex.,0,akshitasahuji/Virtex-HDL,488519828,,Virtex-HDL,59837,0,2022-03-08 08:46:26+00:00,[],https://api.github.com/licenses/gpl-3.0
194,https://github.com/CristinelRus/TSCLab.git,2022-03-07 08:11:42+00:00,Aici sunt laboratoarele mele de la TSC,0,CristinelRus/TSCLab,467000786,SystemVerilog,TSCLab,47519,0,2022-03-14 09:49:25+00:00,[],None
195,https://github.com/RoxanaGhiuzan/TSC.git,2022-03-07 08:13:13+00:00,,0,RoxanaGhiuzan/TSC,467001305,SystemVerilog,TSC,125,0,2022-03-14 11:51:19+00:00,[],None
196,https://github.com/roxanadimanescu/Laborator-TSC.git,2022-03-07 10:54:41+00:00,,0,roxanadimanescu/Laborator-TSC,467054939,SystemVerilog,Laborator-TSC,8250,0,2022-05-12 06:26:01+00:00,[],None
197,https://github.com/manofbeauty/uvm.git,2022-03-09 13:25:27+00:00,git uvm learn,0,manofbeauty/uvm,467937242,SystemVerilog,uvm,18,0,2022-03-09 14:21:48+00:00,[],None
198,https://github.com/UncleZhang13/LuKe_Learning.git,2022-03-12 04:25:42+00:00,,0,UncleZhang13/LuKe_Learning,468977930,SystemVerilog,LuKe_Learning,121,0,2022-03-12 04:26:36+00:00,[],None
199,https://github.com/DorianXGH/kmeans.git,2022-03-10 15:38:07+00:00,,0,DorianXGH/kmeans,468404684,SystemVerilog,kmeans,17,0,2022-03-10 15:38:56+00:00,[],https://api.github.com/licenses/gpl-3.0
200,https://github.com/x11to/pulp_soc.git,2022-03-29 04:17:19+00:00,,0,x11to/pulp_soc,475277231,SystemVerilog,pulp_soc,474,0,2022-03-29 05:07:22+00:00,[],
201,https://github.com/KinzaQamar/pwm-verification-IP.git,2022-04-19 15:52:04+00:00,This repository contains the verification IP of PWM peripheral,0,KinzaQamar/pwm-verification-IP,483311983,SystemVerilog,pwm-verification-IP,110,0,2022-05-02 07:56:20+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/SammyPark894/ECE532_Forward_Propagation_NN.git,2022-04-14 11:44:54+00:00,,0,SammyPark894/ECE532_Forward_Propagation_NN,481583242,SystemVerilog,ECE532_Forward_Propagation_NN,4912,0,2022-04-14 11:50:39+00:00,[],None
203,https://github.com/CozetteDyer/HSCA_fpadd.git,2022-05-09 16:25:56+00:00,Floating-Point Adder/Subtracter Design. Additional final project for High Speed Computer Arthematic.,0,CozetteDyer/HSCA_fpadd,490360801,SystemVerilog,HSCA_fpadd,4902,0,2022-09-12 20:53:26+00:00,[],None
204,https://github.com/AmrAhmed11/simple-verilog-game.git,2022-05-02 04:08:58+00:00,,0,AmrAhmed11/simple-verilog-game,487712227,SystemVerilog,simple-verilog-game,2,0,2022-05-02 04:10:39+00:00,[],None
205,https://github.com/nivethasaravanan1995/axi_connectors.git,2022-04-21 06:44:48+00:00,you can use this to connect the UART and RAM together,0,nivethasaravanan1995/axi_connectors,483937085,SystemVerilog,axi_connectors,18,0,2022-04-21 06:45:40+00:00,[],None
206,https://github.com/jhpohovey/PacMan-as-FPGA-SOC.git,2022-04-21 15:52:38+00:00,,0,jhpohovey/PacMan-as-FPGA-SOC,484114398,SystemVerilog,PacMan-as-FPGA-SOC,200282,0,2023-10-19 16:15:14+00:00,[],None
207,https://github.com/mhung230/HP-SRAM-Based-TCAM.git,2022-05-06 11:02:03+00:00,My project,1,mhung230/HP-SRAM-Based-TCAM,489321154,SystemVerilog,HP-SRAM-Based-TCAM,4,0,2022-05-06 11:03:19+00:00,[],None
208,https://github.com/Jogden330/RISC-V_Phone.git,2022-05-07 18:55:05+00:00,,0,Jogden330/RISC-V_Phone,489757683,SystemVerilog,RISC-V_Phone,17,0,2022-05-07 18:55:51+00:00,[],None
209,https://github.com/zjoann/VLSI-project.git,2022-04-29 15:34:01+00:00,,0,zjoann/VLSI-project,487023693,SystemVerilog,VLSI-project,10,0,2022-04-30 17:02:45+00:00,[],None
210,https://github.com/jeannellebalilo/basic-processor-Verilog.git,2022-04-29 22:11:58+00:00,,0,jeannellebalilo/basic-processor-Verilog,487122735,SystemVerilog,basic-processor-Verilog,9984,0,2023-09-05 20:57:20+00:00,[],None
211,https://github.com/jas-priatna/verilog_project.git,2022-03-15 23:02:45+00:00,,0,jas-priatna/verilog_project,470358497,SystemVerilog,verilog_project,198,0,2022-03-15 23:58:33+00:00,[],None
212,https://github.com/xuan37/school.git,2022-03-24 14:56:55+00:00,,0,xuan37/school,473652314,SystemVerilog,school,1,0,2022-03-24 14:57:16+00:00,[],None
213,https://github.com/doronshamgar/sv.git,2022-03-24 20:01:21+00:00,system verilog ,0,doronshamgar/sv,473755765,SystemVerilog,sv,4,0,2022-03-24 20:02:05+00:00,[],None
214,https://github.com/juliocrodri/risc-processor.git,2022-03-24 17:51:25+00:00,project modeling risc architecture,0,juliocrodri/risc-processor,473715202,SystemVerilog,risc-processor,8,0,2022-03-24 18:05:13+00:00,[],None
215,https://github.com/YanYuTu/2022_YHL.git,2022-03-24 17:53:27+00:00,,0,YanYuTu/2022_YHL,473715871,SystemVerilog,2022_YHL,4,0,2022-03-24 17:55:58+00:00,[],None
216,https://github.com/yunchiaaa/Homework1.git,2022-03-28 03:46:51+00:00,,0,yunchiaaa/Homework1,474835769,SystemVerilog,Homework1,1,0,2022-03-28 03:48:13+00:00,[],None
217,https://github.com/HandsomeKid666/Hierarchical-Design-of-3-8-decoder.git,2022-03-27 14:21:45+00:00,,0,HandsomeKid666/Hierarchical-Design-of-3-8-decoder,474660004,SystemVerilog,Hierarchical-Design-of-3-8-decoder,1,0,2022-03-27 14:26:09+00:00,[],None
218,https://github.com/SHestres/551_Project.git,2022-04-04 17:09:34+00:00,,2,SHestres/551_Project,477797666,SystemVerilog,551_Project,61108,0,2022-04-04 17:10:38+00:00,[],None
219,https://github.com/jayhusemi/Cores-SweRV.git,2022-03-04 01:31:25+00:00,,0,jayhusemi/Cores-SweRV,465941977,SystemVerilog,Cores-SweRV,16123,0,2022-03-04 01:31:52+00:00,[],https://api.github.com/licenses/apache-2.0
220,https://github.com/chuntiandemaiya/typical-digital-hardware-design.git,2022-03-16 07:46:27+00:00,some typical digital hardware designs,0,chuntiandemaiya/typical-digital-hardware-design,470481029,SystemVerilog,typical-digital-hardware-design,6,0,2022-03-16 07:50:18+00:00,[],None
221,https://github.com/visionvlsi/sv.git,2022-03-17 02:02:39+00:00,,0,visionvlsi/sv,470815196,SystemVerilog,sv,36,0,2022-03-28 15:37:18+00:00,[],None
222,https://github.com/York-Xu2020/verilog_study.git,2022-04-01 14:06:46+00:00,自己的学习代码,1,York-Xu2020/verilog_study,476745467,SystemVerilog,verilog_study,71,0,2022-04-01 14:07:40+00:00,[],None
223,https://github.com/andreapuia/TSC.git,2022-03-07 08:12:11+00:00,Lab TSC,0,andreapuia/TSC,467000947,SystemVerilog,TSC,8770,0,2022-03-14 10:26:52+00:00,[],None
224,https://github.com/NeverplayerMC/Laborator-TSC.git,2022-03-07 08:42:17+00:00,Repository pentru Laboratorul TSC,0,NeverplayerMC/Laborator-TSC,467010937,SystemVerilog,Laborator-TSC,8031,0,2022-03-15 14:23:12+00:00,[],None
225,https://github.com/LuceaSzabin/TSC.git,2022-03-07 10:44:08+00:00,,0,LuceaSzabin/TSC,467051520,SystemVerilog,TSC,448,0,2022-03-14 11:53:19+00:00,[],None
226,https://github.com/minyilong/simple10GbaseR.git,2022-03-09 07:34:57+00:00,FPGA low latency 10GBASE-R PCS ,3,minyilong/simple10GbaseR,467823295,,simple10GbaseR,203,0,2022-02-14 22:31:24+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/stefanz13/LAB.git,2022-03-10 13:38:50+00:00,Lab - system verilog,0,stefanz13/LAB,468357821,SystemVerilog,LAB,12,0,2022-03-14 11:06:34+00:00,[],None
228,https://github.com/mhung230/Multiphication-of-Floating-Point-Number.git,2022-05-06 11:10:58+00:00,,0,mhung230/Multiphication-of-Floating-Point-Number,489323469,SystemVerilog,Multiphication-of-Floating-Point-Number,28,0,2022-05-06 11:11:59+00:00,[],None
229,https://github.com/zozo5085/Win-or-Tail-Decision-Machine.git,2022-04-23 13:51:19+00:00,,0,zozo5085/Win-or-Tail-Decision-Machine,484760630,SystemVerilog,Win-or-Tail-Decision-Machine,2,0,2022-04-23 13:51:57+00:00,[],None
230,https://github.com/gary3123/HW3.git,2022-04-23 18:07:57+00:00,邏設實驗_HW3,0,gary3123/HW3,484821970,SystemVerilog,HW3,2,0,2022-04-23 18:12:28+00:00,[],None
231,https://github.com/AlessandroZanatta/Hardware-Embedded-Security.git,2022-05-06 13:28:10+00:00,,0,AlessandroZanatta/Hardware-Embedded-Security,489365201,SystemVerilog,Hardware-Embedded-Security,1352,0,2023-05-14 09:27:37+00:00,[],None
232,https://github.com/tyleryouk/updowncounter.git,2022-05-03 02:51:42+00:00,,0,tyleryouk/updowncounter,488059228,SystemVerilog,updowncounter,2156,0,2022-05-03 02:53:18+00:00,[],None
233,https://github.com/Logan-M-51/TCES-330-Project.git,2022-05-11 01:27:46+00:00,CPU architecture made in Verilog using the Quartus Prime IDE,0,Logan-M-51/TCES-330-Project,490915959,SystemVerilog,TCES-330-Project,21,0,2022-05-11 01:32:45+00:00,[],None
234,https://github.com/tyleryouk/gateinstantiation.git,2022-05-03 02:11:55+00:00,,0,tyleryouk/gateinstantiation,488051486,SystemVerilog,gateinstantiation,380,0,2022-05-03 02:16:30+00:00,[],None
235,https://github.com/ibnelwalid/ibex.git,2022-03-28 10:13:37+00:00,Adding crypto extension to ibex core,0,ibnelwalid/ibex,474947681,SystemVerilog,ibex,8517,0,2022-09-24 19:30:48+00:00,[],https://api.github.com/licenses/apache-2.0
236,https://github.com/Khadija-Maryam/Verification_of-AHB-LITE-Memory.git,2022-03-31 02:46:18+00:00,,0,Khadija-Maryam/Verification_of-AHB-LITE-Memory,476126563,SystemVerilog,Verification_of-AHB-LITE-Memory,117,0,2022-04-21 08:48:34+00:00,[],None
237,https://github.com/juliocrodri/FiFo-sysverilog.git,2022-03-24 17:57:57+00:00,FiFo hardware with system verilog,0,juliocrodri/FiFo-sysverilog,473717293,SystemVerilog,FiFo-sysverilog,9,0,2022-03-24 17:59:25+00:00,[],None
238,https://github.com/Violet24K/ECE385-FinalProject.git,2022-03-25 11:25:37+00:00,ZJU-UIUC ECE 385 Fall 2021 Final Project: FePpaGiA,1,Violet24K/ECE385-FinalProject,473981925,SystemVerilog,ECE385-FinalProject,100149,0,2022-06-03 01:30:38+00:00,[],None
239,https://github.com/Bella0916/0325_HW1.git,2022-03-24 13:30:42+00:00,,0,Bella0916/0325_HW1,473618861,SystemVerilog,0325_HW1,1,0,2022-03-24 13:38:03+00:00,[],None
240,https://github.com/arsbw2802/ECE385_FinalProject.git,2022-04-13 03:55:43+00:00,,0,arsbw2802/ECE385_FinalProject,481063033,SystemVerilog,ECE385_FinalProject,4014,0,2022-04-21 21:27:10+00:00,[],None
241,https://github.com/UmerShahidengr/FP_Division.git,2022-04-12 12:55:55+00:00,"SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package, Release 3d, by John R. Hauser.",0,UmerShahidengr/FP_Division,480810626,SystemVerilog,FP_Division,21,0,2022-04-12 12:59:39+00:00,[],None
242,https://github.com/olivamadrigal/DFT-in-SystemVerilog.git,2022-04-21 21:14:58+00:00,Discrete Fourier transform for Fast Multiplication in SystemVerilog ,0,olivamadrigal/DFT-in-SystemVerilog,484207134,SystemVerilog,DFT-in-SystemVerilog,671,0,2022-04-21 22:28:10+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/feipenghhq/FPGA-SDRAM.git,2022-04-20 02:13:07+00:00,,1,feipenghhq/FPGA-SDRAM,483476104,SystemVerilog,FPGA-SDRAM,75,0,2022-04-25 05:27:51+00:00,[],https://api.github.com/licenses/mit
244,https://github.com/ZaferAttal/cv32e40p.git,2022-04-19 12:46:46+00:00,,0,ZaferAttal/cv32e40p,483243342,SystemVerilog,cv32e40p,826,0,2022-04-19 13:00:27+00:00,[],
245,https://github.com/VoicuLiviu/Tsc.git,2022-03-07 12:40:46+00:00,,0,VoicuLiviu/Tsc,467088844,SystemVerilog,Tsc,15682,0,2022-03-15 09:19:03+00:00,[],None
246,https://github.com/Gharbaoui/learn-verilog.git,2022-03-17 18:47:54+00:00,,0,Gharbaoui/learn-verilog,471103897,SystemVerilog,learn-verilog,42743,0,2022-04-27 14:28:49+00:00,[],None
247,https://github.com/tallerditigales/lab3.git,2022-03-17 16:13:00+00:00,,0,tallerditigales/lab3,471053080,SystemVerilog,lab3,48287,0,2022-08-31 08:21:27+00:00,[],None
248,https://github.com/eden9209/router.git,2022-03-06 15:53:19+00:00,,0,eden9209/router,466783537,SystemVerilog,router,8,0,2022-03-06 16:07:57+00:00,[],None
249,https://github.com/HaojiongZhang/SLC-3.git,2022-03-17 15:29:51+00:00,Simplified version of the original LC-3 programmed on SystemVerilog,0,HaojiongZhang/SLC-3,471035335,SystemVerilog,SLC-3,23,0,2022-03-17 15:33:37+00:00,[],None
250,https://github.com/DragonPrime10/DES.git,2022-03-17 22:10:25+00:00,A foray into creating a DES through system verilog,0,DragonPrime10/DES,471157826,SystemVerilog,DES,3685,0,2022-03-26 22:18:47+00:00,[],None
251,https://github.com/Viktorhs/Trabalho_5-Grupo-E-MicMic.git,2022-03-20 21:24:33+00:00,,0,Viktorhs/Trabalho_5-Grupo-E-MicMic,472106463,SystemVerilog,Trabalho_5-Grupo-E-MicMic,1391,0,2022-03-20 21:26:06+00:00,[],None
252,https://github.com/tsanyi0119/Hw02.git,2022-04-03 06:53:29+00:00,,0,tsanyi0119/Hw02,477262075,SystemVerilog,Hw02,5,0,2022-04-03 07:01:26+00:00,[],None
253,https://github.com/khadija-ali/AHB-Lite-Verification.git,2022-03-31 10:10:36+00:00,A verification project for AHB-Lite Interface,1,khadija-ali/AHB-Lite-Verification,476251495,SystemVerilog,AHB-Lite-Verification,778,0,2022-04-12 15:06:31+00:00,[],None
254,https://github.com/albingomes/i2s_rcvr.git,2022-04-01 03:48:10+00:00,Inter-IC Sound (i2s) receiver,0,albingomes/i2s_rcvr,476565000,SystemVerilog,i2s_rcvr,11,0,2022-04-01 04:42:41+00:00,[],None
255,https://github.com/vj-sananda/open-source-formal.git,2022-03-27 22:50:19+00:00,,0,vj-sananda/open-source-formal,474778735,SystemVerilog,open-source-formal,18,0,2022-03-27 22:54:58+00:00,[],None
256,https://github.com/mahparaiqbal18/AHB-LITE.git,2022-03-29 21:15:03+00:00,,0,mahparaiqbal18/AHB-LITE,475621849,SystemVerilog,AHB-LITE,2210,0,2022-04-11 00:04:42+00:00,[],None
257,https://github.com/rcjng/JARchitecture.git,2022-04-29 23:16:30+00:00,,0,rcjng/JARchitecture,487133661,SystemVerilog,JARchitecture,106,0,2022-08-30 05:51:54+00:00,[],None
258,https://github.com/AditiPandey1999/intel-fpga-bbb-expt.git,2022-04-27 14:23:52+00:00,,0,AditiPandey1999/intel-fpga-bbb-expt,486224465,SystemVerilog,intel-fpga-bbb-expt,1532,0,2022-04-27 14:24:21+00:00,[],
259,https://github.com/quswarabid/AHBLitePart2.git,2022-03-08 06:50:36+00:00,,2,quswarabid/AHBLitePart2,467396468,SystemVerilog,AHBLitePart2,19,0,2023-08-09 16:24:38+00:00,[],None
260,https://github.com/feilonghome/xilinx_exams.git,2022-04-16 01:21:05+00:00,,0,feilonghome/xilinx_exams,482125142,SystemVerilog,xilinx_exams,13,0,2022-04-16 02:45:31+00:00,[],None
261,https://github.com/ZaferAttal/cv32e40p_test.git,2022-04-18 13:54:03+00:00,,0,ZaferAttal/cv32e40p_test,482865383,SystemVerilog,cv32e40p_test,5388,0,2022-04-19 12:46:35+00:00,[],
262,https://github.com/OscarAraya18/CE3201-Laboratorio-3.git,2022-03-12 19:02:38+00:00,,0,OscarAraya18/CE3201-Laboratorio-3,469174990,SystemVerilog,CE3201-Laboratorio-3,16906,0,2022-03-12 20:52:03+00:00,[],None
263,https://github.com/Lucas-fm1/dct.git,2022-03-15 18:58:57+00:00,A combinational hardware implementation for the DCT transform,0,Lucas-fm1/dct,470294550,SystemVerilog,dct,6,0,2022-03-15 19:54:33+00:00,[],None
264,https://github.com/SangTruongTan/Mock1_RMIT.git,2022-05-10 01:25:20+00:00,,0,SangTruongTan/Mock1_RMIT,490499730,SystemVerilog,Mock1_RMIT,7329,0,2022-05-10 01:25:54+00:00,[],None
265,https://github.com/beatrizaf/Verificacao-Funcional.git,2022-04-14 20:59:09+00:00,⚡ Projetos desenvolvidos em SystemVerilog na disciplina de Verificação Funcional,0,beatrizaf/Verificacao-Funcional,481747976,SystemVerilog,Verificacao-Funcional,17,0,2022-04-15 01:38:42+00:00,[],None
266,https://github.com/jbates35/sv_guitar_filter.git,2022-03-11 23:00:39+00:00,Final Project for ELEX 7660,0,jbates35/sv_guitar_filter,468923947,SystemVerilog,sv_guitar_filter,49,0,2022-03-14 22:13:30+00:00,[],None
267,https://github.com/Radecki226/FPGA-Jacobi.git,2022-05-03 20:15:14+00:00,,1,Radecki226/FPGA-Jacobi,488350265,SystemVerilog,FPGA-Jacobi,52834,0,2022-06-21 22:46:58+00:00,[],None
268,https://github.com/yousei-github/EFDDCA.git,2022-04-05 05:37:32+00:00,"Examples from the textbook ""Digital Design and Computer Architecture: ARM Edition.""",0,yousei-github/EFDDCA,477989466,SystemVerilog,EFDDCA,38,0,2022-04-05 05:43:19+00:00,[],None
269,https://github.com/vtkhatri/bids22.git,2022-04-06 03:24:04+00:00,,0,vtkhatri/bids22,478387580,SystemVerilog,bids22,332,0,2022-04-27 17:59:53+00:00,[],None
270,https://github.com/phanendhar/DPRAM-SV-environment.git,2022-04-06 05:09:34+00:00,"This folder gives the environment blocks of verifying any logic design, but specifically DPRAM.",0,phanendhar/DPRAM-SV-environment,478411197,SystemVerilog,DPRAM-SV-environment,4,0,2022-04-06 05:11:20+00:00,[],None
271,https://github.com/Kayagrp/8-bit-processor.git,2022-04-11 08:12:23+00:00,,0,Kayagrp/8-bit-processor,480286424,SystemVerilog,8-bit-processor,208,0,2022-04-11 08:16:05+00:00,[],None
272,https://github.com/aoyin1106/valid_ready_handshake.git,2022-04-03 04:38:04+00:00,,0,aoyin1106/valid_ready_handshake,477238875,SystemVerilog,valid_ready_handshake,1287,0,2022-04-03 04:38:32+00:00,[],None
273,https://github.com/AleksaHeler/PNRS2-Projekat.git,2022-04-11 11:57:54+00:00,Projekat iz predmeta Projektovanje Namenskih Racunarskih Sistema 2 (UVM),0,AleksaHeler/PNRS2-Projekat,480359634,SystemVerilog,PNRS2-Projekat,51804,0,2022-04-17 20:13:25+00:00,[],
274,https://github.com/JUARSO/Lab4_VGA.git,2022-05-02 00:57:31+00:00,Laboratorio #4 del curso de taller de diseno digital,0,JUARSO/Lab4_VGA,487678746,SystemVerilog,Lab4_VGA,38675,0,2022-05-02 04:49:19+00:00,[],None
275,https://github.com/Lebedb/cross_bar.git,2022-03-17 17:42:23+00:00,,0,Lebedb/cross_bar,471083665,SystemVerilog,cross_bar,1862,0,2022-03-17 18:18:23+00:00,[],None
276,https://github.com/varunsax12/Virtual_Channel_Router.git,2022-03-21 03:58:38+00:00,ECE 6115: Project of configurable virtual channel router,0,varunsax12/Virtual_Channel_Router,472179831,SystemVerilog,Virtual_Channel_Router,2081,0,2022-05-02 17:15:26+00:00,[],None
277,https://github.com/555Ivan/8-bitRISC-proc.git,2022-05-07 06:42:19+00:00,"8-bit single cycle RISC processor using the MIPS architecture. Effectively done, last step is synthesis for now.",0,555Ivan/8-bitRISC-proc,489592578,SystemVerilog,8-bitRISC-proc,27,0,2022-06-02 05:29:17+00:00,[],None
278,https://github.com/DedeGeorge/Laboratoare-TSC.git,2022-03-07 08:10:46+00:00,,0,DedeGeorge/Laboratoare-TSC,467000492,SystemVerilog,Laboratoare-TSC,16085,0,2022-03-14 09:50:12+00:00,[],None
279,https://github.com/clauralu/Lab-TSC.git,2022-03-07 10:49:51+00:00,,0,clauralu/Lab-TSC,467053371,SystemVerilog,Lab-TSC,8121,0,2022-03-14 12:12:29+00:00,[],None
280,https://github.com/PopaLorena/TSC.git,2022-03-07 10:13:58+00:00,,0,PopaLorena/TSC,467041705,SystemVerilog,TSC,8236,0,2022-03-14 11:50:18+00:00,[],None
281,https://github.com/BogdanAmariutei/Laborator-TSC.git,2022-03-07 12:18:22+00:00,,0,BogdanAmariutei/Laborator-TSC,467081293,SystemVerilog,Laborator-TSC,15573,0,2022-03-15 11:52:25+00:00,[],None
282,https://github.com/SnowWong/i2c_vip.git,2022-04-08 16:08:20+00:00,,0,SnowWong/i2c_vip,479456708,SystemVerilog,i2c_vip,11802,0,2022-04-08 16:10:43+00:00,[],https://api.github.com/licenses/apache-2.0
283,https://github.com/Nekkit6/kyznechik.git,2022-03-24 11:18:14+00:00,,0,Nekkit6/kyznechik,473573537,SystemVerilog,kyznechik,3164,0,2022-05-16 15:41:17+00:00,[],None
284,https://github.com/Darcywantloli/Hierarchical-Design-of-3-8-decoder.git,2022-03-28 02:37:59+00:00,,0,Darcywantloli/Hierarchical-Design-of-3-8-decoder,474820421,SystemVerilog,Hierarchical-Design-of-3-8-decoder,3,0,2022-04-10 10:49:02+00:00,[],None
285,https://github.com/chasebastian/ECE-260C-HW1.git,2022-04-15 04:09:41+00:00,,0,chasebastian/ECE-260C-HW1,481832655,SystemVerilog,ECE-260C-HW1,1,0,2022-04-15 04:12:40+00:00,[],None
286,https://github.com/cw-johnson/SARADC5.git,2022-04-13 20:39:54+00:00,,0,cw-johnson/SARADC5,481367848,SystemVerilog,SARADC5,3,0,2022-04-13 20:40:21+00:00,[],None
287,https://github.com/Shreyas-borse/4-tap-16-bit-unsigned-averaging-FIR-filter.git,2022-03-30 05:31:23+00:00,,0,Shreyas-borse/4-tap-16-bit-unsigned-averaging-FIR-filter,475732744,SystemVerilog,4-tap-16-bit-unsigned-averaging-FIR-filter,546,0,2022-03-30 06:22:18+00:00,[],None
288,https://github.com/henrylin777/StringMatchingEngine.git,2022-03-29 17:38:42+00:00,string matching engine via verilog,0,henrylin777/StringMatchingEngine,475553131,SystemVerilog,StringMatchingEngine,3,0,2022-03-29 17:42:56+00:00,[],None
289,https://github.com/AhmadNawaz-5/AHB-LITE-Protocol-Verification.git,2022-03-31 12:11:53+00:00,,0,AhmadNawaz-5/AHB-LITE-Protocol-Verification,476290059,SystemVerilog,AHB-LITE-Protocol-Verification,2269,0,2022-04-13 10:25:46+00:00,[],None
290,https://github.com/acostillado/msg_parser.git,2022-03-28 09:47:06+00:00,Message parser,0,acostillado/msg_parser,474938894,SystemVerilog,msg_parser,167,0,2022-03-28 09:49:16+00:00,[],None
291,https://github.com/Nymexis/2ASEI_Z_Buffer_2022.git,2022-05-03 12:13:31+00:00,Projet 2A SEI sur la description RTL d'un Z-Buffer. Réalisé par SEGALL Camille & TARDY Clément (2A SEI 2022).,0,Nymexis/2ASEI_Z_Buffer_2022,488196633,SystemVerilog,2ASEI_Z_Buffer_2022,85,0,2022-05-03 12:40:12+00:00,[],None
292,https://github.com/mfkiwl/riscv-soc.git,2022-03-18 07:07:48+00:00,Simple SoC based on custom RISC-V CPU,0,mfkiwl/riscv-soc,471268672,,riscv-soc,2,0,2022-06-15 12:52:01+00:00,[],https://api.github.com/licenses/mit
293,https://github.com/tomkuzma/7660_Assgnment_3.git,2022-03-22 04:31:09+00:00,Assignment 3 For ELEX 7660 BCIT BEng Progam,0,tomkuzma/7660_Assgnment_3,472614610,SystemVerilog,7660_Assgnment_3,2,0,2022-03-22 07:40:32+00:00,[],None
294,https://github.com/MorgalNikita/coder-encoder.git,2022-03-22 18:47:38+00:00,,0,MorgalNikita/coder-encoder,472895655,SystemVerilog,coder-encoder,3,0,2022-03-22 18:49:07+00:00,[],None
295,https://github.com/Belinda900207/verilog0324_hw.git,2022-03-24 15:56:40+00:00,,0,Belinda900207/verilog0324_hw,473675283,SystemVerilog,verilog0324_hw,3,0,2022-03-24 17:18:38+00:00,[],None
296,https://github.com/swetharajagopalan17/UVM.git,2022-04-04 13:27:47+00:00,,0,swetharajagopalan17/UVM,477713117,SystemVerilog,UVM,395,0,2022-08-03 22:45:53+00:00,[],None
297,https://github.com/jmcandido/Codigos-SystemVerilog.git,2022-04-04 17:40:55+00:00,"Exemplos de circuitos combinacionais e sequenciais, utilizando a linguagem de descrição de hardware System Verilog.",0,jmcandido/Codigos-SystemVerilog,477808667,SystemVerilog,Codigos-SystemVerilog,35355,0,2022-04-04 18:31:19+00:00,[],None
298,https://github.com/kpmcc/verilator_sdl.git,2022-04-04 18:49:46+00:00,Up and running with Verilator and SDL for Hardware Graphics Stuff,0,kpmcc/verilator_sdl,477832271,SystemVerilog,verilator_sdl,10,0,2022-04-07 01:39:02+00:00,[],None
299,https://github.com/soreniac/desECEN3233.git,2022-03-27 01:59:07+00:00,,0,soreniac/desECEN3233,474511207,SystemVerilog,desECEN3233,187,0,2022-03-27 02:01:01+00:00,[],None
300,https://github.com/el17ak/soc_fetal_ecg.git,2022-03-25 15:35:04+00:00,DE1-SoC implementation of Fetal ECG project with ARM Cortex-A9 usage (ARM DS-5),0,el17ak/soc_fetal_ecg,474067099,SystemVerilog,soc_fetal_ecg,1949,0,2022-05-24 00:10:22+00:00,[],None
301,https://github.com/kashifminhas/UVM_PROJECT_AHB3_SLAVE.git,2022-03-27 07:27:21+00:00,Directed Testing of AHB3_SLAVE,0,kashifminhas/UVM_PROJECT_AHB3_SLAVE,474565870,SystemVerilog,UVM_PROJECT_AHB3_SLAVE,8999,0,2022-06-09 07:16:12+00:00,[],None
302,https://github.com/Wishah-Naseer/PWM-peripheral.git,2022-03-10 16:58:33+00:00,,0,Wishah-Naseer/PWM-peripheral,468434910,SystemVerilog,PWM-peripheral,14,0,2022-03-10 17:02:18+00:00,[],None
303,https://github.com/JennToo/j2fam.git,2022-04-08 17:49:12+00:00,HDL implementation of an NES,0,JennToo/j2fam,479487333,SystemVerilog,j2fam,77,0,2022-04-17 23:15:29+00:00,[],None
304,https://github.com/atticusrussell/MIPS.git,2022-04-14 05:43:22+00:00,A pipelined MIPS microprocessor written in VHDL and simulated in Xilinx Vivado targeting Basys3 board. Simplified MIPS instruction set. Made in RIT DSD2 (CMPE-260).,0,atticusrussell/MIPS,481480656,SystemVerilog,MIPS,461,0,2023-06-18 13:02:23+00:00,"['clock-speed', 'dsd2', 'fpga', 'mips', 'processor', 'vhdl', 'vivado']",None
305,https://github.com/lrayan7/project-a-microprocessor.git,2022-04-02 14:05:30+00:00,,0,lrayan7/project-a-microprocessor,477072267,SystemVerilog,project-a-microprocessor,93,0,2022-04-03 14:20:41+00:00,[],None
306,https://github.com/RehanEjaz/timer_peripheral_random_stimulus.git,2022-03-13 17:00:19+00:00,timer peripheral with APB interface tested on random stimulus and auto checking logic for tests passing or failing,0,RehanEjaz/timer_peripheral_random_stimulus,469436183,SystemVerilog,timer_peripheral_random_stimulus,12,0,2022-03-13 17:10:42+00:00,[],None
307,https://github.com/cemkayhan/odd_even_sort.git,2022-03-12 10:13:47+00:00,Odd Even Sort algorithm implemented with Vitis HLS,0,cemkayhan/odd_even_sort,469046957,SystemVerilog,odd_even_sort,557,0,2022-03-12 10:25:08+00:00,[],None
308,https://github.com/uki-a/ibex_alu_custom.git,2022-03-11 03:01:07+00:00,Written in SystemVerilog,0,uki-a/ibex_alu_custom,468588255,SystemVerilog,ibex_alu_custom,12,0,2023-02-11 02:41:57+00:00,[],None
309,https://github.com/MorgalNikita/cross_bar.git,2022-03-13 23:08:50+00:00,Syntacore task cross-bar,0,MorgalNikita/cross_bar,469517828,SystemVerilog,cross_bar,108,0,2022-03-14 23:17:58+00:00,[],None
310,https://github.com/dbids/fir_uvm.git,2022-05-10 02:20:14+00:00,UVM testbench for FIR filter.  Done as part of a class learning UVM.,0,dbids/fir_uvm,490512484,SystemVerilog,fir_uvm,9,0,2022-05-10 02:23:39+00:00,[],https://api.github.com/licenses/mit
311,https://github.com/wruggeri/hdl_designs.git,2022-04-11 13:07:57+00:00,Hardware designs developed in my free time,0,wruggeri/hdl_designs,480384522,SystemVerilog,hdl_designs,474,0,2022-05-03 22:09:08+00:00,[],https://api.github.com/licenses/gpl-2.0
312,https://github.com/AlExx1022/Win-Tail-Decision-Machine.git,2022-04-24 03:00:58+00:00,,0,AlExx1022/Win-Tail-Decision-Machine,484910208,SystemVerilog,Win-Tail-Decision-Machine,2,0,2022-04-24 03:01:58+00:00,[],None
313,https://github.com/TylerGraham74/DLD-DES-Code-Breaker.git,2022-04-29 18:55:26+00:00,Brute force code breaker for DES algorithm.,0,TylerGraham74/DLD-DES-Code-Breaker,487080330,SystemVerilog,DLD-DES-Code-Breaker,1033,0,2022-04-29 18:55:55+00:00,[],None
314,https://github.com/Wenlinhan/zcash-fpga.git,2022-04-22 16:52:34+00:00,,0,Wenlinhan/zcash-fpga,484508000,SystemVerilog,zcash-fpga,32021,0,2022-04-22 16:53:35+00:00,[],https://api.github.com/licenses/gpl-3.0
315,https://github.com/Ubuintu/Verilog.git,2022-05-01 05:58:31+00:00,Playground for verilog projects,0,Ubuintu/Verilog,487458138,SystemVerilog,Verilog,1737,0,2022-05-17 03:47:59+00:00,[],None
316,https://github.com/razvanmartinescu/LaboratorTSC.git,2022-03-07 10:11:43+00:00,Laborator TSC,0,razvanmartinescu/LaboratorTSC,467040971,SystemVerilog,LaboratorTSC,8223,0,2022-03-14 11:51:01+00:00,[],None
317,https://github.com/AndreeaCiuse/TSC.git,2022-03-07 12:33:52+00:00,,0,AndreeaCiuse/TSC,467086469,SystemVerilog,TSC,8278,0,2022-03-14 21:23:30+00:00,[],None
318,https://github.com/jnestor/mips_L_pipeline.git,2022-04-14 15:39:36+00:00,,0,jnestor/mips_L_pipeline,481659036,SystemVerilog,mips_L_pipeline,505,0,2022-04-14 15:56:03+00:00,[],None
319,https://github.com/jnestor/mips_L_multi.git,2022-03-31 13:04:31+00:00,"  This is a modified version of the Single-Cycle MIPS processor design from Digital Design and Computer Architecture"" (2nd ed.) by David M. Harris and Sarah L. Harris (Morgan-Kaufmann, 2013).",0,jnestor/mips_L_multi,476308966,SystemVerilog,mips_L_multi,582,0,2022-03-31 13:31:25+00:00,[],None
320,https://github.com/atondwalkar/matrix_processor.git,2022-04-14 05:46:14+00:00,matrix processor axi peripheral for ast tpu 2.0,0,atondwalkar/matrix_processor,481481317,SystemVerilog,matrix_processor,105,0,2022-04-14 18:46:21+00:00,[],None
321,https://github.com/LinYuMachi/EncodeDecodeISA.git,2022-05-11 01:31:34+00:00,,0,LinYuMachi/EncodeDecodeISA,490916821,SystemVerilog,EncodeDecodeISA,18,0,2022-05-11 01:34:22+00:00,[],None
322,https://github.com/yumeyumeko-cym/Image-Decompressor.git,2022-05-09 00:19:57+00:00,,0,yumeyumeko-cym/Image-Decompressor,490085822,SystemVerilog,Image-Decompressor,18021,0,2022-05-09 00:22:27+00:00,[],None
323,https://github.com/ananestorovic/VLSI-Verification.git,2022-04-25 17:26:06+00:00,Verification of Design Under the Testing,0,ananestorovic/VLSI-Verification,485467952,SystemVerilog,VLSI-Verification,5,0,2022-09-11 11:48:38+00:00,[],None
324,https://github.com/chaseblock/Ultra96Miner.git,2022-04-19 23:05:12+00:00,Some files for creating a miner on the Ultra96 development board's programmable logic. Does not include the necessary vivado project for integration.,0,chaseblock/Ultra96Miner,483435916,SystemVerilog,Ultra96Miner,42,0,2022-04-19 23:06:31+00:00,[],None
325,https://github.com/barawn/exanic_turf_test.git,2022-04-03 16:11:51+00:00,Test firmware for the ExaNIC X25 to be used for TURF testing,0,barawn/exanic_turf_test,477394536,SystemVerilog,exanic_turf_test,1782,0,2022-04-20 02:02:19+00:00,[],None
326,https://github.com/Heelos200/FSM.git,2022-04-03 16:22:12+00:00,FSM built into DE10-Lite FPGA Board,0,Heelos200/FSM,477397265,SystemVerilog,FSM,2,0,2022-04-03 16:22:39+00:00,[],None
327,https://github.com/JenniferZyf0220/Systola.git,2022-04-02 18:56:38+00:00,A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator,3,JenniferZyf0220/Systola,477145231,,Systola,111,0,2022-03-23 22:38:59+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/Shoreshen/yosys_learn.git,2022-04-09 02:09:22+00:00,,0,Shoreshen/yosys_learn,479592714,SystemVerilog,yosys_learn,14044,0,2022-08-09 01:38:01+00:00,[],None
329,https://github.com/carloseduardocsf/CL2.git,2022-04-13 14:17:22+00:00,Códigos em SystemVerilog feitos durante a cadeira de Circuitos Lógicos 2.,0,carloseduardocsf/CL2,481245726,SystemVerilog,CL2,19,0,2022-04-13 14:21:38+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/ZiadAlMoqamar/multimode-counter-game-system-verilog.git,2022-04-13 08:57:52+00:00,,0,ZiadAlMoqamar/multimode-counter-game-system-verilog,481142941,SystemVerilog,multimode-counter-game-system-verilog,13,0,2022-04-23 19:28:30+00:00,[],None
331,https://github.com/tmoody10/Theodore-Moody-Projects.git,2022-04-18 20:18:18+00:00,,0,tmoody10/Theodore-Moody-Projects,482984803,SystemVerilog,Theodore-Moody-Projects,450,0,2022-04-18 20:33:46+00:00,[],None
332,https://github.com/QueMona98/cpe333_otter.git,2022-04-21 15:55:19+00:00,,0,QueMona98/cpe333_otter,484115297,SystemVerilog,cpe333_otter,6949,0,2022-04-21 17:38:23+00:00,[],None
333,https://github.com/mhung230/RV32I.git,2022-05-06 11:03:55+00:00,My project of RV32I,0,mhung230/RV32I,489321605,SystemVerilog,RV32I,19,0,2022-05-06 11:05:26+00:00,[],None
334,https://github.com/jayhusemi/MPSoC-NoC.git,2022-05-04 01:04:44+00:00,,0,jayhusemi/MPSoC-NoC,488411035,SystemVerilog,MPSoC-NoC,11520,0,2022-05-04 01:05:10+00:00,[],https://api.github.com/licenses/mit
335,https://github.com/31shal/APB-Slave-.git,2022-04-07 04:15:13+00:00,,0,31shal/APB-Slave-,478823399,SystemVerilog,APB-Slave-,4,0,2022-04-08 06:40:36+00:00,[],None
336,https://github.com/udif/CPUcamp.git,2022-03-28 06:14:02+00:00,My entry for intel's design challenge (galdv/CPUcamp repo),0,udif/CPUcamp,474869658,SystemVerilog,CPUcamp,13149,0,2022-04-09 21:17:56+00:00,[],None
337,https://github.com/jnestor/mips_L_single.git,2022-03-24 18:41:50+00:00,"Extended MIPS single-cycle pedagogical design from Harris & Harris ""Digital Design and Computer Architecture""",0,jnestor/mips_L_single,473731789,SystemVerilog,mips_L_single,202,0,2022-03-24 18:47:58+00:00,[],None
338,https://github.com/Shils2030/Individual-Coursework.git,2022-03-23 13:26:38+00:00,,0,Shils2030/Individual-Coursework,473199909,SystemVerilog,Individual-Coursework,39,0,2022-04-08 12:38:17+00:00,[],None
339,https://github.com/Stan15/Space-Raiders-FPGA.git,2022-03-22 16:19:17+00:00,Space invaders-like game built on an FPGA using System Verilog,0,Stan15/Space-Raiders-FPGA,472841151,SystemVerilog,Space-Raiders-FPGA,45565,0,2022-04-12 01:25:37+00:00,[],None
340,https://github.com/sober31/uvmprimer.git,2022-03-14 03:06:39+00:00,,0,sober31/uvmprimer,469562760,SystemVerilog,uvmprimer,6021,0,2022-03-14 03:06:54+00:00,[],None
341,https://github.com/inQuitiVe/DCLAB-Final.git,2022-03-14 03:19:50+00:00,,0,inQuitiVe/DCLAB-Final,469565528,SystemVerilog,DCLAB-Final,436,0,2022-03-14 03:22:46+00:00,[],None
342,https://github.com/marytwtw18/NCTU-DCS.git,2022-03-19 15:52:13+00:00,NCTU Digital design and system class homework and lab,0,marytwtw18/NCTU-DCS,471741587,SystemVerilog,NCTU-DCS,4398,0,2022-03-28 15:33:30+00:00,[],None
343,https://github.com/jquentino/micmic-trab6.git,2022-03-31 23:03:40+00:00,,0,jquentino/micmic-trab6,476505083,SystemVerilog,micmic-trab6,15,0,2022-06-22 21:19:35+00:00,[],None
344,https://github.com/danib08/TallerDigitales-1S2022.git,2022-03-23 17:03:13+00:00,,0,danib08/TallerDigitales-1S2022,473282413,SystemVerilog,TallerDigitales-1S2022,288,0,2022-03-23 17:21:24+00:00,[],None
345,https://github.com/AckyZhang/RiscV_zjuclass.git,2022-03-24 11:36:23+00:00,,0,AckyZhang/RiscV_zjuclass,473579380,SystemVerilog,RiscV_zjuclass,41114,0,2022-12-22 06:50:32+00:00,[],None
346,https://github.com/Sean1410932011/1410932011.git,2022-03-25 03:23:28+00:00,,0,Sean1410932011/1410932011,473854251,SystemVerilog,1410932011,1,0,2022-03-25 03:27:19+00:00,[],None
347,https://github.com/Furqan-Lamp/AHB-Lite-Slave-Design-Verification-Environment.git,2022-03-08 05:40:10+00:00,,1,Furqan-Lamp/AHB-Lite-Slave-Design-Verification-Environment,467378878,SystemVerilog,AHB-Lite-Slave-Design-Verification-Environment,234,0,2022-03-08 05:46:12+00:00,[],None
348,https://github.com/MJurczak-PMarchut/SDUP_2022_MJ_PM.git,2022-03-08 18:03:07+00:00,,0,MJurczak-PMarchut/SDUP_2022_MJ_PM,467622752,SystemVerilog,SDUP_2022_MJ_PM,139,0,2022-03-08 18:15:20+00:00,[],None
349,https://github.com/Cristinaioana/TSC.git,2022-03-07 08:15:55+00:00,Laboratoare,0,Cristinaioana/TSC,467002241,SystemVerilog,TSC,8476,0,2022-03-14 09:54:52+00:00,[],None
350,https://github.com/andreeapopovici9929/TSC.git,2022-03-07 08:12:19+00:00,,0,andreeapopovici9929/TSC,467001000,SystemVerilog,TSC,23876,0,2022-03-14 09:52:14+00:00,[],None
351,https://github.com/connor226/Digital-Circuit-Lab.git,2022-03-07 08:12:44+00:00,NTUEE digital circuit lab 2022 Spring,0,connor226/Digital-Circuit-Lab,467001153,SystemVerilog,Digital-Circuit-Lab,12988,0,2022-03-08 08:57:45+00:00,[],None
352,https://github.com/Ruffus26/TSC.git,2022-03-07 10:06:05+00:00,Laborator TSC,0,Ruffus26/TSC,467039205,SystemVerilog,TSC,8170,0,2022-03-14 11:50:40+00:00,[],None
353,https://github.com/balognorbert98/TSC.git,2022-03-07 10:44:27+00:00,,0,balognorbert98/TSC,467051631,SystemVerilog,TSC,8513,0,2022-03-14 12:00:13+00:00,[],None
354,https://github.com/jaylenburne/C1-jaylen.git,2022-03-07 15:40:08+00:00,,0,jaylenburne/C1-jaylen,467155415,SystemVerilog,C1-jaylen,55,0,2022-03-07 15:40:12+00:00,[],None
355,https://github.com/Fursanov/AVS.git,2022-03-07 16:25:00+00:00,,0,Fursanov/AVS,467171592,SystemVerilog,AVS,43798,0,2022-09-27 21:04:58+00:00,[],None
356,https://github.com/cpt-harlock/risc-v-verilog.git,2022-04-02 14:09:19+00:00,,0,cpt-harlock/risc-v-verilog,477073308,SystemVerilog,risc-v-verilog,71,0,2022-04-09 18:59:30+00:00,[],https://api.github.com/licenses/agpl-3.0
357,https://github.com/IggyJ/final-year-project.git,2022-04-16 21:25:09+00:00,RISC-V CPU with UART and I2C extensions,0,IggyJ/final-year-project,482364515,SystemVerilog,final-year-project,33,0,2023-03-30 12:05:49+00:00,[],None
358,https://github.com/Mioriarty/Hardwareprojekte.git,2022-04-14 11:07:45+00:00,,0,Mioriarty/Hardwareprojekte,481572774,SystemVerilog,Hardwareprojekte,47303,0,2022-05-12 10:27:20+00:00,[],None
359,https://github.com/tyleryouk/tbirds.git,2022-05-03 02:55:57+00:00,,0,tyleryouk/tbirds,488060065,SystemVerilog,tbirds,2214,0,2022-05-03 02:59:31+00:00,[],None
360,https://github.com/CompuSAR/uart.git,2022-05-06 00:55:16+00:00,Yet another UART FPGA implementation,0,CompuSAR/uart,489170686,SystemVerilog,uart,9,0,2022-05-06 00:55:51+00:00,[],None
361,https://github.com/mhung230/Carry-Look-Ahead-Adder.git,2022-05-06 11:16:20+00:00,My project for this algorithm,0,mhung230/Carry-Look-Ahead-Adder,489324944,SystemVerilog,Carry-Look-Ahead-Adder,1,0,2022-05-06 11:16:49+00:00,[],None
362,https://github.com/jayhusemi/tnoc.git,2022-05-03 22:07:22+00:00,,0,jayhusemi/tnoc,488376492,SystemVerilog,tnoc,362,0,2022-05-03 22:07:48+00:00,[],https://api.github.com/licenses/apache-2.0
363,https://github.com/hello-eternity/test_orv64_uhdm.git,2022-04-23 12:44:21+00:00,,1,hello-eternity/test_orv64_uhdm,484744628,SystemVerilog,test_orv64_uhdm,24605,0,2022-04-23 13:42:17+00:00,[],https://api.github.com/licenses/bsd-3-clause
364,https://github.com/Andrew-LTC/ECE4305Lab12.git,2022-04-23 22:22:57+00:00,,0,Andrew-LTC/ECE4305Lab12,484869048,SystemVerilog,ECE4305Lab12,2,0,2023-01-26 21:00:17+00:00,[],None
365,https://github.com/cjl99/HEAX-NTT.git,2022-05-01 06:35:52+00:00,Reproduce HEAX NTT Module,0,cjl99/HEAX-NTT,487464373,SystemVerilog,HEAX-NTT,12,0,2023-04-09 07:58:41+00:00,[],None
366,https://github.com/DragonPrime10/CryptoCracking.git,2022-04-30 20:22:44+00:00,Cracking a DES encryption key using an FPGA,0,DragonPrime10/CryptoCracking,487373824,SystemVerilog,CryptoCracking,5918,0,2022-04-30 20:23:42+00:00,[],None
367,https://github.com/mstfalkan/digitaldesign.git,2022-03-27 16:41:20+00:00,The projects which are done for Digital Design Laboratory course.,0,mstfalkan/digitaldesign,474697587,SystemVerilog,digitaldesign,577,0,2022-06-02 21:31:54+00:00,[],None
368,https://github.com/imubarek/TabulationHashing.git,2022-03-31 20:39:35+00:00,,0,imubarek/TabulationHashing,476470949,SystemVerilog,TabulationHashing,131,0,2022-03-31 20:40:27+00:00,[],None
369,https://github.com/shlyapo/Labs_ABC.git,2022-04-04 18:04:58+00:00,,0,shlyapo/Labs_ABC,477817228,SystemVerilog,Labs_ABC,80277,0,2022-06-21 10:39:51+00:00,[],None
370,https://github.com/MabinMat/DE-10Lite_RCcar.git,2022-04-01 18:56:17+00:00,,0,MabinMat/DE-10Lite_RCcar,476836612,SystemVerilog,DE-10Lite_RCcar,190,0,2022-04-01 18:57:34+00:00,[],None
371,https://github.com/HiracharleFranklin/KOF-implementation-based-on-FPGA.git,2022-04-23 01:31:08+00:00,"This project implements the classical video game Streetfighter on an FPGA board and SystemVerilog Language. Our design includes NIOS II SoC for interfacing with a USB Keyboard as the game controller to manage the keyboard input. The main game logic is supported by FSMs. The animation is done through a sequence of sprites controlled by an animation FSM. The background, sprites and music are stored in SRAM as buffers.",1,HiracharleFranklin/KOF-implementation-based-on-FPGA,484616620,SystemVerilog,KOF-implementation-based-on-FPGA,17469,0,2022-04-23 01:32:45+00:00,[],None
372,https://github.com/dbrody112/Computer-Architecture-4-bit-CPU.git,2022-04-21 20:55:28+00:00,4-bit computer created y Dan Brody and Colin Hwang,0,dbrody112/Computer-Architecture-4-bit-CPU,484202424,SystemVerilog,Computer-Architecture-4-bit-CPU,2467,0,2022-05-15 20:30:35+00:00,[],None
373,https://github.com/AnastasiaMCunningham/PWM-Generator.git,2022-04-20 19:17:21+00:00,"In SystemVerilog -- Takes in configuration settings and data to be represented as a PWM, outputs PWM. ",0,AnastasiaMCunningham/PWM-Generator,483783943,SystemVerilog,PWM-Generator,28,0,2022-04-20 22:49:46+00:00,[],None
374,https://github.com/tmddud20/MIPS_single_cycle_with_bne.git,2022-04-29 10:37:42+00:00,modify MISP single-cycle for bne instruction,0,tmddud20/MIPS_single_cycle_with_bne,486933108,SystemVerilog,MIPS_single_cycle_with_bne,3,0,2022-04-29 10:39:55+00:00,[],None
375,https://github.com/peterzhong2001/EE469_CPU.git,2022-04-10 22:12:03+00:00,,0,peterzhong2001/EE469_CPU,480152501,SystemVerilog,EE469_CPU,17,0,2022-04-10 22:22:10+00:00,[],None
376,https://github.com/31shal/AXI-slave.git,2022-04-08 13:23:54+00:00,,0,31shal/AXI-slave,479400024,SystemVerilog,AXI-slave,1,0,2022-04-08 19:51:14+00:00,[],None
377,https://github.com/mohamedbouaziztn/C256BreakTheBrick.git,2022-04-11 23:37:19+00:00,,1,mohamedbouaziztn/C256BreakTheBrick,480586708,SystemVerilog,C256BreakTheBrick,111954,0,2022-04-11 23:51:49+00:00,[],None
378,https://github.com/semanurozyilmaz/RISC-V-TABANLI-ISLEMCI-TASARIMI.git,2022-04-11 19:09:33+00:00,RISC-V TABANLI İŞLEMCİ TASARIMI,0,semanurozyilmaz/RISC-V-TABANLI-ISLEMCI-TASARIMI,480516781,SystemVerilog,RISC-V-TABANLI-ISLEMCI-TASARIMI,1362,0,2022-04-11 19:12:06+00:00,[],None
379,https://github.com/KuiHouLiao/HW3.git,2022-05-09 00:31:06+00:00,,0,KuiHouLiao/HW3,490087601,SystemVerilog,HW3,5,0,2022-05-09 00:34:34+00:00,[],None
380,https://github.com/Karthikeyan564/tester_ci.git,2022-05-10 16:50:56+00:00,,0,Karthikeyan564/tester_ci,490785007,SystemVerilog,tester_ci,658,0,2022-05-10 17:01:34+00:00,[],None
381,https://github.com/JustinWang781/Clocked_Adder_UVM.git,2022-03-27 00:33:25+00:00,,0,JustinWang781/Clocked_Adder_UVM,474499158,SystemVerilog,Clocked_Adder_UVM,507,0,2022-03-27 00:41:53+00:00,[],None
382,https://github.com/abucturab/bitcoin_script_RISCify.git,2022-03-27 01:25:44+00:00,Analyse the existing bitcoin script instruction set and RISCify it to have a minimum set of primitive opcodes. Design and synthesize hardware for executing scripts.,1,abucturab/bitcoin_script_RISCify,474506310,SystemVerilog,bitcoin_script_RISCify,949,0,2022-04-13 17:28:11+00:00,[],None
383,https://github.com/DurgaMutluri/UART_UVM.git,2022-03-22 19:58:27+00:00,,1,DurgaMutluri/UART_UVM,472918382,SystemVerilog,UART_UVM,14,0,2022-03-24 19:35:58+00:00,[],None
384,https://github.com/hthorben/wide_alu_ip.git,2022-03-16 14:08:03+00:00,,0,hthorben/wide_alu_ip,470610533,SystemVerilog,wide_alu_ip,9,0,2022-03-16 14:13:04+00:00,[],None
385,https://github.com/RehanEjaz/apb-gpio-tested.git,2022-03-13 12:48:20+00:00,APB based GPIO peripheral with fully automated testbench based on random stimulus generation.,0,RehanEjaz/apb-gpio-tested,469369498,SystemVerilog,apb-gpio-tested,196,0,2022-03-13 12:55:41+00:00,[],None
386,https://github.com/YermalovichDzmitry/ABC.git,2022-03-12 17:40:07+00:00,,0,YermalovichDzmitry/ABC,469155525,SystemVerilog,ABC,79731,0,2022-09-01 18:37:11+00:00,[],None
387,https://github.com/AlSaqr-platform/axi_scmi_mailbox.git,2022-05-02 12:27:21+00:00,,0,AlSaqr-platform/axi_scmi_mailbox,487835875,SystemVerilog,axi_scmi_mailbox,502,0,2024-03-31 14:13:48+00:00,[],None
388,https://github.com/CalvinVeldman/Piano-Tiles-on-FPGA.git,2022-04-11 22:57:09+00:00,,0,CalvinVeldman/Piano-Tiles-on-FPGA,480578280,SystemVerilog,Piano-Tiles-on-FPGA,23670,0,2022-04-19 00:02:17+00:00,[],None
389,https://github.com/TrentWilli/CompArch_Lab3.git,2022-03-11 20:18:37+00:00,,0,TrentWilli/CompArch_Lab3,468888522,SystemVerilog,CompArch_Lab3,12,0,2022-03-11 20:21:40+00:00,[],None
390,https://github.com/efvdr/AHBL_SOC_IBEX.git,2022-04-11 11:05:06+00:00,ibex soc,0,efvdr/AHBL_SOC_IBEX,480342925,SystemVerilog,AHBL_SOC_IBEX,233,0,2022-04-11 11:27:13+00:00,[],None
391,https://github.com/VoidStardust/P4FPGA.git,2022-04-11 08:11:28+00:00,,1,VoidStardust/P4FPGA,480286132,,P4FPGA,295,0,2022-04-11 03:49:01+00:00,[],None
392,https://github.com/jmerc9/273pg4.git,2022-04-09 17:56:02+00:00,This is the repository for group 4's EE273 semester project.,0,jmerc9/273pg4,479803934,SystemVerilog,273pg4,3,0,2022-04-09 18:53:53+00:00,[],None
393,https://github.com/nivethasaravanan1995/RAM.git,2022-04-21 06:26:58+00:00,,0,nivethasaravanan1995/RAM,483932330,SystemVerilog,RAM,20,0,2022-04-21 06:27:32+00:00,[],None
394,https://github.com/Mahmoud-geberty/Hardware_Design_Projects.git,2022-04-17 03:05:30+00:00,A repository where I intend to upload most Hardware design projects I make.,0,Mahmoud-geberty/Hardware_Design_Projects,482413345,SystemVerilog,Hardware_Design_Projects,26,0,2022-04-17 05:04:26+00:00,"['rtl', 'systemverilog', 'testbenches', 'verilog']",https://api.github.com/licenses/mit
395,https://github.com/TravisLei20/Ecen323Labs.git,2022-04-21 22:34:41+00:00,,0,TravisLei20/Ecen323Labs,484223860,SystemVerilog,Ecen323Labs,20869,0,2022-05-04 01:52:44+00:00,[],None
396,https://github.com/s1410932004/hw1.git,2022-03-23 16:24:43+00:00,,0,s1410932004/hw1,473269145,SystemVerilog,hw1,1,0,2022-03-23 16:26:28+00:00,[],None
397,https://github.com/hansikaweerasena/RouterNoC.git,2022-03-25 15:50:00+00:00,,0,hansikaweerasena/RouterNoC,474072082,SystemVerilog,RouterNoC,21,0,2022-03-25 16:06:36+00:00,[],None
398,https://github.com/mororo18/cl2.git,2022-05-02 19:00:40+00:00,,0,mororo18/cl2,487958555,SystemVerilog,cl2,9953,0,2022-05-02 20:25:21+00:00,[],None
399,https://github.com/libxsmm/fpga_ai_nic.git,2022-05-10 10:32:43+00:00,An Intel FPGA AI NIC implementation that offloads All-Reduce in distributed training,4,libxsmm/fpga_ai_nic,490649624,SystemVerilog,fpga_ai_nic,626,0,2023-06-13 15:08:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
400,https://github.com/jbadkins23/counter-abstraction.git,2022-05-02 17:37:01+00:00,An example of counter abstraction for a simple SystemVerilog counter.,0,jbadkins23/counter-abstraction,487934336,SystemVerilog,counter-abstraction,6,0,2022-05-03 00:31:24+00:00,[],https://api.github.com/licenses/apache-2.0
401,https://github.com/cristian-grecu/ELEC391-quartus-modelsim-tutorial.git,2022-05-10 22:26:20+00:00,,0,cristian-grecu/ELEC391-quartus-modelsim-tutorial,490878759,SystemVerilog,ELEC391-quartus-modelsim-tutorial,7444,0,2022-05-17 19:01:39+00:00,[],None
402,https://github.com/aryatyagi14/SLC3.git,2022-03-16 00:07:52+00:00,"We essentially created a small computer which can do a limited amount of operations. The computer can do Add, Subtract and all the basics, but can also do things like sort, list, etc. ",0,aryatyagi14/SLC3,470371812,SystemVerilog,SLC3,21,0,2022-03-16 00:10:28+00:00,[],None
403,https://github.com/Lucas-fm1/exp_golomb.git,2022-03-15 20:24:48+00:00,"Exponentional-Golomb encoder and decoder in hardware implementation, 8 bits inputs",0,Lucas-fm1/exp_golomb,470320661,SystemVerilog,exp_golomb,4,0,2022-03-15 20:27:07+00:00,[],None
404,https://github.com/AyyazTariq95/AHBLiteVerificationAyyazTariq.git,2022-03-31 08:12:01+00:00,,0,AyyazTariq95/AHBLiteVerificationAyyazTariq,476212148,SystemVerilog,AHBLiteVerificationAyyazTariq,1125,0,2022-04-12 18:46:20+00:00,[],None
405,https://github.com/Lightelligence/sv_proto.git,2022-04-05 13:05:55+00:00,Limited support for Protocol Buffers in SystemVerilog.,1,Lightelligence/sv_proto,478132442,SystemVerilog,sv_proto,105,0,2022-04-05 13:09:54+00:00,[],
406,https://github.com/DRA-chaos/ECS-326-ATM-machine-using-Verilog.git,2022-04-09 11:58:15+00:00,,0,DRA-chaos/ECS-326-ATM-machine-using-Verilog,479712563,SystemVerilog,ECS-326-ATM-machine-using-Verilog,358,0,2022-05-08 04:31:47+00:00,[],https://api.github.com/licenses/mit
407,https://github.com/jot33/asteroid-avoider.git,2022-04-13 00:29:28+00:00,Asteroid Avoider game developed for Fall 2021 course at University of Washington.,0,jot33/asteroid-avoider,481016572,SystemVerilog,asteroid-avoider,6931,0,2022-05-14 17:21:06+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/LamasHub/DNA.git,2022-04-10 18:19:41+00:00,Hardware Accelerator for Three-Dimensional DNA Alignment,0,LamasHub/DNA,480102651,SystemVerilog,DNA,14,0,2022-04-10 18:41:59+00:00,[],None
409,https://github.com/UmerShahidengr/FPU_Division.git,2022-04-16 09:54:48+00:00,SystemVerilog based IEEE-754 Floating Point Division Algorithm. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.,0,UmerShahidengr/FPU_Division,482216647,SystemVerilog,FPU_Division,25,0,2022-04-16 09:55:58+00:00,[],None
410,https://github.com/rhar000/ArtyChip8.git,2022-03-09 07:01:37+00:00,An FPGA implementation of CHIP-8 on the Arty-A7 development board using VHDL.,0,rhar000/ArtyChip8,467813780,SystemVerilog,ArtyChip8,6805,0,2022-03-16 03:51:25+00:00,[],None
411,https://github.com/tsanyi0119/Hw03.git,2022-04-23 16:23:32+00:00,,0,tsanyi0119/Hw03,484798078,SystemVerilog,Hw03,4,0,2022-04-23 16:50:59+00:00,[],None
412,https://github.com/HandsomeKid666/voter_case.git,2022-04-24 09:56:45+00:00,,0,HandsomeKid666/voter_case,484988728,SystemVerilog,voter_case,1,0,2022-04-24 09:57:13+00:00,[],None
413,https://github.com/yunchiaaa/Homework3.git,2022-04-23 18:00:20+00:00,,0,yunchiaaa/Homework3,484820308,SystemVerilog,Homework3,3,0,2022-04-23 18:04:06+00:00,[],None
414,https://github.com/NP95/m.git,2022-04-09 08:47:55+00:00,A solution to a packet parsing design challenge.,0,NP95/m,479669649,SystemVerilog,m,208,0,2023-10-22 00:22:28+00:00,[],None
415,https://github.com/sigasi/Sigasi_CLI_in_CI_demo.git,2022-05-04 08:36:10+00:00,A demonstration of how the Sigasi CLI can be used in a CI/CD pipeline,0,sigasi/Sigasi_CLI_in_CI_demo,488511300,SystemVerilog,Sigasi_CLI_in_CI_demo,23,0,2022-05-04 13:38:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
416,https://github.com/gfrank1688/VLSI-HW.git,2022-03-07 02:02:00+00:00,,0,gfrank1688/VLSI-HW,466910010,SystemVerilog,VLSI-HW,23,0,2022-03-07 02:06:56+00:00,[],None
417,https://github.com/LURADU/TSC.git,2022-03-07 12:39:03+00:00,,0,LURADU/TSC,467088281,SystemVerilog,TSC,8209,0,2022-03-14 19:14:09+00:00,[],None
418,https://github.com/Exxcalibur/CacheCohVerif.git,2022-03-05 15:40:20+00:00,,0,Exxcalibur/CacheCohVerif,466494814,SystemVerilog,CacheCohVerif,11,0,2022-03-05 15:40:25+00:00,[],None
419,https://github.com/Emerald52/HW3.git,2022-04-23 17:30:58+00:00,,0,Emerald52/HW3,484813752,SystemVerilog,HW3,3,0,2022-05-15 17:29:35+00:00,[],None
420,https://github.com/ce323/mips-handouts.git,2022-04-30 02:25:22+00:00,,3,ce323/mips-handouts,487162303,SystemVerilog,mips-handouts,15,0,2022-04-30 10:19:11+00:00,[],None
421,https://github.com/Alaa-Morsy/Assembly_withMIPS_processor.git,2022-05-05 10:51:35+00:00,"this project : Write/Get simple C code   ex: multiplication program of matrices  Translate C code to assembly by hand Validate you translation using MARS simulator  Convert assembly code to machine code using MARS assembler  Upload to the memory of the single-cycle processor, run the Verilog code of single-cycle processor on Modelsim and see the ISA execution",0,Alaa-Morsy/Assembly_withMIPS_processor,488934073,SystemVerilog,Assembly_withMIPS_processor,468,0,2022-05-05 11:04:07+00:00,[],None
422,https://github.com/Dole97/FSM_Traffic_Light_Controller.git,2022-04-06 02:39:31+00:00,,0,Dole97/FSM_Traffic_Light_Controller,478376523,SystemVerilog,FSM_Traffic_Light_Controller,10,0,2022-04-06 06:32:16+00:00,[],None
423,https://github.com/Tse3792/SV-based_mem_veri_exam.git,2022-04-05 07:24:50+00:00,There is an example code(SV-based mem verification testbench),0,Tse3792/SV-based_mem_veri_exam,478018662,SystemVerilog,SV-based_mem_veri_exam,4,0,2022-04-05 07:27:58+00:00,[],None
424,https://github.com/SteveLRojas/NeonFox.git,2022-03-11 02:11:29+00:00,16-bit pipelined CPU with all new ISA. Includes test platform.,0,SteveLRojas/NeonFox,468576632,SystemVerilog,NeonFox,2342,0,2022-03-11 02:22:54+00:00,[],None
425,https://github.com/Andrew-LTC/ECE4305Lab7.git,2022-03-09 23:25:06+00:00,,0,Andrew-LTC/ECE4305Lab7,468124241,SystemVerilog,ECE4305Lab7,262,0,2023-01-26 21:10:39+00:00,[],None
426,https://github.com/Inhyuk-Yoo/risk_v.git,2022-04-20 09:18:48+00:00,,0,Inhyuk-Yoo/risk_v,483586695,SystemVerilog,risk_v,6,0,2022-04-20 09:19:08+00:00,[],None
427,https://github.com/zjcymk/FPGA_homework.git,2022-05-01 08:38:59+00:00,,0,zjcymk/FPGA_homework,487486102,SystemVerilog,FPGA_homework,273,0,2022-05-01 09:47:23+00:00,[],None
428,https://github.com/GhulamMustafa42/AHBLite-Protocol.git,2022-03-31 07:26:37+00:00,,1,GhulamMustafa42/AHBLite-Protocol,476196906,SystemVerilog,AHBLite-Protocol,980,0,2023-08-09 16:24:05+00:00,[],None
429,https://github.com/M-Mashreghi/Digital-Logic-Design-CA.git,2022-03-17 21:06:27+00:00,Computer Assignment of Digital Logic Design,0,M-Mashreghi/Digital-Logic-Design-CA,471142791,SystemVerilog,Digital-Logic-Design-CA,66121,0,2023-08-17 23:58:28+00:00,[],None
430,https://github.com/HSIAOYEUCHERN/HW1.git,2022-03-28 03:17:44+00:00,,0,HSIAOYEUCHERN/HW1,474829295,SystemVerilog,HW1,26,0,2022-03-28 03:18:35+00:00,[],None
431,https://github.com/KuiHouLiao/hw1-NUTC.git,2022-03-28 03:10:25+00:00,,0,KuiHouLiao/hw1-NUTC,474827725,SystemVerilog,hw1-NUTC,3,0,2022-03-28 03:11:35+00:00,[],None
432,https://github.com/zozo5085/3-to-8-Decoder.git,2022-03-27 09:35:37+00:00,digital logic practice,0,zozo5085/3-to-8-Decoder,474592652,SystemVerilog,3-to-8-Decoder,3,0,2022-03-27 09:37:03+00:00,[],None
433,https://github.com/solderneer/ELEC0004.git,2022-03-15 20:50:10+00:00,All ELEC0004 related projects and assignments,0,solderneer/ELEC0004,470327504,SystemVerilog,ELEC0004,18,0,2023-07-01 06:07:30+00:00,['university-coursework'],None
434,https://github.com/swetharajagopalan17/SystemVerilog.git,2022-03-14 18:45:23+00:00,,0,swetharajagopalan17/SystemVerilog,469863489,SystemVerilog,SystemVerilog,105,0,2022-08-03 22:45:09+00:00,[],None
435,https://github.com/itzmemuhammed/itzmemuhammed.git,2022-03-16 06:06:09+00:00,Config files for my GitHub profile.,0,itzmemuhammed/itzmemuhammed,470454094,SystemVerilog,itzmemuhammed,2,0,2023-09-07 17:04:01+00:00,"['config', 'github-config']",None
436,https://github.com/DIPS6114/apb.git,2022-05-11 10:32:10+00:00,,0,DIPS6114/apb,491063427,SystemVerilog,apb,15,0,2022-05-11 10:35:46+00:00,[],None
437,https://github.com/beatrizaf/Projeto-de-Sistema-Digitais.git,2022-04-14 20:04:23+00:00,⚡ Projetos desenvolvidos em SystemVerilog na disciplina de Projeto de Sistema Digitais (PSD),0,beatrizaf/Projeto-de-Sistema-Digitais,481734513,SystemVerilog,Projeto-de-Sistema-Digitais,9,0,2022-04-14 23:03:32+00:00,[],None
438,https://github.com/vgtutf081/FpgaPractrice.git,2022-05-03 13:00:46+00:00,,0,vgtutf081/FpgaPractrice,488211764,SystemVerilog,FpgaPractrice,2592,0,2022-10-26 19:51:35+00:00,[],None
439,https://github.com/yanlin0526/Hw4.git,2022-05-02 03:26:18+00:00,,0,yanlin0526/Hw4,487704890,SystemVerilog,Hw4,1,0,2022-05-02 03:33:16+00:00,[],None
440,https://github.com/HandsomeKid666/BCD-up-counter.git,2022-05-01 08:11:01+00:00,,0,HandsomeKid666/BCD-up-counter,487480938,SystemVerilog,BCD-up-counter,1,0,2022-05-01 08:12:54+00:00,[],None
441,https://github.com/shbz1998/ALU.git,2022-05-02 23:40:26+00:00,,0,shbz1998/ALU,488022499,SystemVerilog,ALU,5,0,2022-05-02 23:47:02+00:00,[],None
442,https://github.com/garima090893/uvm.git,2022-05-11 17:07:26+00:00,,0,garima090893/uvm,491203216,SystemVerilog,uvm,2,0,2022-05-11 17:10:27+00:00,[],None
443,https://github.com/xcelerium/axi_vreader_vwriter.git,2022-04-15 07:58:23+00:00,,0,xcelerium/axi_vreader_vwriter,481883162,SystemVerilog,axi_vreader_vwriter,38,0,2022-04-15 07:59:26+00:00,[],
444,https://github.com/OYounis/AESgen.git,2022-04-14 23:03:26+00:00,A python based AES core generator,0,OYounis/AESgen,481773100,SystemVerilog,AESgen,13,0,2022-04-15 14:52:07+00:00,[],None
445,https://github.com/ZMXSSC/ECE-111-Final_Project.git,2022-03-07 07:22:39+00:00,,0,ZMXSSC/ECE-111-Final_Project,466985864,SystemVerilog,ECE-111-Final_Project,5435,0,2022-03-07 07:22:50+00:00,[],None
446,https://github.com/Daniela2712/LabTSC.git,2022-03-07 10:50:29+00:00,,0,Daniela2712/LabTSC,467053582,SystemVerilog,LabTSC,8112,0,2022-03-14 12:12:04+00:00,[],None
447,https://github.com/dave2929/u50_test.git,2022-03-06 01:52:52+00:00,,0,dave2929/u50_test,466611232,SystemVerilog,u50_test,166,0,2022-03-13 00:43:50+00:00,[],None
448,https://github.com/neamtuelena/Laborator-tsc.git,2022-03-07 10:54:37+00:00,,0,neamtuelena/Laborator-tsc,467054925,SystemVerilog,Laborator-tsc,8104,0,2022-03-14 12:16:42+00:00,[],None
449,https://github.com/jiangaihui75/-ZCU104-PL-DDR4-HDMI-.git,2022-03-11 08:58:40+00:00,,0,jiangaihui75/-ZCU104-PL-DDR4-HDMI-,468677456,SystemVerilog,-ZCU104-PL-DDR4-HDMI-,686,0,2022-06-17 14:33:00+00:00,[],None
450,https://github.com/sethr07/Parkinglot_Counter.git,2022-03-11 03:31:46+00:00,,0,sethr07/Parkinglot_Counter,468595247,SystemVerilog,Parkinglot_Counter,307,0,2022-03-11 03:33:35+00:00,[],None
451,https://github.com/julius910327/-Digital-Logic-Design-Experiments.git,2022-03-30 08:16:19+00:00,,0,julius910327/-Digital-Logic-Design-Experiments,475783496,SystemVerilog,-Digital-Logic-Design-Experiments,14,0,2022-03-30 12:15:27+00:00,[],None
452,https://github.com/feiyuy/ECE-260C.git,2022-04-06 05:24:58+00:00,,0,feiyuy/ECE-260C,478414665,SystemVerilog,ECE-260C,3797,0,2022-06-09 18:15:01+00:00,[],None
453,https://github.com/gary3123/3_27_homework.git,2022-03-27 12:31:59+00:00,,0,gary3123/3_27_homework,474631786,SystemVerilog,3_27_homework,3,0,2022-03-27 12:32:46+00:00,[],None
454,https://github.com/yanlin0526/Hw01.git,2022-03-28 03:54:12+00:00,,0,yanlin0526/Hw01,474837489,SystemVerilog,Hw01,1,0,2022-03-28 04:02:18+00:00,[],None
455,https://github.com/vighneshiyer/hammer-sandbox.git,2022-03-17 00:55:56+00:00,A repo that contains a minimal build of hammer and plugins to run an RTL -> GDS flow (superceded by ucb-bar/hammer/e2e),0,vighneshiyer/hammer-sandbox,470800585,SystemVerilog,hammer-sandbox,3,0,2023-03-20 23:30:47+00:00,[],None
456,https://github.com/RBzhang/MIPS_pipeline.git,2022-03-12 09:38:26+00:00,,0,RBzhang/MIPS_pipeline,469039314,SystemVerilog,MIPS_pipeline,45,0,2022-03-12 09:43:27+00:00,[],None
457,https://github.com/KinzaQamar/SV-UVM-Examples.git,2022-03-17 07:58:50+00:00,This repository contains the practice code related to SystemVerilog UVM,0,KinzaQamar/SV-UVM-Examples,470898430,SystemVerilog,SV-UVM-Examples,22,0,2022-03-18 19:58:55+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/dineshannayya/ycr4c.git,2022-03-19 10:37:00+00:00,,0,dineshannayya/ycr4c,471663761,SystemVerilog,ycr4c,819,0,2022-03-19 10:37:18+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/JDuchniewicz/fpga-tcpdump.git,2022-03-19 10:56:26+00:00,Repository for FPGA accelerated tcpdump via BPF,0,JDuchniewicz/fpga-tcpdump,471668153,SystemVerilog,fpga-tcpdump,119,0,2023-10-10 02:32:29+00:00,[],None
460,https://github.com/asd392229/-.git,2022-03-27 14:58:34+00:00,,0,asd392229/-,474670308,SystemVerilog,-,1,0,2022-03-27 14:58:53+00:00,[],None
461,https://github.com/AlExx1022/decoder_3_8.git,2022-03-27 06:12:07+00:00,homework,0,AlExx1022/decoder_3_8,474551445,SystemVerilog,decoder_3_8,2,0,2022-03-27 06:27:27+00:00,[],None
462,https://github.com/jpy794/very-simple-cpu.git,2022-04-28 04:57:16+00:00,A synthesizable 5-stage pipeline RISC-V CPU for COD course of USTC.,0,jpy794/very-simple-cpu,486451474,SystemVerilog,very-simple-cpu,11,0,2022-07-24 12:58:38+00:00,[],None
463,https://github.com/sathishbit1985/ECE571_8237A_DMA_Controller.git,2022-04-28 03:30:23+00:00,,0,sathishbit1985/ECE571_8237A_DMA_Controller,486433084,SystemVerilog,ECE571_8237A_DMA_Controller,4234,0,2022-07-15 18:31:08+00:00,[],None
464,https://github.com/j-marjanovic/uvm-playground.git,2022-05-07 20:23:31+00:00,,0,j-marjanovic/uvm-playground,489774344,SystemVerilog,uvm-playground,5,0,2022-05-08 17:27:24+00:00,[],None
465,https://github.com/WongFoo001/morse_decoder.git,2022-04-29 01:04:00+00:00,,0,WongFoo001/morse_decoder,486794885,SystemVerilog,morse_decoder,412,0,2022-04-29 01:08:56+00:00,[],None
466,https://github.com/h1mit/amsuc_vga.git,2022-04-28 15:04:10+00:00,,0,h1mit/amsuc_vga,486641362,SystemVerilog,amsuc_vga,8788,0,2022-04-28 20:34:57+00:00,[],None
467,https://github.com/perovskite514/RISC-V_based_CPU.git,2022-04-25 10:59:19+00:00,,0,perovskite514/RISC-V_based_CPU,485333960,SystemVerilog,RISC-V_based_CPU,20,0,2022-04-25 11:55:29+00:00,[],None
468,https://github.com/yschandana1497/CSCE_714_project.git,2022-05-01 19:03:20+00:00,,0,yschandana1497/CSCE_714_project,487619280,SystemVerilog,CSCE_714_project,23982,0,2022-05-02 02:21:53+00:00,[],None
469,https://github.com/Emerald52/HW4.git,2022-05-01 17:27:02+00:00,,0,Emerald52/HW4,487598953,SystemVerilog,HW4,1,0,2022-05-01 17:27:50+00:00,[],None
470,https://github.com/bhargav253/fpga_trials.git,2022-05-04 22:44:18+00:00,,0,bhargav253/fpga_trials,488763369,SystemVerilog,fpga_trials,3,0,2022-05-04 22:46:44+00:00,[],None
471,https://github.com/yanlin0526/HW3.git,2022-04-24 03:05:54+00:00,,0,yanlin0526/HW3,484910991,SystemVerilog,HW3,1,0,2022-04-24 03:08:54+00:00,[],None
472,https://github.com/jayhusemi/NoCRouter.git,2022-05-04 01:03:22+00:00,,0,jayhusemi/NoCRouter,488410778,SystemVerilog,NoCRouter,650,0,2022-05-04 01:03:54+00:00,[],https://api.github.com/licenses/mit
473,https://github.com/deepakcr7ms7/Harware_Generation_Tool.git,2022-03-31 23:49:14+00:00,"• Built a tool that flexibly generates hardware to accelerate the evaluation of multiple layers of convolution system with a non-linear function called a ReLU after each convolution • Designed it using digital system design techniques such as control module, data path and FSM • Enhanced the speed by adding parallelism and pipelining  • Programmed the tool by C++ for software development and System Verilog to generate the hardware • Tested the tool by using random testbenches for its speed, area, throughput and energy consumption",0,deepakcr7ms7/Harware_Generation_Tool,476513542,SystemVerilog,Harware_Generation_Tool,2218,0,2022-04-01 00:04:13+00:00,[],None
474,https://github.com/padung99/svFPGA_project.git,2022-04-11 11:07:55+00:00,,0,padung99/svFPGA_project,480343719,SystemVerilog,svFPGA_project,433,0,2022-04-11 11:15:35+00:00,[],None
475,https://github.com/pcornier/65C816.git,2022-04-14 16:02:00+00:00,Verilog conversion of the 65C816 VHDL core,0,pcornier/65C816,481665897,SystemVerilog,65C816,14,0,2022-04-14 16:02:39+00:00,[],None
476,https://github.com/vagrant313/axi_stream_work.git,2022-03-18 13:07:51+00:00,This repository will reflect axi stream based IP designs,0,vagrant313/axi_stream_work,471371807,SystemVerilog,axi_stream_work,22,0,2022-03-18 16:54:44+00:00,[],None
477,https://github.com/AlexBadita/TSC.git,2022-03-07 08:17:05+00:00,,0,AlexBadita/TSC,467002603,SystemVerilog,TSC,8159,0,2022-03-14 09:48:46+00:00,[],None
478,https://github.com/vikas-bhandari/Learn_system_verilog.git,2022-03-05 09:29:41+00:00,Repo to learn system verilog for Hardware verification,0,vikas-bhandari/Learn_system_verilog,466408001,SystemVerilog,Learn_system_verilog,11,0,2022-03-05 14:50:30+00:00,[],None
479,https://github.com/ajscotte/ALU-pipeline.git,2022-03-06 06:04:46+00:00,,0,ajscotte/ALU-pipeline,466651529,SystemVerilog,ALU-pipeline,266,0,2022-03-06 06:05:17+00:00,[],None
480,https://github.com/jason31416/blockwar.git,2022-04-07 13:53:51+00:00,a simple gun game,0,jason31416/blockwar,479007200,SystemVerilog,blockwar,81,0,2023-02-22 09:57:53+00:00,[],https://api.github.com/licenses/mit
481,https://github.com/arshsalym/eggdone.git,2022-04-08 20:22:56+00:00,,0,arshsalym/eggdone,479528113,SystemVerilog,eggdone,1772,0,2022-04-08 20:25:54+00:00,[],None
482,https://github.com/vj-sananda/free-sv-simulator.git,2022-03-27 23:05:09+00:00,,0,vj-sananda/free-sv-simulator,474781199,SystemVerilog,free-sv-simulator,5535,0,2022-03-27 23:08:59+00:00,[],None
483,https://github.com/MadmanSonic/EE552_project.git,2022-04-08 03:45:59+00:00,,0,MadmanSonic/EE552_project,479234666,SystemVerilog,EE552_project,47,0,2022-04-26 06:14:19+00:00,[],None
484,https://github.com/Eman-Ismaeil/multi-mode-counter.git,2022-04-16 15:43:10+00:00,,0,Eman-Ismaeil/multi-mode-counter,482293942,SystemVerilog,multi-mode-counter,8,0,2022-04-18 11:41:13+00:00,[],None
485,https://github.com/JimKnowler/formalmethods-zipcpu-class-verilog.git,2022-03-11 09:28:42+00:00,Verilog Examples and exercises from ZipCPU's formal methods class,0,JimKnowler/formalmethods-zipcpu-class-verilog,468686908,SystemVerilog,formalmethods-zipcpu-class-verilog,123,0,2022-03-11 09:29:02+00:00,[],None
486,https://github.com/uzair141/Uart.git,2022-03-11 10:34:30+00:00,,0,uzair141/Uart,468707612,SystemVerilog,Uart,15,0,2022-03-11 10:39:19+00:00,[],None
487,https://github.com/Jay-Sperry/4243_Lab3.git,2022-03-24 22:07:07+00:00,,0,Jay-Sperry/4243_Lab3,473787821,SystemVerilog,4243_Lab3,16,0,2022-03-24 22:09:18+00:00,[],None
488,https://github.com/raadkhan/clk-div-by-7.git,2022-03-05 03:38:12+00:00,Odd clock divider (by 7) with a dual-edge FF,0,raadkhan/clk-div-by-7,466339838,SystemVerilog,clk-div-by-7,1,0,2022-03-05 03:47:37+00:00,[],None
489,https://github.com/xuan37/-.git,2022-03-24 14:31:47+00:00,,0,xuan37/-,473642403,SystemVerilog,-,1,0,2022-03-24 14:45:01+00:00,[],None
490,https://github.com/ikejokafor/verif_lib.git,2022-03-24 14:29:02+00:00,,0,ikejokafor/verif_lib,473641359,SystemVerilog,verif_lib,32,0,2022-03-24 14:39:50+00:00,[],None
491,https://github.com/TatshSiow/HW1.git,2022-03-27 14:00:35+00:00,Homework NUTC,0,TatshSiow/HW1,474654262,SystemVerilog,HW1,3,0,2022-03-27 14:34:07+00:00,[],None
492,https://github.com/pojung-Huang/logic_hw_1.git,2022-03-27 12:58:30+00:00,,0,pojung-Huang/logic_hw_1,474638338,SystemVerilog,logic_hw_1,3,0,2022-03-27 13:02:00+00:00,[],None
493,https://github.com/SasinduWijeratne/MTTKRP_FPGA.git,2022-04-15 02:19:42+00:00,,0,SasinduWijeratne/MTTKRP_FPGA,481810134,SystemVerilog,MTTKRP_FPGA,655,0,2022-04-15 03:43:48+00:00,[],None
494,https://github.com/Supernova2002/CompArchFinal.git,2022-04-27 17:15:45+00:00,,1,Supernova2002/CompArchFinal,486285114,SystemVerilog,CompArchFinal,74,0,2022-05-15 21:07:04+00:00,[],None
495,https://github.com/Botroskamal/Multi-mode-counter.git,2022-04-14 18:19:43+00:00,,0,Botroskamal/Multi-mode-counter,481707063,SystemVerilog,Multi-mode-counter,6,0,2022-05-12 18:34:46+00:00,[],None
496,https://github.com/madrat01/ECE551_Project.git,2022-04-25 21:19:14+00:00,"ECE 551 Project @ UW Madison, Spring 2022",0,madrat01/ECE551_Project,485538186,SystemVerilog,ECE551_Project,1331,0,2022-04-25 21:21:13+00:00,[],None
497,https://github.com/wei1105/HW3.git,2022-05-09 06:39:05+00:00,,0,wei1105/HW3,490164236,SystemVerilog,HW3,1,0,2022-05-09 06:39:50+00:00,[],None
498,https://github.com/Baray44/polytech20_22.git,2022-05-10 15:32:45+00:00,Магистратура. Политех. 2020-2022.,0,Baray44/polytech20_22,490758298,SystemVerilog,polytech20_22,467551,0,2022-12-05 17:16:11+00:00,"['kspt', 'polytech', 'spbpu', 'iknt']",https://api.github.com/licenses/mit
499,https://github.com/alexandergq/CPE233.git,2022-03-13 08:48:41+00:00,Labs from CPE233 Cal Poly,0,alexandergq/CPE233,469316455,SystemVerilog,CPE233,34,0,2022-03-13 09:08:33+00:00,[],None
500,https://github.com/s1410932002/practice.git,2022-03-22 13:29:45+00:00,,0,s1410932002/practice,472780459,SystemVerilog,practice,1,0,2022-03-22 13:38:28+00:00,[],None
501,https://github.com/Wishah-Naseer/diamond_core.git,2022-03-10 12:55:46+00:00,,0,Wishah-Naseer/diamond_core,468342606,SystemVerilog,diamond_core,54,0,2022-03-10 13:04:15+00:00,[],None
502,https://github.com/LiamMullen8/Xiphos.git,2022-03-22 06:45:49+00:00,Implementation of the Nand2Tetris Projects using SystemVerilog,0,LiamMullen8/Xiphos,472645288,SystemVerilog,Xiphos,29,0,2022-03-22 21:51:17+00:00,[],None
503,https://github.com/CozetteDyer/lab03.git,2022-03-20 19:42:30+00:00,Lab 3: Single-Cycle ARMv4 Microarchitecture Implementation in Verilog HDL,0,CozetteDyer/lab03,472084877,SystemVerilog,lab03,601,0,2022-09-12 21:00:55+00:00,[],None
504,https://github.com/Smitlea/SystemVerilog.git,2022-03-27 12:43:31+00:00,2 2 ,0,Smitlea/SystemVerilog,474634533,SystemVerilog,SystemVerilog,3,0,2022-03-27 18:25:31+00:00,[],None
505,https://github.com/jesselee1/18240-Lab-4.git,2022-03-29 00:27:20+00:00,,0,jesselee1/18240-Lab-4,475223985,SystemVerilog,18240-Lab-4,12,0,2022-03-29 00:30:06+00:00,[],None
506,https://github.com/Shreyas-borse/SHA-256-Bitcoin-Hash-Generation.git,2022-03-30 06:31:39+00:00,,0,Shreyas-borse/SHA-256-Bitcoin-Hash-Generation,475748877,SystemVerilog,SHA-256-Bitcoin-Hash-Generation,2441,0,2022-03-30 06:34:06+00:00,[],None
507,https://github.com/MuhammadSaad727/AMBA-AHB-LITE-2020-msee-130.git,2022-03-31 09:52:48+00:00,,0,MuhammadSaad727/AMBA-AHB-LITE-2020-msee-130,476245543,SystemVerilog,AMBA-AHB-LITE-2020-msee-130,424,0,2022-04-13 10:24:36+00:00,[],None
508,https://github.com/longingji/pulp_soc.git,2022-04-05 14:47:29+00:00,,0,longingji/pulp_soc,478173787,SystemVerilog,pulp_soc,105,0,2022-04-05 14:51:15+00:00,[],
509,https://github.com/DragonPrime10/Thunderbird-FSM.git,2022-04-07 20:42:37+00:00,Creating a thunderbird FSM through System Verilog,0,DragonPrime10/Thunderbird-FSM,479142326,SystemVerilog,Thunderbird-FSM,2510,0,2022-04-07 20:55:03+00:00,[],None
510,https://github.com/LandonVarner/ECEN3233LAB3-FSM-Thunderbird-Light-Controller-.git,2022-04-08 03:17:02+00:00,This project is from a lab in ECEN3233 Digital Logic Design class at Oklahoma State University,0,LandonVarner/ECEN3233LAB3-FSM-Thunderbird-Light-Controller-,479228208,SystemVerilog,ECEN3233LAB3-FSM-Thunderbird-Light-Controller-,3,0,2022-04-08 04:18:09+00:00,[],None
511,https://github.com/arkis-s/tau-processor.git,2022-04-07 20:33:37+00:00,,0,arkis-s/tau-processor,479139829,SystemVerilog,tau-processor,176,0,2022-05-25 04:46:03+00:00,[],None
512,https://github.com/DouglasWWolf/axi_dev.git,2022-04-03 21:20:06+00:00,AXI4-Lite bus-master (development),1,DouglasWWolf/axi_dev,477468534,SystemVerilog,axi_dev,107,0,2022-04-03 21:26:10+00:00,[],None
513,https://github.com/jshinde842/Traffic-Lights.git,2022-04-13 08:24:10+00:00,"Traffic Light Controller simulating a 6-way, 4-street intersection with 20 possible traffic light states. State transitions are defined by sensors that trigger on presence of a vehicle on the street in order to both minimize vehicle time spent at red lights and maximize traffic flow. ",0,jshinde842/Traffic-Lights,481132462,SystemVerilog,Traffic-Lights,12,0,2022-11-09 22:17:13+00:00,[],None
514,https://github.com/DhapSodiK/2022-241CW.git,2022-03-15 14:24:58+00:00,,0,DhapSodiK/2022-241CW,470195095,SystemVerilog,2022-241CW,51,0,2022-05-05 15:32:43+00:00,[],None
515,https://github.com/cse140l-sp22/Lab3-Starter-Code.git,2022-05-03 18:39:29+00:00,Lab3 Traffic Light Controller Starter Code,1,cse140l-sp22/Lab3-Starter-Code,488324104,SystemVerilog,Lab3-Starter-Code,8,0,2022-05-03 18:45:52+00:00,[],None
516,https://github.com/shashikant54/System_verilog.git,2022-05-03 04:41:54+00:00,,0,shashikant54/System_verilog,488079350,SystemVerilog,System_verilog,5,0,2022-05-03 04:44:26+00:00,[],None
517,https://github.com/Darcywantloli/voter.git,2022-05-01 14:38:40+00:00,,0,Darcywantloli/voter,487560860,SystemVerilog,voter,1,0,2022-05-01 14:39:53+00:00,[],None
518,https://github.com/harihitode/ffs_module.git,2022-05-05 14:32:18+00:00,Examples of Find First Set Module,0,harihitode/ffs_module,489007013,SystemVerilog,ffs_module,3,0,2022-05-05 14:32:47+00:00,[],None
519,https://github.com/AndrewJones-PSU/I2S2Test.git,2022-04-23 03:20:14+00:00,,0,AndrewJones-PSU/I2S2Test,484634135,SystemVerilog,I2S2Test,19,0,2022-04-23 07:03:44+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/gaburolo/LABORATORIO-4-DD.git,2022-04-23 04:04:40+00:00,,0,gaburolo/LABORATORIO-4-DD,484641729,SystemVerilog,LABORATORIO-4-DD,473590,0,2022-04-23 18:29:55+00:00,[],None
521,https://github.com/Miszq11/sin_generator.git,2022-04-24 11:08:00+00:00,,0,Miszq11/sin_generator,485003663,SystemVerilog,sin_generator,774,0,2022-04-29 01:30:08+00:00,[],None
522,https://github.com/longingji/wide_alu.git,2022-04-05 05:16:20+00:00,this is a add ip demo for pulp platform,0,longingji/wide_alu,477984662,SystemVerilog,wide_alu,12,0,2022-04-05 13:38:08+00:00,[],None
523,https://github.com/gary3123/Hw2.git,2022-04-05 07:09:35+00:00,,0,gary3123/Hw2,478014006,SystemVerilog,Hw2,0,0,2022-04-05 07:11:24+00:00,[],None
524,https://github.com/Hazem-ali/Counter-Game.git,2022-04-10 07:03:25+00:00,This is a simple counter game using SystemVerilog language,0,Hazem-ali/Counter-Game,479939583,SystemVerilog,Counter-Game,4,0,2022-06-19 09:23:23+00:00,[],None
525,https://github.com/azcem/game.git,2022-04-09 14:27:50+00:00,,0,azcem/game,479750308,SystemVerilog,game,7,0,2022-04-10 22:55:05+00:00,[],None
526,https://github.com/RandomActsOfGrammar/sterling.git,2022-04-14 00:44:51+00:00,A system for extensible languages defined using inference rules,0,RandomActsOfGrammar/sterling,481417896,SystemVerilog,sterling,550,0,2024-04-10 15:14:30+00:00,[],https://api.github.com/licenses/gpl-3.0
527,https://github.com/sergioagp/esrg-v.git,2022-03-30 12:25:14+00:00,Simple RV32I processor implementation,0,sergioagp/esrg-v,475867369,SystemVerilog,esrg-v,22,0,2022-03-30 12:26:05+00:00,[],None
528,https://github.com/alexxpercy/ELEC_241_C1.git,2022-03-29 13:19:44+00:00,,0,alexxpercy/ELEC_241_C1,475452123,SystemVerilog,ELEC_241_C1,274,0,2022-03-29 13:19:49+00:00,[],None
529,https://github.com/anbchi/Bitcoin.git,2022-04-16 00:54:40+00:00,,0,anbchi/Bitcoin,482121507,SystemVerilog,Bitcoin,4585,0,2022-04-16 00:55:54+00:00,[],None
530,https://github.com/chenxz1111/Computer-Organization.git,2022-04-17 07:35:50+00:00,,0,chenxz1111/Computer-Organization,482458087,SystemVerilog,Computer-Organization,99464,0,2022-04-17 08:30:39+00:00,[],None
531,https://github.com/zemingxie/ECE551_ebike.git,2022-04-29 17:00:15+00:00,,0,zemingxie/ECE551_ebike,487049304,SystemVerilog,ECE551_ebike,925,0,2022-04-29 17:01:35+00:00,[],None
532,https://github.com/hrzhao76/ECE271.git,2022-04-29 16:37:25+00:00,My self-taught course ECE 271 materials at UW. ,0,hrzhao76/ECE271,487042686,SystemVerilog,ECE271,20140,0,2022-06-30 15:30:03+00:00,[],None
533,https://github.com/alexwang2001/DigitalCircuit-System.git,2022-05-04 11:30:18+00:00,,0,alexwang2001/DigitalCircuit-System,488561736,SystemVerilog,DigitalCircuit-System,113,0,2022-05-04 11:37:55+00:00,[],None
534,https://github.com/yunchiaaa/Homework4.git,2022-05-01 15:12:17+00:00,,0,yunchiaaa/Homework4,487568714,SystemVerilog,Homework4,1,0,2022-05-02 03:32:09+00:00,[],None
535,https://github.com/Portgas97/fpga_full_hash_algorithm_des_sbox.git,2022-05-11 15:49:01+00:00,Simple implementation of an hash module based on the S-box of DES algorithm,0,Portgas97/fpga_full_hash_algorithm_des_sbox,491176641,SystemVerilog,fpga_full_hash_algorithm_des_sbox,1367,0,2022-06-27 17:11:04+00:00,[],None
536,https://github.com/AndrewJones-PSU/PillowCore-RISC-V-Processors.git,2022-03-06 07:08:55+00:00,,0,AndrewJones-PSU/PillowCore-RISC-V-Processors,466663432,SystemVerilog,PillowCore-RISC-V-Processors,4,0,2022-11-10 18:26:08+00:00,[],https://api.github.com/licenses/mit
537,https://github.com/lorenzo-saccaro/MAPD_A.git,2022-03-06 14:42:22+00:00,,0,lorenzo-saccaro/MAPD_A,466764905,SystemVerilog,MAPD_A,26100,0,2022-03-08 10:51:45+00:00,[],None
538,https://github.com/anhhao135/ECE-111-Final-Project-WI22.git,2022-03-09 11:59:38+00:00,SHA256 and Bitcoin implementation in SystemVerilog,0,anhhao135/ECE-111-Final-Project-WI22,467908523,SystemVerilog,ECE-111-Final-Project-WI22,66127,0,2022-03-09 12:24:14+00:00,[],None
539,https://github.com/SimiaoHuang/ECE551.git,2022-03-09 16:45:22+00:00,THE EX & HW of ECE551 SP2022,0,SimiaoHuang/ECE551,468012595,SystemVerilog,ECE551,8998,0,2022-03-09 20:40:28+00:00,[],None
540,https://github.com/clendening/KnightsTour.git,2022-03-09 16:55:14+00:00,,0,clendening/KnightsTour,468016134,SystemVerilog,KnightsTour,294,0,2022-11-04 19:23:52+00:00,[],None
541,https://github.com/sgno28/DigitalLab.git,2022-03-07 18:32:53+00:00,,0,sgno28/DigitalLab,467214393,SystemVerilog,DigitalLab,50,0,2022-03-07 18:34:47+00:00,[],None
542,https://github.com/T-Stolf/EECS-3216-Project.git,2022-03-10 03:15:33+00:00,,0,T-Stolf/EECS-3216-Project,468177033,SystemVerilog,EECS-3216-Project,16135,0,2023-01-28 01:22:39+00:00,[],None
543,https://github.com/krasus00/Cross-bar.git,2022-03-09 22:46:17+00:00,Cross-bar,0,krasus00/Cross-bar,468115466,SystemVerilog,Cross-bar,6324,0,2022-03-09 23:00:08+00:00,[],None
544,https://github.com/Wishah-Naseer/APB_interconnect.git,2022-03-10 16:41:44+00:00,,0,Wishah-Naseer/APB_interconnect,468428905,SystemVerilog,APB_interconnect,7,0,2022-03-10 16:43:53+00:00,[],None
545,https://github.com/hplp/SST-Memulator.git,2022-04-01 17:50:50+00:00,,0,hplp/SST-Memulator,476818319,SystemVerilog,SST-Memulator,99261,0,2022-04-01 18:20:17+00:00,[],None
546,https://github.com/SangTruongTan/Simple_CPU.git,2022-04-11 09:03:51+00:00,,0,SangTruongTan/Simple_CPU,480303548,SystemVerilog,Simple_CPU,8816,0,2022-04-11 09:04:56+00:00,[],None
547,https://github.com/matthewbconn/Test_Repo.git,2022-04-12 18:00:29+00:00,Tuesday Apr 12,0,matthewbconn/Test_Repo,480919579,SystemVerilog,Test_Repo,3,0,2022-04-12 18:54:43+00:00,[],None
548,https://github.com/hazemMondy/digtal_proj.git,2022-04-13 07:23:22+00:00,,0,hazemMondy/digtal_proj,481114489,SystemVerilog,digtal_proj,13,0,2022-06-23 01:26:09+00:00,[],None
549,https://github.com/Gidha-Iftikhar/AHB-LITE-Verification.git,2022-03-30 17:07:23+00:00,Verification of AHB-lite bus interface,0,Gidha-Iftikhar/AHB-LITE-Verification,475976538,SystemVerilog,AHB-LITE-Verification,825,0,2022-04-12 14:26:14+00:00,[],None
550,https://github.com/handsomeboy777/3_to_8_decoder.git,2022-03-27 14:03:27+00:00,,0,handsomeboy777/3_to_8_decoder,474655019,SystemVerilog,3_to_8_decoder,2,0,2022-03-27 14:50:25+00:00,[],None
551,https://github.com/alpgurlee/RISC-V-Tabanli-Islemci-Tasarimi.git,2022-04-06 10:49:23+00:00,,0,alpgurlee/RISC-V-Tabanli-Islemci-Tasarimi,478517565,SystemVerilog,RISC-V-Tabanli-Islemci-Tasarimi,5855,0,2022-04-06 10:52:26+00:00,[],None
552,https://github.com/Fizz-Trickster/Frame_Memory_Controller_Verilog.git,2022-03-20 20:31:32+00:00,,0,Fizz-Trickster/Frame_Memory_Controller_Verilog,472095641,SystemVerilog,Frame_Memory_Controller_Verilog,26,0,2022-03-20 20:32:07+00:00,[],None
553,https://github.com/Habeeb-UrRahman/Verilog-EDA-Playground-.git,2022-03-19 15:29:23+00:00,,0,Habeeb-UrRahman/Verilog-EDA-Playground-,471735716,SystemVerilog,Verilog-EDA-Playground-,37,0,2022-08-10 16:10:39+00:00,[],None
554,https://github.com/habibi9/ibex-soc.git,2022-03-24 08:59:39+00:00,SoC Implementation with lowRISC Ibex core,0,habibi9/ibex-soc,473527991,SystemVerilog,ibex-soc,22,0,2022-03-24 09:18:20+00:00,[],None
555,https://github.com/dannydang-cp/CPE133-DigitalDesign.git,2022-03-24 06:30:24+00:00,,0,dannydang-cp/CPE133-DigitalDesign,473483793,SystemVerilog,CPE133-DigitalDesign,4,0,2022-09-26 20:49:06+00:00,[],None
556,https://github.com/GingerJD/ELEC241-C1-2022.git,2022-03-21 14:29:25+00:00,,0,GingerJD/ELEC241-C1-2022,472374731,SystemVerilog,ELEC241-C1-2022,22,0,2022-03-21 14:29:30+00:00,[],None
557,https://github.com/SpokeFPGA/pipe.git,2022-03-13 00:40:54+00:00,Pipe Utilities,0,SpokeFPGA/pipe,469234290,SystemVerilog,pipe,6,0,2022-03-13 04:47:40+00:00,[],https://api.github.com/licenses/mit
558,https://github.com/DjordjeKa/primer.git,2022-03-11 14:45:56+00:00,,0,DjordjeKa/primer,468788287,SystemVerilog,primer,8,0,2022-03-14 12:51:53+00:00,[],None
559,https://github.com/jwredhead/Mips-Processor.git,2022-03-18 22:03:57+00:00,,0,jwredhead/Mips-Processor,471529221,SystemVerilog,Mips-Processor,29560,0,2022-03-18 22:13:38+00:00,[],https://api.github.com/licenses/gpl-3.0
560,https://github.com/bgrzesik/sem6-2022-zsc.git,2022-05-03 21:32:37+00:00,Elegent or less elegent solutions to excercises of Complex Digital Systems  (Złożone systemy cyfrowe) Course at AGH UST,0,bgrzesik/sem6-2022-zsc,488368983,SystemVerilog,sem6-2022-zsc,57,0,2022-05-22 21:29:31+00:00,[],None
561,https://github.com/zhenyicai/EE552project.git,2022-04-18 17:30:39+00:00,,0,zhenyicai/EE552project,482936236,SystemVerilog,EE552project,257,0,2022-04-18 17:49:17+00:00,[],None
562,https://github.com/yunernya/VUPLive.git,2022-05-01 09:22:28+00:00,Vtuber/VUP的帮助文档！,1,yunernya/VUPLive,487494240,,VUPLive,675,0,2022-05-01 08:35:27+00:00,[],None
563,https://github.com/erandaniel/sifratiot_sim_1.git,2022-05-02 17:38:45+00:00,,0,erandaniel/sifratiot_sim_1,487934832,SystemVerilog,sifratiot_sim_1,100,0,2022-05-02 17:39:52+00:00,[],None
564,https://github.com/gargantuar9/ECE385_finalprojectV2.git,2022-04-30 21:04:20+00:00,,0,gargantuar9/ECE385_finalprojectV2,487381174,SystemVerilog,ECE385_finalprojectV2,19,0,2022-04-30 21:10:16+00:00,[],None
565,https://github.com/tyleryouk/lookaheadadder.git,2022-05-03 02:35:37+00:00,,0,tyleryouk/lookaheadadder,488056172,SystemVerilog,lookaheadadder,4306,0,2022-05-03 02:40:11+00:00,[],None
566,https://github.com/tyleryouk/fulladdersystemverilog.git,2022-05-03 02:21:14+00:00,,0,tyleryouk/fulladdersystemverilog,488053331,SystemVerilog,fulladdersystemverilog,3576,0,2022-05-03 02:23:53+00:00,[],None
567,https://github.com/Radiophantom/fifo_lib.git,2022-05-05 06:06:10+00:00,,0,Radiophantom/fifo_lib,488851165,SystemVerilog,fifo_lib,7,0,2022-05-05 06:08:20+00:00,[],None
568,https://github.com/mhung230/Modified-Booth-Multiplier.git,2022-05-06 11:18:43+00:00,My project for this algorithm,0,mhung230/Modified-Booth-Multiplier,489325623,SystemVerilog,Modified-Booth-Multiplier,6,0,2022-05-06 11:19:37+00:00,[],None
569,https://github.com/ValentinNedelcu/Lab-TSC.git,2022-03-07 08:33:16+00:00,,0,ValentinNedelcu/Lab-TSC,467007909,SystemVerilog,Lab-TSC,25029,0,2022-03-14 13:43:02+00:00,[],None
570,https://github.com/Lacatin/TSC.git,2022-03-07 11:15:13+00:00,,0,Lacatin/TSC,467061262,SystemVerilog,TSC,8102,0,2022-03-14 11:54:33+00:00,[],None
571,https://github.com/TylerGraham74/DLD_DES_Algorithm.git,2022-03-24 07:13:06+00:00,Data Encryption Standard algorithm written in System Verilog.,0,TylerGraham74/DLD_DES_Algorithm,473495279,SystemVerilog,DLD_DES_Algorithm,119,0,2022-03-24 07:16:50+00:00,[],None
572,https://github.com/sicajc/geofence.git,2022-03-17 16:45:48+00:00,IC_Contest_geofence_first_try,0,sicajc/geofence,471064784,SystemVerilog,geofence,90,0,2022-03-17 16:46:16+00:00,[],None
573,https://github.com/Yeahoon-Kim/CPU_SystemVerilog.git,2022-03-25 12:41:28+00:00,Design CPU by using SystemVerilog in class Computer Architecture,0,Yeahoon-Kim/CPU_SystemVerilog,474004472,SystemVerilog,CPU_SystemVerilog,2,0,2022-03-25 12:54:05+00:00,[],None
574,https://github.com/DouglasWWolf/rgb_fpga.git,2022-03-29 00:10:03+00:00,PWMs a RGB led according to user selectable values,0,DouglasWWolf/rgb_fpga,475220311,SystemVerilog,rgb_fpga,453,0,2022-03-29 00:20:12+00:00,[],None
575,https://github.com/ssayin/nandgame-sv.git,2022-04-11 18:29:48+00:00,Experimental,0,ssayin/nandgame-sv,480503622,SystemVerilog,nandgame-sv,5813,0,2023-01-02 13:59:48+00:00,"['lex', 'nand2tetris', 'systemverilog', 'verilator', 'yacc']",None
576,https://github.com/bayan1200/DonkeyKong-JR-Game.git,2022-04-12 15:25:54+00:00,"DonkeyKong JR Game as a final project in the course ""Electrical Engineering Lab 1A"".",0,bayan1200/DonkeyKong-JR-Game,480867197,SystemVerilog,DonkeyKong-JR-Game,50818,0,2022-04-12 15:36:21+00:00,[],None
577,https://github.com/HerrMotz/ehp22-scm.git,2022-04-17 09:36:20+00:00,Experimentelle Hardware Projekte 2022 Uni Jena Hausaufgaben,0,HerrMotz/ehp22-scm,482481832,SystemVerilog,ehp22-scm,7857,0,2022-09-06 16:48:10+00:00,[],None
578,https://github.com/ZaferAttal/PULP.git,2022-04-17 14:13:09+00:00,,0,ZaferAttal/PULP,482541615,SystemVerilog,PULP,7912,0,2022-04-18 12:18:45+00:00,[],
579,https://github.com/edward88421/r.git,2022-04-17 15:35:58+00:00,,0,edward88421/r,482562642,SystemVerilog,r,10,0,2022-04-17 15:44:00+00:00,[],None
580,https://github.com/DjordjeKa/LAB1.git,2022-03-10 10:02:04+00:00,,0,DjordjeKa/LAB1,468286424,SystemVerilog,LAB1,2,0,2022-03-11 08:02:44+00:00,[],None
581,https://github.com/danther98/32x32-Register-file-.git,2022-03-14 03:58:21+00:00,"This register file has, Two 5-bit source register numbers, one 5-bit destination register number, one 32-bit wide data port for writes, a write enable signal and clock. The outputs are two 32-bit registers values, one for each read port. ",0,danther98/32x32-Register-file-,469573757,SystemVerilog,32x32-Register-file-,27,0,2022-03-14 04:07:47+00:00,[],None
582,https://github.com/Heelos200/Microprocessor.git,2022-04-03 16:12:39+00:00,Microprocessor implemented through DE10-Lite FPGA Board,0,Heelos200/Microprocessor,477394749,SystemVerilog,Microprocessor,4,0,2022-04-03 16:15:12+00:00,[],None
583,https://github.com/Radiophantom/hdmi_controller.git,2022-04-14 06:12:36+00:00,,0,Radiophantom/hdmi_controller,481487552,SystemVerilog,hdmi_controller,3,0,2022-04-21 06:26:17+00:00,[],None
584,https://github.com/Radiophantom/simple_dma.git,2022-04-14 06:11:58+00:00,,0,Radiophantom/simple_dma,481487398,SystemVerilog,simple_dma,1,0,2022-05-13 10:24:12+00:00,[],None
585,https://github.com/rroutece/18743_multiplexing_macro_column.git,2022-04-27 02:04:17+00:00,,0,rroutece/18743_multiplexing_macro_column,486012233,SystemVerilog,18743_multiplexing_macro_column,9144,0,2022-05-10 03:57:33+00:00,[],None
586,https://github.com/brando0414/DLD-Class-Project.git,2022-04-28 23:59:31+00:00,A DES Cracker,0,brando0414/DLD-Class-Project,486783081,SystemVerilog,DLD-Class-Project,3349,0,2022-04-29 16:15:17+00:00,[],None
587,https://github.com/pojung-Huang/-hw3.git,2022-04-23 15:07:15+00:00,,0,pojung-Huang/-hw3,484779537,SystemVerilog,-hw3,2,0,2022-04-23 15:10:55+00:00,[],None
588,https://github.com/coltonstoltz/Accelerometer-Monitor.git,2022-04-20 23:01:11+00:00,"Implements a FSM that will communicate via with Analog Devices ADXL362 accelerometer that is onboard the Nexys 4 DDR FPGA.  The FSM will initialize the accelerometer and repeatedly read the data for X, Y, and Z axis.  The X, Y, and Z axis data is displayed on the FPGA's two segment display.",0,coltonstoltz/Accelerometer-Monitor,483838482,SystemVerilog,Accelerometer-Monitor,12,0,2022-04-20 23:02:20+00:00,[],None
589,https://github.com/dachariy/drv10975.git,2022-05-10 03:09:16+00:00,DRV10975 model,0,dachariy/drv10975,490523966,SystemVerilog,drv10975,78,0,2022-05-10 03:23:35+00:00,[],None
590,https://github.com/omrzv/digitalsystems_tests_spring2022.git,2022-05-10 12:23:24+00:00,,15,omrzv/digitalsystems_tests_spring2022,490684954,SystemVerilog,digitalsystems_tests_spring2022,18,0,2023-01-18 22:35:54+00:00,[],None
591,https://github.com/FuShengDuoBuYu/Mips_Multi_Cycle_Cpu.git,2022-05-02 04:39:56+00:00,"mips指令的多周期cpu,实现了17条指令",0,FuShengDuoBuYu/Mips_Multi_Cycle_Cpu,487717587,SystemVerilog,Mips_Multi_Cycle_Cpu,6316,0,2023-12-03 04:35:49+00:00,[],None
592,https://github.com/ParvanAndrei/TSC.git,2022-03-07 19:51:36+00:00,,0,ParvanAndrei/TSC,467238704,SystemVerilog,TSC,8230,0,2022-03-14 09:48:15+00:00,[],None
593,https://github.com/BarHaran/fpgacdc.git,2022-03-20 11:08:17+00:00,"Fpga CDC info, code and constratins examples",0,BarHaran/fpgacdc,471954699,SystemVerilog,fpgacdc,19,0,2022-03-20 11:13:25+00:00,[],None
594,https://github.com/CarsonChild/vga.git,2022-03-22 06:23:32+00:00,,0,CarsonChild/vga,472639376,SystemVerilog,vga,4,0,2022-03-22 06:24:32+00:00,[],None
595,https://github.com/mrdiogodias/ekko.git,2022-03-29 13:40:30+00:00,,0,mrdiogodias/ekko,475460397,SystemVerilog,ekko,8280,0,2022-03-29 15:34:32+00:00,[],None
596,https://github.com/phdee5/AHB-Lite.git,2022-03-31 07:10:37+00:00,,0,phdee5/AHB-Lite,476191829,SystemVerilog,AHB-Lite,1094,0,2022-04-12 08:17:57+00:00,[],None
597,https://github.com/wei1105/-HW2.git,2022-04-04 02:07:23+00:00,,0,wei1105/-HW2,477520093,SystemVerilog,-HW2,4,0,2022-04-04 02:10:59+00:00,[],None
598,https://github.com/arspauld/mem-control.git,2022-04-08 14:30:04+00:00,,0,arspauld/mem-control,479423279,SystemVerilog,mem-control,7369,0,2022-04-08 15:07:56+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/nmaltas/MultimediaSIMDProcessor.git,2022-04-06 20:49:19+00:00,A model Multimedia SIMD processor using Sony Cell SPU architecture and implemented with SystemVerilog,0,nmaltas/MultimediaSIMDProcessor,478722451,SystemVerilog,MultimediaSIMDProcessor,15,0,2022-04-06 20:57:33+00:00,[],https://api.github.com/licenses/mit
600,https://github.com/Evgeny17387/Pinball.git,2022-05-07 20:23:21+00:00,,0,Evgeny17387/Pinball,489774307,SystemVerilog,Pinball,295,0,2022-05-09 18:43:43+00:00,[],None
601,https://github.com/wei1105/-HW4.git,2022-05-02 02:21:26+00:00,,0,wei1105/-HW4,487693319,SystemVerilog,-HW4,1,0,2022-05-02 02:23:48+00:00,[],None
602,https://github.com/momoph46/Other_Verilog.git,2022-05-02 10:28:14+00:00,,0,momoph46/Other_Verilog,487803095,SystemVerilog,Other_Verilog,3,0,2022-05-02 10:55:39+00:00,[],None
603,https://github.com/TaoTran184/NPU.git,2022-05-10 20:27:05+00:00,,0,TaoTran184/NPU,490850546,SystemVerilog,NPU,11,0,2022-09-09 16:39:21+00:00,[],None
604,https://github.com/ZSheppard/FPGA-Music-Player.git,2022-04-10 17:47:06+00:00,FPGA audio project that plays music and music notes based on user inputs from a keypad,1,ZSheppard/FPGA-Music-Player,480094630,SystemVerilog,FPGA-Music-Player,33,0,2023-07-24 23:42:30+00:00,[],None
605,https://github.com/justin-negron/BlackJack-FPGA.git,2022-04-11 21:25:38+00:00,,0,justin-negron/BlackJack-FPGA,480556917,SystemVerilog,BlackJack-FPGA,732,0,2022-04-11 21:26:00+00:00,[],None
606,https://github.com/lgkh2002/ece385megaman.git,2022-05-05 07:36:04+00:00,,0,lgkh2002/ece385megaman,488874904,SystemVerilog,ece385megaman,104,0,2022-05-05 07:39:21+00:00,[],None
607,https://github.com/edward88421/h3.git,2022-04-24 14:49:04+00:00,,0,edward88421/h3,485055105,SystemVerilog,h3,2,0,2022-04-24 14:53:39+00:00,[],None
608,https://github.com/yu655/test_git.git,2022-05-06 09:06:01+00:00,实验,0,yu655/test_git,489287700,SystemVerilog,test_git,4,0,2022-05-06 09:51:30+00:00,[],None
609,https://github.com/chengyuliiiiiu/EECS-470-Pro.git,2022-05-07 14:46:57+00:00,,0,chengyuliiiiiu/EECS-470-Pro,489700807,,EECS-470-Pro,1470,0,2022-04-28 20:44:03+00:00,[],https://api.github.com/licenses/mit
610,https://github.com/JustinGao20/ECE385.git,2022-03-23 16:53:00+00:00,ECE385 codes,0,JustinGao20/ECE385,473278783,SystemVerilog,ECE385,56,0,2022-03-23 16:54:58+00:00,[],None
611,https://github.com/Leahcim-1/CSEE4840-River-Raid-HW.git,2022-03-25 17:32:19+00:00,,0,Leahcim-1/CSEE4840-River-Raid-HW,474105876,SystemVerilog,CSEE4840-River-Raid-HW,130,0,2022-03-29 21:05:39+00:00,[],None
612,https://github.com/stineolsen/TFE4174---Design-of-Digital-Systems-2.git,2022-03-31 12:57:06+00:00,TFE4147 - design of digtial systems 2,0,stineolsen/TFE4174---Design-of-Digital-Systems-2,476306125,SystemVerilog,TFE4174---Design-of-Digital-Systems-2,9951,0,2023-06-05 11:25:29+00:00,[],None
613,https://github.com/henesaud/risc-cpu.git,2022-03-25 18:26:34+00:00,Simple CPU written in System Verilog,0,henesaud/risc-cpu,474122736,SystemVerilog,risc-cpu,4,0,2022-08-09 23:08:29+00:00,[],None
614,https://github.com/MarcyGO/hw.git,2022-04-19 12:19:02+00:00,ECE385 final project hardware,0,MarcyGO/hw,483233894,SystemVerilog,hw,8,0,2022-04-19 12:21:30+00:00,[],None
615,https://github.com/pstyphan/src_pc.git,2022-04-24 19:53:21+00:00,,0,pstyphan/src_pc,485125699,SystemVerilog,src_pc,543,0,2022-04-24 19:53:41+00:00,[],None
616,https://github.com/ce323/riscv-handouts.git,2022-04-28 09:32:11+00:00,,1,ce323/riscv-handouts,486529802,SystemVerilog,riscv-handouts,17,0,2022-05-28 12:09:21+00:00,[],None
617,https://github.com/haykp/RAL_very_simple.git,2022-04-01 19:53:41+00:00,Very simple RAL model,0,haykp/RAL_very_simple,476851371,SystemVerilog,RAL_very_simple,8,0,2022-04-01 19:55:42+00:00,[],None
618,https://github.com/jacklee023/logging.git,2022-04-10 13:35:01+00:00,logging for systemverilog,0,jacklee023/logging,480027644,SystemVerilog,logging,120,0,2022-04-10 13:39:56+00:00,[],https://api.github.com/licenses/mit
619,https://github.com/MiSTer-DB9/S32X_MiSTer_Manual.git,2022-04-26 18:56:20+00:00,,0,MiSTer-DB9/S32X_MiSTer_Manual,485911873,SystemVerilog,S32X_MiSTer_Manual,7281,0,2022-04-27 12:58:27+00:00,[],None
