# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do IITB_RISC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IITB\ Files/Placement/selfprojects/IITB_RISC {D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:34 on Aug 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC" D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v 
# -- Compiling module IITB_RISCBP
# 
# Top level modules:
# 	IITB_RISCBP
# End time: 22:25:34 on Aug 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.IITB_RISCBP
# vsim work.IITB_RISCBP 
# Start time: 22:26:20 on Aug 16,2021
# Loading work.IITB_RISCBP
add wave -position insertpoint  \
sim:/IITB_RISCBP/RR_ALU \
sim:/IITB_RISCBP/RI_ALU_A \
sim:/IITB_RISCBP/RI_ALU_L \
sim:/IITB_RISCBP/RI_L \
sim:/IITB_RISCBP/RI_S \
sim:/IITB_RISCBP/LM_T \
sim:/IITB_RISCBP/SM_T \
sim:/IITB_RISCBP/BRANCH \
sim:/IITB_RISCBP/JUMP \
sim:/IITB_RISCBP/ADD \
sim:/IITB_RISCBP/ADI \
sim:/IITB_RISCBP/NDU \
sim:/IITB_RISCBP/LHI \
sim:/IITB_RISCBP/LW \
sim:/IITB_RISCBP/SW \
sim:/IITB_RISCBP/LM \
sim:/IITB_RISCBP/SM \
sim:/IITB_RISCBP/BEQ \
sim:/IITB_RISCBP/JAL \
sim:/IITB_RISCBP/JLR \
sim:/IITB_RISCBP/HLT \
sim:/IITB_RISCBP/NOP \
sim:/IITB_RISCBP/HALT \
sim:/IITB_RISCBP/clk1 \
sim:/IITB_RISCBP/rst \
sim:/IITB_RISCBP/PC \
sim:/IITB_RISCBP/IF_ID_IR \
sim:/IITB_RISCBP/IF_ID_NPC \
sim:/IITB_RISCBP/NPC \
sim:/IITB_RISCBP/ID_RR_IR \
sim:/IITB_RISCBP/ID_RR_NPC \
sim:/IITB_RISCBP/RR_EX_A \
sim:/IITB_RISCBP/RR_EX_B \
sim:/IITB_RISCBP/RR_EX_IR \
sim:/IITB_RISCBP/RR_EX_NPC \
sim:/IITB_RISCBP/WB_IR \
sim:/IITB_RISCBP/RR_EX_Imm \
sim:/IITB_RISCBP/Ex_MEM_Imm \
sim:/IITB_RISCBP/ID_RR_type \
sim:/IITB_RISCBP/RR_EX_type \
sim:/IITB_RISCBP/EX_MEM_type \
sim:/IITB_RISCBP/MEM_WB_type \
sim:/IITB_RISCBP/WB_type \
sim:/IITB_RISCBP/EX_MEM_IR \
sim:/IITB_RISCBP/EX_MEM_ALUOut \
sim:/IITB_RISCBP/EX_MEM_B \
sim:/IITB_RISCBP/EX_MEM_NPC \
sim:/IITB_RISCBP/EX_MEM_cond \
sim:/IITB_RISCBP/MEM_WB_IR \
sim:/IITB_RISCBP/MEM_WB_ALUOut \
sim:/IITB_RISCBP/MEM_WB_LMD \
sim:/IITB_RISCBP/WB_ALUOut \
sim:/IITB_RISCBP/WB_LMD \
sim:/IITB_RISCBP/ID_RR_H \
sim:/IITB_RISCBP/RR_EX_H \
sim:/IITB_RISCBP/EX_MEM_H \
sim:/IITB_RISCBP/Reg \
sim:/IITB_RISCBP/iMem \
sim:/IITB_RISCBP/dMem \
sim:/IITB_RISCBP/BHT \
sim:/IITB_RISCBP/itsthatcase \
sim:/IITB_RISCBP/ID_RR_RA \
sim:/IITB_RISCBP/ID_RR_RB \
sim:/IITB_RISCBP/ID_RR_RC \
sim:/IITB_RISCBP/RR_EX_RA \
sim:/IITB_RISCBP/RR_EX_RB \
sim:/IITB_RISCBP/RR_EX_RC \
sim:/IITB_RISCBP/EX_MEM_RA \
sim:/IITB_RISCBP/EX_MEM_RB \
sim:/IITB_RISCBP/EX_MEM_RC \
sim:/IITB_RISCBP/MEM_WB_RA \
sim:/IITB_RISCBP/MEM_WB_RB \
sim:/IITB_RISCBP/MEM_WB_RC \
sim:/IITB_RISCBP/WB_RC \
sim:/IITB_RISCBP/WB_RA \
sim:/IITB_RISCBP/WB_RB \
sim:/IITB_RISCBP/EX_MEM_zero \
sim:/IITB_RISCBP/MEM_WB_zero \
sim:/IITB_RISCBP/zero \
sim:/IITB_RISCBP/EX_MEM_carry \
sim:/IITB_RISCBP/MEM_WB_carry \
sim:/IITB_RISCBP/WB_carry \
sim:/IITB_RISCBP/WB_zero \
sim:/IITB_RISCBP/carry \
sim:/IITB_RISCBP/MRU \
sim:/IITB_RISCBP/INDEX \
sim:/IITB_RISCBP/pos \
sim:/IITB_RISCBP/found \
sim:/IITB_RISCBP/HALTED \
sim:/IITB_RISCBP/ID_RR_TAKEN_BRANCH \
sim:/IITB_RISCBP/RR_EX_TAKEN_BRANCH \
sim:/IITB_RISCBP/EX_MEM_TAKEN_BRANCH \
sim:/IITB_RISCBP/MEM_WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/IF_ID_TAKEN_BRANCH \
sim:/IITB_RISCBP/WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/i
force -freeze sim:/IITB_RISCBP/rst 1 0
force -freeze sim:/IITB_RISCBP/clk1 1 0, 0 {5 ps} -r 10
run
run
vlog -vlog01compat -work work {+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC} {D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:48 on Aug 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC" D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v 
# -- Compiling module IITB_RISCBP
# ** Error: D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v(483): (vlog-2730) Undefined variable: 'Ex_MEM_H'.
# End time: 22:31:48 on Aug 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC} {D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:07 on Aug 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC" D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v 
# -- Compiling module IITB_RISCBP
# 
# Top level modules:
# 	IITB_RISCBP
# End time: 22:32:07 on Aug 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC} {D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:10 on Aug 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC" D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v 
# -- Compiling module IITB_RISCBP
# 
# Top level modules:
# 	IITB_RISCBP
# End time: 22:32:10 on Aug 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.IITB_RISCBP
# End time: 22:32:16 on Aug 16,2021, Elapsed time: 0:05:56
# Errors: 2, Warnings: 0
# vsim work.IITB_RISCBP 
# Start time: 22:32:16 on Aug 16,2021
# Loading work.IITB_RISCBP
add wave -position insertpoint  \
sim:/IITB_RISCBP/RR_ALU \
sim:/IITB_RISCBP/RI_ALU_A \
sim:/IITB_RISCBP/RI_ALU_L \
sim:/IITB_RISCBP/RI_L \
sim:/IITB_RISCBP/RI_S \
sim:/IITB_RISCBP/LM_T \
sim:/IITB_RISCBP/SM_T \
sim:/IITB_RISCBP/BRANCH \
sim:/IITB_RISCBP/JUMP \
sim:/IITB_RISCBP/ADD \
sim:/IITB_RISCBP/ADI \
sim:/IITB_RISCBP/NDU \
sim:/IITB_RISCBP/LHI \
sim:/IITB_RISCBP/LW \
sim:/IITB_RISCBP/SW \
sim:/IITB_RISCBP/LM \
sim:/IITB_RISCBP/SM \
sim:/IITB_RISCBP/BEQ \
sim:/IITB_RISCBP/JAL \
sim:/IITB_RISCBP/JLR \
sim:/IITB_RISCBP/HLT \
sim:/IITB_RISCBP/NOP \
sim:/IITB_RISCBP/HALT \
sim:/IITB_RISCBP/clk1 \
sim:/IITB_RISCBP/rst \
sim:/IITB_RISCBP/PC \
sim:/IITB_RISCBP/IF_ID_IR \
sim:/IITB_RISCBP/IF_ID_NPC \
sim:/IITB_RISCBP/NPC \
sim:/IITB_RISCBP/ID_RR_IR \
sim:/IITB_RISCBP/ID_RR_NPC \
sim:/IITB_RISCBP/RR_EX_A \
sim:/IITB_RISCBP/RR_EX_B \
sim:/IITB_RISCBP/RR_EX_IR \
sim:/IITB_RISCBP/RR_EX_NPC \
sim:/IITB_RISCBP/WB_IR \
sim:/IITB_RISCBP/RR_EX_Imm \
sim:/IITB_RISCBP/Ex_MEM_Imm \
sim:/IITB_RISCBP/ID_RR_type \
sim:/IITB_RISCBP/RR_EX_type \
sim:/IITB_RISCBP/EX_MEM_type \
sim:/IITB_RISCBP/MEM_WB_type \
sim:/IITB_RISCBP/WB_type \
sim:/IITB_RISCBP/EX_MEM_IR \
sim:/IITB_RISCBP/EX_MEM_ALUOut \
sim:/IITB_RISCBP/EX_MEM_B \
sim:/IITB_RISCBP/EX_MEM_NPC \
sim:/IITB_RISCBP/EX_MEM_cond \
sim:/IITB_RISCBP/MEM_WB_IR \
sim:/IITB_RISCBP/MEM_WB_ALUOut \
sim:/IITB_RISCBP/MEM_WB_LMD \
sim:/IITB_RISCBP/WB_ALUOut \
sim:/IITB_RISCBP/WB_LMD \
sim:/IITB_RISCBP/ID_RR_H \
sim:/IITB_RISCBP/RR_EX_H \
sim:/IITB_RISCBP/EX_MEM_H \
sim:/IITB_RISCBP/Reg \
sim:/IITB_RISCBP/iMem \
sim:/IITB_RISCBP/dMem \
sim:/IITB_RISCBP/BHT \
sim:/IITB_RISCBP/itsthatcase \
sim:/IITB_RISCBP/ID_RR_RA \
sim:/IITB_RISCBP/ID_RR_RB \
sim:/IITB_RISCBP/ID_RR_RC \
sim:/IITB_RISCBP/RR_EX_RA \
sim:/IITB_RISCBP/RR_EX_RB \
sim:/IITB_RISCBP/RR_EX_RC \
sim:/IITB_RISCBP/EX_MEM_RA \
sim:/IITB_RISCBP/EX_MEM_RB \
sim:/IITB_RISCBP/EX_MEM_RC \
sim:/IITB_RISCBP/MEM_WB_RA \
sim:/IITB_RISCBP/MEM_WB_RB \
sim:/IITB_RISCBP/MEM_WB_RC \
sim:/IITB_RISCBP/WB_RC \
sim:/IITB_RISCBP/WB_RA \
sim:/IITB_RISCBP/WB_RB \
sim:/IITB_RISCBP/EX_MEM_zero \
sim:/IITB_RISCBP/MEM_WB_zero \
sim:/IITB_RISCBP/zero \
sim:/IITB_RISCBP/EX_MEM_carry \
sim:/IITB_RISCBP/MEM_WB_carry \
sim:/IITB_RISCBP/WB_carry \
sim:/IITB_RISCBP/WB_zero \
sim:/IITB_RISCBP/carry \
sim:/IITB_RISCBP/MRU \
sim:/IITB_RISCBP/INDEX \
sim:/IITB_RISCBP/pos \
sim:/IITB_RISCBP/found \
sim:/IITB_RISCBP/HALTED \
sim:/IITB_RISCBP/ID_RR_TAKEN_BRANCH \
sim:/IITB_RISCBP/RR_EX_TAKEN_BRANCH \
sim:/IITB_RISCBP/EX_MEM_TAKEN_BRANCH \
sim:/IITB_RISCBP/MEM_WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/IF_ID_TAKEN_BRANCH \
sim:/IITB_RISCBP/WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/i
force -freeze sim:/IITB_RISCBP/clk1 1 0, 0 {5 ps} -r 10
force -freeze sim:/IITB_RISCBP/rst 1 0
run
vlog -vlog01compat -work work {+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC} {D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Aug 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IITB Files/Placement/selfprojects/IITB_RISC" D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v 
# -- Compiling module IITB_RISCBP
# 
# Top level modules:
# 	IITB_RISCBP
# End time: 22:45:28 on Aug 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.IITB_RISCBP
# End time: 22:45:36 on Aug 16,2021, Elapsed time: 0:13:20
# Errors: 0, Warnings: 0
# vsim work.IITB_RISCBP 
# Start time: 22:45:36 on Aug 16,2021
# Loading work.IITB_RISCBP
add wave -position insertpoint  \
sim:/IITB_RISCBP/RR_ALU \
sim:/IITB_RISCBP/RI_ALU_A \
sim:/IITB_RISCBP/RI_ALU_L \
sim:/IITB_RISCBP/RI_L \
sim:/IITB_RISCBP/RI_S \
sim:/IITB_RISCBP/LM_T \
sim:/IITB_RISCBP/SM_T \
sim:/IITB_RISCBP/BRANCH \
sim:/IITB_RISCBP/JUMP \
sim:/IITB_RISCBP/ADD \
sim:/IITB_RISCBP/ADI \
sim:/IITB_RISCBP/NDU \
sim:/IITB_RISCBP/LHI \
sim:/IITB_RISCBP/LW \
sim:/IITB_RISCBP/SW \
sim:/IITB_RISCBP/LM \
sim:/IITB_RISCBP/SM \
sim:/IITB_RISCBP/BEQ \
sim:/IITB_RISCBP/JAL \
sim:/IITB_RISCBP/JLR \
sim:/IITB_RISCBP/HLT \
sim:/IITB_RISCBP/NOP \
sim:/IITB_RISCBP/HALT \
sim:/IITB_RISCBP/clk1 \
sim:/IITB_RISCBP/rst \
sim:/IITB_RISCBP/PC \
sim:/IITB_RISCBP/IF_ID_IR \
sim:/IITB_RISCBP/IF_ID_NPC \
sim:/IITB_RISCBP/NPC \
sim:/IITB_RISCBP/ID_RR_IR \
sim:/IITB_RISCBP/ID_RR_NPC \
sim:/IITB_RISCBP/RR_EX_A \
sim:/IITB_RISCBP/RR_EX_B \
sim:/IITB_RISCBP/RR_EX_IR \
sim:/IITB_RISCBP/RR_EX_NPC \
sim:/IITB_RISCBP/WB_IR \
sim:/IITB_RISCBP/RR_EX_Imm \
sim:/IITB_RISCBP/Ex_MEM_Imm \
sim:/IITB_RISCBP/ID_RR_type \
sim:/IITB_RISCBP/RR_EX_type \
sim:/IITB_RISCBP/EX_MEM_type \
sim:/IITB_RISCBP/MEM_WB_type \
sim:/IITB_RISCBP/WB_type \
sim:/IITB_RISCBP/EX_MEM_IR \
sim:/IITB_RISCBP/EX_MEM_ALUOut \
sim:/IITB_RISCBP/EX_MEM_B \
sim:/IITB_RISCBP/EX_MEM_NPC \
sim:/IITB_RISCBP/EX_MEM_cond \
sim:/IITB_RISCBP/MEM_WB_IR \
sim:/IITB_RISCBP/MEM_WB_ALUOut \
sim:/IITB_RISCBP/MEM_WB_LMD \
sim:/IITB_RISCBP/WB_ALUOut \
sim:/IITB_RISCBP/WB_LMD \
sim:/IITB_RISCBP/ID_RR_H \
sim:/IITB_RISCBP/RR_EX_H \
sim:/IITB_RISCBP/EX_MEM_H \
sim:/IITB_RISCBP/Reg \
sim:/IITB_RISCBP/iMem \
sim:/IITB_RISCBP/dMem \
sim:/IITB_RISCBP/BHT \
sim:/IITB_RISCBP/itsthatcase \
sim:/IITB_RISCBP/ID_RR_RA \
sim:/IITB_RISCBP/ID_RR_RB \
sim:/IITB_RISCBP/ID_RR_RC \
sim:/IITB_RISCBP/RR_EX_RA \
sim:/IITB_RISCBP/RR_EX_RB \
sim:/IITB_RISCBP/RR_EX_RC \
sim:/IITB_RISCBP/EX_MEM_RA \
sim:/IITB_RISCBP/EX_MEM_RB \
sim:/IITB_RISCBP/EX_MEM_RC \
sim:/IITB_RISCBP/MEM_WB_RA \
sim:/IITB_RISCBP/MEM_WB_RB \
sim:/IITB_RISCBP/MEM_WB_RC \
sim:/IITB_RISCBP/WB_RC \
sim:/IITB_RISCBP/WB_RA \
sim:/IITB_RISCBP/WB_RB \
sim:/IITB_RISCBP/EX_MEM_zero \
sim:/IITB_RISCBP/MEM_WB_zero \
sim:/IITB_RISCBP/zero \
sim:/IITB_RISCBP/EX_MEM_carry \
sim:/IITB_RISCBP/MEM_WB_carry \
sim:/IITB_RISCBP/WB_carry \
sim:/IITB_RISCBP/WB_zero \
sim:/IITB_RISCBP/carry \
sim:/IITB_RISCBP/MRU \
sim:/IITB_RISCBP/INDEX \
sim:/IITB_RISCBP/pos \
sim:/IITB_RISCBP/found \
sim:/IITB_RISCBP/HALTED \
sim:/IITB_RISCBP/ID_RR_TAKEN_BRANCH \
sim:/IITB_RISCBP/RR_EX_TAKEN_BRANCH \
sim:/IITB_RISCBP/EX_MEM_TAKEN_BRANCH \
sim:/IITB_RISCBP/MEM_WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/IF_ID_TAKEN_BRANCH \
sim:/IITB_RISCBP/WB_TAKEN_BRANCH \
sim:/IITB_RISCBP/i
force -freeze sim:/IITB_RISCBP/clk1 1 0, 0 {5 ps} -r 10
force -freeze sim:/IITB_RISCBP/rst 1 0
run
# End time: 22:46:27 on Aug 16,2021, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
