// Seed: 4130658219
module module_0 (
    input wire id_0,
    output wand id_1,
    input wand id_2,
    output supply0 id_3
);
  assign id_1 = -1;
  assign module_1.id_0 = 0;
  always_ff @(-1 == id_2 or posedge {id_2, id_0});
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    output uwire id_9,
    output wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri1 id_14,
    output wire id_15,
    input supply0 id_16
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13,
      id_5
  );
endmodule
