Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto d5f7fc9a3a2046a0b35530570d8d590d --debug typical --relax --mt 2 -L fifo_generator_v13_1_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_Auto_DAC_behav xil_defaultlib.test_Auto_DAC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port Ini_DAC [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/test_bentch/test_Auto_DAC.v:106]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 48 for port Out_Set_DAC [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/test_bentch/test_Auto_DAC.v:113]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 256 for port Out_Mask_Code [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/test_bentch/test_Auto_DAC.v:114]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port Out_Fifo_Din [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Auto_TA_Scan.v:180]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SKIROC2_S_Para_Scan
Compiling module xil_defaultlib.Auto_TA_Scan
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4(C_DATA_CO...
Compiling module xil_defaultlib.Fifo_Auto_TA
Compiling module xil_defaultlib.test_Auto_DAC
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Auto_DAC_behav
