-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_mq_meta_table_ap_uint_64_2048_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mq_metaReqFifo_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    mq_metaReqFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaReqFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaReqFifo_empty_n : IN STD_LOGIC;
    mq_metaReqFifo_read : OUT STD_LOGIC;
    mq_metaRspFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    mq_metaRspFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaRspFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaRspFifo_full_n : IN STD_LOGIC;
    mq_metaRspFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_mq_meta_table_ap_uint_64_2048_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv256_lc_17 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000";
    constant ap_const_lv256_lc_18 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000";
    constant ap_const_lv256_lc_12 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000";
    constant ap_const_lv256_lc_13 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_70_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_249 : STD_LOGIC_VECTOR (0 downto 0);
    signal req_write_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal req_append_reg_257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op55_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal meta_table_value_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal meta_table_value_V_ce0 : STD_LOGIC;
    signal meta_table_value_V_we0 : STD_LOGIC;
    signal meta_table_value_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal meta_table_value_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal meta_table_next_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal meta_table_next_V_ce0 : STD_LOGIC;
    signal meta_table_next_V_we0 : STD_LOGIC;
    signal meta_table_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal meta_table_next_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal meta_table_valid_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal meta_table_valid_ce0 : STD_LOGIC;
    signal meta_table_valid_we0 : STD_LOGIC;
    signal meta_table_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_table_valid_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_table_isTail_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal meta_table_isTail_ce0 : STD_LOGIC;
    signal meta_table_isTail_we0 : STD_LOGIC;
    signal meta_table_isTail_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_table_isTail_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_metaReqFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mq_metaRspFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal req_write_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal req_append_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_fu_220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal meta_table_value_V_addr_gep_fu_144_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal meta_table_valid_addr_gep_fu_151_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal req_idx_V_fu_160_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_134_i_fu_230_p6 : STD_LOGIC_VECTOR (88 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_123 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    meta_table_value_V_U : component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => meta_table_value_V_address0,
        ce0 => meta_table_value_V_ce0,
        we0 => meta_table_value_V_we0,
        d0 => meta_table_value_V_d0,
        q0 => meta_table_value_V_q0);

    meta_table_next_V_U : component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => meta_table_next_V_address0,
        ce0 => meta_table_next_V_ce0,
        we0 => meta_table_next_V_we0,
        d0 => meta_table_next_V_d0,
        q0 => meta_table_next_V_q0);

    meta_table_valid_U : component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => meta_table_valid_address0,
        ce0 => meta_table_valid_ce0,
        we0 => meta_table_valid_we0,
        d0 => meta_table_valid_d0,
        q0 => meta_table_valid_q0);

    meta_table_isTail_U : component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => meta_table_isTail_address0,
        ce0 => meta_table_isTail_ce0,
        we0 => meta_table_isTail_we0,
        d0 => meta_table_isTail_d0,
        q0 => meta_table_isTail_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                req_append_reg_257 <= mq_metaReqFifo_dout(200 downto 200);
                req_write_reg_253 <= mq_metaReqFifo_dout(192 downto 192);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_249 <= tmp_i_nbreadreq_fu_70_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_metaReqFifo_empty_n, tmp_i_nbreadreq_fu_70_p3, ap_done_reg, mq_metaRspFifo_full_n, ap_predicate_op55_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (mq_metaRspFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (mq_metaReqFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_metaReqFifo_empty_n, tmp_i_nbreadreq_fu_70_p3, ap_done_reg, mq_metaRspFifo_full_n, ap_predicate_op55_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (mq_metaRspFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (mq_metaReqFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_metaReqFifo_empty_n, tmp_i_nbreadreq_fu_70_p3, ap_done_reg, mq_metaRspFifo_full_n, ap_predicate_op55_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (mq_metaRspFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (mq_metaReqFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(mq_metaReqFifo_empty_n, tmp_i_nbreadreq_fu_70_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (mq_metaReqFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mq_metaRspFifo_full_n, ap_predicate_op55_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (mq_metaRspFifo_full_n = ap_const_logic_0));
    end process;


    ap_condition_123_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0)
    begin
                ap_condition_123 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op55_write_state2_assign_proc : process(tmp_i_reg_249, req_write_reg_253, req_append_reg_257)
    begin
                ap_predicate_op55_write_state2 <= ((req_append_reg_257 = ap_const_lv1_0) and (req_write_reg_253 = ap_const_lv1_0) and (tmp_i_reg_249 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_isTail_address0 <= zext_ln541_fu_220_p1(11 - 1 downto 0);

    meta_table_isTail_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_1) and (req_write_fu_204_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0)))) then 
            meta_table_isTail_ce0 <= ap_const_logic_1;
        else 
            meta_table_isTail_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    meta_table_isTail_d0_assign_proc : process(mq_metaReqFifo_dout, req_write_fu_204_p3, req_append_fu_212_p3, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if ((req_write_fu_204_p3 = ap_const_lv1_1)) then 
                meta_table_isTail_d0 <= mq_metaReqFifo_dout(152 downto 152);
            elsif (((req_append_fu_212_p3 = ap_const_lv1_1) and (req_write_fu_204_p3 = ap_const_lv1_0))) then 
                meta_table_isTail_d0 <= ap_const_lv1_0;
            else 
                meta_table_isTail_d0 <= "X";
            end if;
        else 
            meta_table_isTail_d0 <= "X";
        end if; 
    end process;


    meta_table_isTail_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_1) and (req_write_fu_204_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)))) then 
            meta_table_isTail_we0 <= ap_const_logic_1;
        else 
            meta_table_isTail_we0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_next_V_address0 <= zext_ln541_fu_220_p1(11 - 1 downto 0);

    meta_table_next_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_1) and (req_write_fu_204_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0)))) then 
            meta_table_next_V_ce0 <= ap_const_logic_1;
        else 
            meta_table_next_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_next_V_d0 <= mq_metaReqFifo_dout(143 downto 128);

    meta_table_next_V_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_1) and (req_write_fu_204_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)))) then 
            meta_table_next_V_we0 <= ap_const_logic_1;
        else 
            meta_table_next_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_valid_addr_gep_fu_151_p3 <= zext_ln541_fu_220_p1(11 - 1 downto 0);

    meta_table_valid_address0_assign_proc : process(req_write_fu_204_p3, req_append_fu_212_p3, zext_ln541_fu_220_p1, meta_table_valid_addr_gep_fu_151_p3, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if ((req_write_fu_204_p3 = ap_const_lv1_1)) then 
                meta_table_valid_address0 <= meta_table_valid_addr_gep_fu_151_p3;
            elsif (((req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0))) then 
                meta_table_valid_address0 <= zext_ln541_fu_220_p1(11 - 1 downto 0);
            else 
                meta_table_valid_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            meta_table_valid_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    meta_table_valid_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0)))) then 
            meta_table_valid_ce0 <= ap_const_logic_1;
        else 
            meta_table_valid_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_valid_d0 <= mq_metaReqFifo_dout(144 downto 144);

    meta_table_valid_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1))) then 
            meta_table_valid_we0 <= ap_const_logic_1;
        else 
            meta_table_valid_we0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_value_V_addr_gep_fu_144_p3 <= zext_ln541_fu_220_p1(11 - 1 downto 0);

    meta_table_value_V_address0_assign_proc : process(req_write_fu_204_p3, req_append_fu_212_p3, zext_ln541_fu_220_p1, meta_table_value_V_addr_gep_fu_144_p3, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if ((req_write_fu_204_p3 = ap_const_lv1_1)) then 
                meta_table_value_V_address0 <= meta_table_value_V_addr_gep_fu_144_p3;
            elsif (((req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0))) then 
                meta_table_value_V_address0 <= zext_ln541_fu_220_p1(11 - 1 downto 0);
            else 
                meta_table_value_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            meta_table_value_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    meta_table_value_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3, req_append_fu_212_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_append_fu_212_p3 = ap_const_lv1_0) and (req_write_fu_204_p3 = ap_const_lv1_0)))) then 
            meta_table_value_V_ce0 <= ap_const_logic_1;
        else 
            meta_table_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    meta_table_value_V_d0 <= mq_metaReqFifo_dout(127 downto 64);

    meta_table_value_V_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001, req_write_fu_204_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (req_write_fu_204_p3 = ap_const_lv1_1))) then 
            meta_table_value_V_we0 <= ap_const_logic_1;
        else 
            meta_table_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mq_metaReqFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, mq_metaReqFifo_empty_n, tmp_i_nbreadreq_fu_70_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_metaReqFifo_blk_n <= mq_metaReqFifo_empty_n;
        else 
            mq_metaReqFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_metaReqFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_70_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_70_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_metaReqFifo_read <= ap_const_logic_1;
        else 
            mq_metaReqFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    mq_metaRspFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mq_metaRspFifo_full_n, ap_predicate_op55_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op55_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_metaRspFifo_blk_n <= mq_metaRspFifo_full_n;
        else 
            mq_metaRspFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mq_metaRspFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_134_i_fu_230_p6),128));

    mq_metaRspFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op55_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op55_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_metaRspFifo_write <= ap_const_logic_1;
        else 
            mq_metaRspFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    req_append_fu_212_p3 <= mq_metaReqFifo_dout(200 downto 200);
    req_idx_V_fu_160_p1 <= mq_metaReqFifo_dout(11 - 1 downto 0);
    req_write_fu_204_p3 <= mq_metaReqFifo_dout(192 downto 192);
    tmp_134_i_fu_230_p6 <= ((((meta_table_isTail_q0 & ap_const_lv7_0) & meta_table_valid_q0) & meta_table_next_V_q0) & meta_table_value_V_q0);
    tmp_i_nbreadreq_fu_70_p3 <= (0=>(mq_metaReqFifo_empty_n), others=>'-');
    zext_ln541_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(req_idx_V_fu_160_p1),64));
end behav;
