// (c) Copyright 1995-2025 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.

// IP VLNV: xilinx.com:ip:srio_gen2:4.1
// IP Revision: 11

// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
srio_5gx1 your_instance_name (
  .log_clk_in(log_clk_in),                                        // input wire log_clk_in
  .buf_rst_in(buf_rst_in),                                        // input wire buf_rst_in
  .log_rst_in(log_rst_in),                                        // input wire log_rst_in
  .gt_pcs_rst_in(gt_pcs_rst_in),                                  // input wire gt_pcs_rst_in
  .gt_pcs_clk_in(gt_pcs_clk_in),                                  // input wire gt_pcs_clk_in
  .cfg_rst_in(cfg_rst_in),                                        // input wire cfg_rst_in
  .deviceid(deviceid),                                            // output wire [15 : 0] deviceid
  .port_decode_error(port_decode_error),                          // output wire port_decode_error
  .s_axis_ireq_tvalid(s_axis_ireq_tvalid),                        // input wire s_axis_ireq_tvalid
  .s_axis_ireq_tready(s_axis_ireq_tready),                        // output wire s_axis_ireq_tready
  .s_axis_ireq_tlast(s_axis_ireq_tlast),                          // input wire s_axis_ireq_tlast
  .s_axis_ireq_tdata(s_axis_ireq_tdata),                          // input wire [63 : 0] s_axis_ireq_tdata
  .s_axis_ireq_tkeep(s_axis_ireq_tkeep),                          // input wire [7 : 0] s_axis_ireq_tkeep
  .s_axis_ireq_tuser(s_axis_ireq_tuser),                          // input wire [31 : 0] s_axis_ireq_tuser
  .m_axis_iresp_tvalid(m_axis_iresp_tvalid),                      // output wire m_axis_iresp_tvalid
  .m_axis_iresp_tready(m_axis_iresp_tready),                      // input wire m_axis_iresp_tready
  .m_axis_iresp_tlast(m_axis_iresp_tlast),                        // output wire m_axis_iresp_tlast
  .m_axis_iresp_tdata(m_axis_iresp_tdata),                        // output wire [63 : 0] m_axis_iresp_tdata
  .m_axis_iresp_tkeep(m_axis_iresp_tkeep),                        // output wire [7 : 0] m_axis_iresp_tkeep
  .m_axis_iresp_tuser(m_axis_iresp_tuser),                        // output wire [31 : 0] m_axis_iresp_tuser
  .m_axis_treq_tvalid(m_axis_treq_tvalid),                        // output wire m_axis_treq_tvalid
  .m_axis_treq_tready(m_axis_treq_tready),                        // input wire m_axis_treq_tready
  .m_axis_treq_tlast(m_axis_treq_tlast),                          // output wire m_axis_treq_tlast
  .m_axis_treq_tdata(m_axis_treq_tdata),                          // output wire [63 : 0] m_axis_treq_tdata
  .m_axis_treq_tkeep(m_axis_treq_tkeep),                          // output wire [7 : 0] m_axis_treq_tkeep
  .m_axis_treq_tuser(m_axis_treq_tuser),                          // output wire [31 : 0] m_axis_treq_tuser
  .s_axis_tresp_tvalid(s_axis_tresp_tvalid),                      // input wire s_axis_tresp_tvalid
  .s_axis_tresp_tready(s_axis_tresp_tready),                      // output wire s_axis_tresp_tready
  .s_axis_tresp_tlast(s_axis_tresp_tlast),                        // input wire s_axis_tresp_tlast
  .s_axis_tresp_tdata(s_axis_tresp_tdata),                        // input wire [63 : 0] s_axis_tresp_tdata
  .s_axis_tresp_tkeep(s_axis_tresp_tkeep),                        // input wire [7 : 0] s_axis_tresp_tkeep
  .s_axis_tresp_tuser(s_axis_tresp_tuser),                        // input wire [31 : 0] s_axis_tresp_tuser
  .s_axi_maintr_rst(s_axi_maintr_rst),                            // input wire s_axi_maintr_rst
  .s_axi_maintr_awvalid(s_axi_maintr_awvalid),                    // input wire s_axi_maintr_awvalid
  .s_axi_maintr_awready(s_axi_maintr_awready),                    // output wire s_axi_maintr_awready
  .s_axi_maintr_awaddr(s_axi_maintr_awaddr),                      // input wire [31 : 0] s_axi_maintr_awaddr
  .s_axi_maintr_wvalid(s_axi_maintr_wvalid),                      // input wire s_axi_maintr_wvalid
  .s_axi_maintr_wready(s_axi_maintr_wready),                      // output wire s_axi_maintr_wready
  .s_axi_maintr_wdata(s_axi_maintr_wdata),                        // input wire [31 : 0] s_axi_maintr_wdata
  .s_axi_maintr_bvalid(s_axi_maintr_bvalid),                      // output wire s_axi_maintr_bvalid
  .s_axi_maintr_bready(s_axi_maintr_bready),                      // input wire s_axi_maintr_bready
  .s_axi_maintr_bresp(s_axi_maintr_bresp),                        // output wire [1 : 0] s_axi_maintr_bresp
  .s_axi_maintr_arvalid(s_axi_maintr_arvalid),                    // input wire s_axi_maintr_arvalid
  .s_axi_maintr_arready(s_axi_maintr_arready),                    // output wire s_axi_maintr_arready
  .s_axi_maintr_araddr(s_axi_maintr_araddr),                      // input wire [31 : 0] s_axi_maintr_araddr
  .s_axi_maintr_rvalid(s_axi_maintr_rvalid),                      // output wire s_axi_maintr_rvalid
  .s_axi_maintr_rready(s_axi_maintr_rready),                      // input wire s_axi_maintr_rready
  .s_axi_maintr_rdata(s_axi_maintr_rdata),                        // output wire [31 : 0] s_axi_maintr_rdata
  .s_axi_maintr_rresp(s_axi_maintr_rresp),                        // output wire [1 : 0] s_axi_maintr_rresp
  .gt_clk_in(gt_clk_in),                                          // input wire gt_clk_in
  .drpclk_in(drpclk_in),                                          // input wire drpclk_in
  .refclk_in(refclk_in),                                          // input wire refclk_in
  .buf_lcl_response_only_out(buf_lcl_response_only_out),          // output wire buf_lcl_response_only_out
  .buf_lcl_tx_flow_control_out(buf_lcl_tx_flow_control_out),      // output wire buf_lcl_tx_flow_control_out
  .idle2_selected(idle2_selected),                                // output wire idle2_selected
  .idle_selected(idle_selected),                                  // output wire idle_selected
  .buf_lcl_phy_buf_stat_out(buf_lcl_phy_buf_stat_out),            // output wire [5 : 0] buf_lcl_phy_buf_stat_out
  .phy_clk_in(phy_clk_in),                                        // input wire phy_clk_in
  .gt0_qpll_clk_in(gt0_qpll_clk_in),                              // input wire gt0_qpll_clk_in
  .gt0_qpll_out_refclk_in(gt0_qpll_out_refclk_in),                // input wire gt0_qpll_out_refclk_in
  .phy_rst_in(phy_rst_in),                                        // input wire phy_rst_in
  .sim_train_en(sim_train_en),                                    // input wire sim_train_en
  .phy_mce(phy_mce),                                              // input wire phy_mce
  .phy_link_reset(phy_link_reset),                                // input wire phy_link_reset
  .force_reinit(force_reinit),                                    // input wire force_reinit
  .phy_lcl_phy_next_fm_out(phy_lcl_phy_next_fm_out),              // output wire [5 : 0] phy_lcl_phy_next_fm_out
  .phy_lcl_phy_last_ack_out(phy_lcl_phy_last_ack_out),            // output wire [5 : 0] phy_lcl_phy_last_ack_out
  .link_initialized(link_initialized),                            // output wire link_initialized
  .phy_lcl_phy_rewind_out(phy_lcl_phy_rewind_out),                // output wire phy_lcl_phy_rewind_out
  .phy_lcl_phy_rcvd_buf_stat_out(phy_lcl_phy_rcvd_buf_stat_out),  // output wire [5 : 0] phy_lcl_phy_rcvd_buf_stat_out
  .phy_rcvd_mce(phy_rcvd_mce),                                    // output wire phy_rcvd_mce
  .phy_rcvd_link_reset(phy_rcvd_link_reset),                      // output wire phy_rcvd_link_reset
  .port_error(port_error),                                        // output wire port_error
  .port_initialized(port_initialized),                            // output wire port_initialized
  .clk_lock_in(clk_lock_in),                                      // input wire clk_lock_in
  .mode_1x(mode_1x),                                              // output wire mode_1x
  .port_timeout(port_timeout),                                    // output wire [23 : 0] port_timeout
  .srio_host(srio_host),                                          // output wire srio_host
  .phy_lcl_master_enable_out(phy_lcl_master_enable_out),          // output wire phy_lcl_master_enable_out
  .phy_lcl_maint_only_out(phy_lcl_maint_only_out),                // output wire phy_lcl_maint_only_out
  .gtrx_disperr_or(gtrx_disperr_or),                              // output wire gtrx_disperr_or
  .gtrx_notintable_or(gtrx_notintable_or),                        // output wire gtrx_notintable_or
  .phy_debug(phy_debug),                                          // output wire [223 : 0] phy_debug
  .srio_txn0(srio_txn0),                                          // output wire srio_txn0
  .srio_txp0(srio_txp0),                                          // output wire srio_txp0
  .srio_rxn0(srio_rxn0),                                          // input wire srio_rxn0
  .srio_rxp0(srio_rxp0)                                          // input wire srio_rxp0
);
// INST_TAG_END ------ End INSTANTIATION Template ---------

// You must compile the wrapper file srio_5gx1.v when simulating
// the core, srio_5gx1. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.

