--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml counter3bitAsync.twx counter3bitAsync.ncd -o
counter3bitAsync.twr counter3bitAsync.pcf -ucf counter3bitAsync.ucf

Design file:              counter3bitAsync.ncd
Physical constraint file: counter3bitAsync.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C_UP
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
C_EN        |   -0.106(R)|    2.242(R)|C_OUT_0_OBUF      |   0.000|
            |    0.544(F)|    1.722(F)|C_OUT_0_OBUF      |   0.000|
            |    1.496(R)|    0.239(R)|C_OUT_1_OBUF      |   0.000|
            |    2.145(F)|   -0.279(F)|C_OUT_1_OBUF      |   0.000|
T           |   -0.609(R)|    2.609(R)|C_OUT_0_OBUF      |   0.000|
            |   -0.876(F)|    2.823(F)|C_OUT_0_OBUF      |   0.000|
            |    0.628(R)|    0.899(R)|C_OUT_1_OBUF      |   0.000|
            |    0.361(F)|    1.113(F)|C_OUT_1_OBUF      |   0.000|
------------+------------+------------+------------------+--------+

Clock C_UP to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C_OUT<1>    |   12.310(R)|C_OUT_0_OBUF      |   0.000|
            |   12.898(F)|C_OUT_0_OBUF      |   0.000|
C_OUT<2>    |   10.531(R)|C_OUT_1_OBUF      |   0.000|
            |   11.128(F)|C_OUT_1_OBUF      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.749|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_UP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_UP           |    2.370|    2.370|    3.218|    3.218|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
C_UP           |C_OUT<0>       |    8.739|
C_UP           |C_OUT<1>       |    8.236|
C_UP           |C_OUT<2>       |    8.830|
---------------+---------------+---------+


Analysis completed Sun May 19 22:19:53 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4519 MB



