#!/bin/bash

# === Configuration ===
SRC_DIR="vhdl"
TOP_ENTITY="clock_consumer"
OUT_FILE="${TOP_ENTITY}.v"

# === Collect VHDL file paths in correct order ===
PKG_LIST=($(find "$SRC_DIR" -iname '*_pkg.vhd' | sort))
SRC_LIST=($(find "$SRC_DIR" -iname '*.vhd' ! -iname '*_pkg.vhd' | sort))
ALL_FILES=("${PKG_LIST[@]}" "${SRC_LIST[@]}")

# === Print info ===
echo "üì¶ Found packages:"
printf "  %s\n" "${PKG_LIST[@]}"
echo "üìÅ Found VHDL sources:"
printf "  %s\n" "${SRC_LIST[@]}"
echo "üöÄ Target top-level entity: $TOP_ENTITY"

# === Construct file list as a space-separated string ===
FILE_ARGS=$(printf "%s " "${ALL_FILES[@]}")

# === Run yosys with GHDL plugin ===
yosys -m ghdl -p "ghdl -fsynopsys -fexplicit $FILE_ARGS -e $TOP_ENTITY; write_verilog $OUT_FILE" \
    && echo "‚úÖ Conversion successful ‚Üí $OUT_FILE" \
    || echo "‚ùå Conversion failed"
