# MIPS_PIPELINED-verilog-hdl
-this is the pipelined mips based on harvard architecture and implemented as in the following diagram 
![Screenshot 2022-09-01 124932](https://user-images.githubusercontent.com/81904314/188724559-052ec9f5-5a16-45cb-aa3f-153bcbddd0b1.png)
# Tests
-GCD of 120 and 180
![GCD of 120 and 180](https://user-images.githubusercontent.com/81904314/188724706-cd653c3b-d4bd-4f79-a1e7-cb804b40e08f.png)
-Factorial of 7
![Factorial of 7](https://user-images.githubusercontent.com/81904314/188724762-175bf74b-7bdc-4cc0-8e6d-434eccca7c52.png)

