TimeQuest Timing Analyzer report for Memoria
Fri Nov 17 14:17:07 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_pb'
 13. Slow 1200mV 85C Model Hold: 'clk_pb'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_pb'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk_pb'
 27. Slow 1200mV 0C Model Hold: 'clk_pb'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_pb'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk_pb'
 40. Fast 1200mV 0C Model Hold: 'clk_pb'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_pb'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Memoria                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk_pb     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pb } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 206.53 MHz ; 206.53 MHz      ; clk_pb     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; clk_pb ; -3.842 ; -44.604           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clk_pb ; 0.481 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; clk_pb ; -3.000 ; -53.484                         ;
+--------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pb'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.842 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.098     ; 4.802      ;
; -3.444 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.022      ; 4.484      ;
; -3.409 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.022      ; 4.449      ;
; -3.401 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.033     ; 4.386      ;
; -3.395 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.022      ; 4.435      ;
; -3.389 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.022      ; 4.429      ;
; -3.320 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.033     ; 4.305      ;
; -3.183 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.033     ; 4.168      ;
; -3.160 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.033     ; 4.145      ;
; -1.947 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.968      ;
; -1.892 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.913      ;
; -1.833 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.854      ;
; -1.712 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.733      ;
; -1.665 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.686      ;
; -1.653 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.713      ;
; -1.653 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.713      ;
; -1.652 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.712      ;
; -1.632 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.692      ;
; -1.625 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.646      ;
; -1.560 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.581      ;
; -1.553 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.668      ;
; -1.551 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.572      ;
; -1.550 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.665      ;
; -1.550 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.665      ;
; -1.532 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.553      ;
; -1.530 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.645      ;
; -1.510 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.568     ; 1.960      ;
; -1.498 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.613      ;
; -1.478 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.568     ; 1.928      ;
; -1.458 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.568     ; 1.908      ;
; -1.454 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.569      ;
; -1.407 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.428      ;
; -1.355 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.037     ; 2.376      ;
; -1.296 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.411      ;
; -1.270 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.385      ;
; -1.239 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.299      ;
; -1.216 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.042      ; 2.276      ;
; -1.160 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.275      ;
; -1.151 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.266      ;
; -1.142 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.257      ;
; -1.088 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.821      ;
; -1.087 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.820      ;
; -1.013 ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.097      ; 2.128      ;
; -0.979 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.712      ;
; -0.977 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.710      ;
; -0.949 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.682      ;
; -0.949 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.682      ;
; -0.893 ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.228     ; 1.683      ;
; -0.893 ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.228     ; 1.683      ;
; -0.888 ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.621      ;
; -0.887 ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.285     ; 1.620      ;
; -0.765 ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.648      ;
; -0.656 ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.623      ;
; -0.621 ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.504      ;
; -0.594 ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.477      ;
; -0.511 ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.478      ;
; -0.509 ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.476      ;
; -0.287 ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.170      ;
; -0.284 ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.167      ;
; -0.258 ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.175     ; 1.141      ;
; -0.175 ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.142      ;
; -0.175 ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.142      ;
; -0.175 ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 1.142      ;
; -0.025 ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 0.992      ;
; 0.154  ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 0.813      ;
; 0.154  ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.051     ; 0.813      ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pb'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.481 ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 0.718      ;
; 0.482 ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 0.719      ;
; 0.652 ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 0.889      ;
; 0.805 ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.042      ;
; 0.806 ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.065      ;
; 0.806 ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.043      ;
; 0.806 ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.043      ;
; 0.832 ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.091      ;
; 0.833 ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.092      ;
; 1.040 ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.277      ;
; 1.040 ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.277      ;
; 1.041 ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.300      ;
; 1.067 ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.326      ;
; 1.209 ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.051      ; 1.446      ;
; 1.235 ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.037      ; 1.494      ;
; 1.422 ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.511      ;
; 1.422 ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.511      ;
; 1.437 ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.042     ; 1.581      ;
; 1.438 ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.042     ; 1.582      ;
; 1.494 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.583      ;
; 1.494 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.583      ;
; 1.518 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.607      ;
; 1.521 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.610      ;
; 1.532 ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.003      ;
; 1.636 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.725      ;
; 1.638 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.097     ; 1.727      ;
; 1.679 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.150      ;
; 1.683 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.154      ;
; 1.686 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.157      ;
; 1.709 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.180      ;
; 1.741 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.212      ;
; 1.751 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.165      ;
; 1.751 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.165      ;
; 1.881 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.272      ;
; 1.908 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.379      ;
; 1.931 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.322      ;
; 1.950 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.421      ;
; 1.970 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.441      ;
; 1.971 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.442      ;
; 1.972 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.443      ;
; 1.973 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.285      ; 2.444      ;
; 2.023 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.414      ;
; 2.027 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.396     ; 1.817      ;
; 2.037 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.451      ;
; 2.039 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.396     ; 1.829      ;
; 2.043 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.457      ;
; 2.045 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.459      ;
; 2.045 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.228      ; 2.459      ;
; 2.056 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.447      ;
; 2.077 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.396     ; 1.867      ;
; 2.079 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.470      ;
; 2.086 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.477      ;
; 2.110 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.501      ;
; 2.126 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.517      ;
; 2.138 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.529      ;
; 2.285 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.676      ;
; 2.341 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.169      ; 2.732      ;
; 3.570 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.181      ; 3.937      ;
; 3.591 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.181      ; 3.958      ;
; 3.657 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.108      ; 3.987      ;
; 3.742 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.181      ; 4.109      ;
; 3.773 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.238      ; 4.197      ;
; 3.779 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.181      ; 4.146      ;
; 3.779 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.238      ; 4.203      ;
; 3.790 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.238      ; 4.214      ;
; 3.822 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.238      ; 4.246      ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_pb'                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_pb ; Rise       ; clk_pb                                                                                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; 0.228  ; 0.463        ; 0.235          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.228  ; 0.463        ; 0.235          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.228  ; 0.463        ; 0.235          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; 0.292  ; 0.527        ; 0.235          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.292  ; 0.527        ; 0.235          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.292  ; 0.527        ; 0.235          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; 0.359  ; 0.547        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; 0.359  ; 0.547        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; 0.359  ; 0.547        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; 0.359  ; 0.547        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk_pb     ; 2.409 ; 2.815 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; 2.175 ; 2.572 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; 2.377 ; 2.785 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; 2.186 ; 2.622 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; 2.118 ; 2.536 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; 2.067 ; 2.482 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; 2.039 ; 2.453 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; 2.409 ; 2.815 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; 2.105 ; 2.536 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; 2.068 ; 2.484 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; 2.320 ; 2.710 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; 2.810 ; 3.247 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; 2.275 ; 2.661 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; 2.551 ; 3.008 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; 2.224 ; 2.636 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; 2.370 ; 2.793 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; 2.685 ; 3.069 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; 2.350 ; 2.777 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; 2.449 ; 2.890 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; 2.810 ; 3.247 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk_pb     ; -1.598 ; -1.996 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; -1.731 ; -2.112 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; -1.924 ; -2.316 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; -1.741 ; -2.160 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; -1.675 ; -2.076 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; -1.626 ; -2.026 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; -1.598 ; -1.996 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; -1.954 ; -2.344 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; -1.663 ; -2.077 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; -1.627 ; -2.027 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; -1.448 ; -1.815 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; -1.747 ; -2.136 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; -1.797 ; -2.159 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; -2.005 ; -2.420 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; -1.747 ; -2.136 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; -1.888 ; -2.286 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; -2.194 ; -2.555 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; -1.872 ; -2.274 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; -1.967 ; -2.383 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; -2.298 ; -2.696 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led[*]    ; clk_pb     ; 11.157 ; 11.037 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 8.344  ; 8.445  ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 8.774  ; 8.722  ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 9.382  ; 9.422  ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 8.853  ; 8.771  ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 8.412  ; 8.476  ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 7.493  ; 7.535  ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 10.143 ; 10.076 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 11.157 ; 11.037 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led[*]    ; clk_pb     ; 7.235  ; 7.274  ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 8.054  ; 8.150  ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 8.465  ; 8.414  ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 9.049  ; 9.085  ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 8.541  ; 8.460  ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 8.118  ; 8.177  ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 7.235  ; 7.274  ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 9.780  ; 9.714  ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 10.754 ; 10.637 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.87 MHz ; 224.87 MHz      ; clk_pb     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_pb ; -3.447 ; -39.183          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_pb ; 0.445 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_pb ; -3.000 ; -53.352                        ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pb'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.447 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.083     ; 4.414      ;
; -3.068 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.011      ; 4.098      ;
; -3.035 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.011      ; 4.065      ;
; -3.032 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 4.015      ;
; -3.024 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.011      ; 4.054      ;
; -3.019 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.011      ; 4.049      ;
; -2.939 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 3.922      ;
; -2.823 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 3.806      ;
; -2.800 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 3.783      ;
; -1.715 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.749      ;
; -1.686 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.720      ;
; -1.653 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.687      ;
; -1.476 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.510      ;
; -1.461 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.495      ;
; -1.454 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.488      ;
; -1.398 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.432      ;
; -1.369 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.432      ;
; -1.368 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.431      ;
; -1.367 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.430      ;
; -1.350 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.384      ;
; -1.348 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.411      ;
; -1.330 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.364      ;
; -1.323 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.433      ;
; -1.305 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.514     ; 1.810      ;
; -1.290 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.400      ;
; -1.289 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.399      ;
; -1.288 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.398      ;
; -1.287 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.397      ;
; -1.276 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.386      ;
; -1.270 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.514     ; 1.775      ;
; -1.261 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.514     ; 1.766      ;
; -1.232 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.266      ;
; -1.175 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.016     ; 2.209      ;
; -1.115 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.225      ;
; -1.068 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.131      ;
; -1.064 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.044      ; 2.127      ;
; -1.060 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.170      ;
; -1.001 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.111      ;
; -0.994 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.104      ;
; -0.987 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 2.097      ;
; -0.924 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.684      ;
; -0.923 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.683      ;
; -0.877 ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.091      ; 1.987      ;
; -0.834 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.594      ;
; -0.832 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.592      ;
; -0.805 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.565      ;
; -0.805 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.565      ;
; -0.761 ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.209     ; 1.571      ;
; -0.760 ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.209     ; 1.570      ;
; -0.758 ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.518      ;
; -0.758 ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.259     ; 1.518      ;
; -0.578 ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.483      ;
; -0.477 ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.452      ;
; -0.458 ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.363      ;
; -0.434 ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.339      ;
; -0.353 ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.328      ;
; -0.352 ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.327      ;
; -0.154 ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.059      ;
; -0.150 ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.055      ;
; -0.129 ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.145     ; 1.034      ;
; -0.049 ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.024      ;
; -0.048 ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.023      ;
; -0.048 ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 1.023      ;
; 0.069  ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 0.906      ;
; 0.243  ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 0.732      ;
; 0.243  ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.044     ; 0.732      ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pb'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.660      ;
; 0.445 ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.660      ;
; 0.597 ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.812      ;
; 0.734 ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.949      ;
; 0.735 ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.950      ;
; 0.735 ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 0.950      ;
; 0.742 ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 0.982      ;
; 0.763 ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 1.003      ;
; 0.767 ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 1.007      ;
; 0.957 ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 1.172      ;
; 0.957 ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 1.172      ;
; 0.965 ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 1.205      ;
; 0.990 ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 1.230      ;
; 1.106 ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.044      ; 1.321      ;
; 1.133 ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.039      ; 1.373      ;
; 1.265 ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.345      ;
; 1.265 ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.345      ;
; 1.284 ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.044     ; 1.411      ;
; 1.285 ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.044     ; 1.412      ;
; 1.334 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.414      ;
; 1.334 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.414      ;
; 1.354 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.434      ;
; 1.357 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.437      ;
; 1.381 ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 1.811      ;
; 1.471 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.551      ;
; 1.472 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.091     ; 1.552      ;
; 1.513 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 1.943      ;
; 1.514 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 1.944      ;
; 1.515 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 1.945      ;
; 1.537 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 1.967      ;
; 1.555 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 1.935      ;
; 1.578 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 1.958      ;
; 1.578 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.008      ;
; 1.695 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.125      ;
; 1.709 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.073      ;
; 1.732 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.162      ;
; 1.764 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.128      ;
; 1.796 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.226      ;
; 1.815 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.245      ;
; 1.815 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.245      ;
; 1.818 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.259      ; 2.248      ;
; 1.823 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.361     ; 1.633      ;
; 1.841 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.361     ; 1.651      ;
; 1.865 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.361     ; 1.675      ;
; 1.874 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.238      ;
; 1.882 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.246      ;
; 1.891 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.255      ;
; 1.893 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.257      ;
; 1.895 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 2.275      ;
; 1.900 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.264      ;
; 1.901 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.265      ;
; 1.903 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 2.283      ;
; 1.904 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 2.284      ;
; 1.905 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.209      ; 2.285      ;
; 1.967 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.331      ;
; 2.039 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.403      ;
; 2.087 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.163      ; 2.451      ;
; 3.229 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.149      ; 3.549      ;
; 3.247 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.149      ; 3.567      ;
; 3.314 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.090      ; 3.605      ;
; 3.383 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.149      ; 3.703      ;
; 3.413 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.149      ; 3.733      ;
; 3.416 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.199      ; 3.786      ;
; 3.423 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.199      ; 3.793      ;
; 3.432 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.199      ; 3.802      ;
; 3.459 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.199      ; 3.829      ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_pb'                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_pb ; Rise       ; clk_pb                                                                                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; 0.240  ; 0.426        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; 0.240  ; 0.426        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; 0.240  ; 0.426        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; 0.243  ; 0.429        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; 0.248  ; 0.481        ; 0.233          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.248  ; 0.481        ; 0.233          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.248  ; 0.481        ; 0.233          ; Low Pulse Width  ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; 0.282  ; 0.515        ; 0.233          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.282  ; 0.515        ; 0.233          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.283  ; 0.516        ; 0.233          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; 0.347  ; 0.565        ; 0.218          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk_pb     ; 2.133 ; 2.393 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; 1.919 ; 2.188 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; 2.117 ; 2.367 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; 1.931 ; 2.226 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; 1.869 ; 2.139 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; 1.822 ; 2.094 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; 1.793 ; 2.065 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; 2.133 ; 2.393 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; 1.854 ; 2.146 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; 1.822 ; 2.093 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; 2.039 ; 2.300 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; 2.513 ; 2.773 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; 2.032 ; 2.257 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; 2.274 ; 2.567 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; 1.980 ; 2.230 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; 2.115 ; 2.371 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; 2.405 ; 2.623 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; 2.090 ; 2.356 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; 2.185 ; 2.457 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; 2.513 ; 2.773 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk_pb     ; -1.404 ; -1.663 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; -1.526 ; -1.784 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; -1.716 ; -1.955 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; -1.538 ; -1.819 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; -1.477 ; -1.735 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; -1.433 ; -1.693 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; -1.404 ; -1.663 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; -1.731 ; -1.979 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; -1.463 ; -1.742 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; -1.432 ; -1.691 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; -1.258 ; -1.507 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; -1.551 ; -1.784 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; -1.601 ; -1.810 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; -1.778 ; -2.041 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; -1.551 ; -1.784 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; -1.681 ; -1.920 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; -1.964 ; -2.166 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; -1.662 ; -1.910 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; -1.753 ; -2.007 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; -2.050 ; -2.284 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; led[*]    ; clk_pb     ; 10.249 ; 9.901 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 7.580  ; 7.577 ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 8.003  ; 7.812 ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 8.551  ; 8.447 ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 8.061  ; 7.864 ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 7.666  ; 7.597 ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 6.796  ; 6.754 ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 9.290  ; 9.050 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 10.249 ; 9.901 ; Fall       ; clk_pb          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; clk_pb     ; 6.544 ; 6.503 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 7.299 ; 7.296 ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 7.703 ; 7.519 ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 8.229 ; 8.128 ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 7.759 ; 7.569 ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 7.379 ; 7.312 ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 6.544 ; 6.503 ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 8.939 ; 8.707 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 9.860 ; 9.525 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_pb ; -1.165 ; -9.188           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_pb ; 0.215 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_pb ; -3.000 ; -45.281                        ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pb'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.165 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.050     ; 2.144      ;
; -0.923 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.029      ; 1.959      ;
; -0.905 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.029      ; 1.941      ;
; -0.900 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.029      ; 1.936      ;
; -0.899 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.029      ; 1.935      ;
; -0.880 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.006      ; 1.893      ;
; -0.852 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.006      ; 1.865      ;
; -0.775 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.006      ; 1.788      ;
; -0.767 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.006      ; 1.780      ;
; -0.554 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.547      ;
; -0.520 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.513      ;
; -0.493 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.486      ;
; -0.402 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.395      ;
; -0.384 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.377      ;
; -0.373 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.366      ;
; -0.356 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.390      ;
; -0.355 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.389      ;
; -0.355 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.389      ;
; -0.348 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.341      ;
; -0.346 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.380      ;
; -0.325 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.324     ; 1.008      ;
; -0.311 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.324     ; 0.994      ;
; -0.305 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.362      ;
; -0.303 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.360      ;
; -0.302 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.359      ;
; -0.298 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.324     ; 0.981      ;
; -0.288 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.345      ;
; -0.283 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.276      ;
; -0.276 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.269      ;
; -0.271 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.328      ;
; -0.248 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.305      ;
; -0.215 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.208      ;
; -0.187 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.036     ; 1.180      ;
; -0.163 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.197      ;
; -0.151 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.208      ;
; -0.147 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.204      ;
; -0.138 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.027      ; 1.172      ;
; -0.093 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.150      ;
; -0.074 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.927      ;
; -0.072 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.925      ;
; -0.059 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.116      ;
; -0.058 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.115      ;
; -0.019 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.872      ;
; -0.017 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.870      ;
; -0.003 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.856      ;
; -0.003 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.856      ;
; 0.022  ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.130     ; 0.855      ;
; 0.022  ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.130     ; 0.855      ;
; 0.034  ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; 0.050      ; 1.023      ;
; 0.044  ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.809      ;
; 0.045  ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 1.000        ; -0.154     ; 0.808      ;
; 0.096  ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.817      ;
; 0.174  ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.739      ;
; 0.187  ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.726      ;
; 0.190  ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.790      ;
; 0.267  ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.713      ;
; 0.269  ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.711      ;
; 0.342  ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.571      ;
; 0.343  ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.570      ;
; 0.357  ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 1.000        ; -0.116     ; 0.556      ;
; 0.437  ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.543      ;
; 0.437  ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.543      ;
; 0.437  ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.543      ;
; 0.530  ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.450      ;
; 0.594  ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.386      ;
; 0.594  ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 1.000        ; -0.027     ; 0.386      ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pb'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; regio:inst1|reg[5]                                                                            ; regio:inst1|out2iobus[5]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.326      ;
; 0.215 ; regio:inst1|reg[4]                                                                            ; regio:inst1|out2iobus[4]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.326      ;
; 0.288 ; regio:inst1|reg[6]                                                                            ; regio:inst1|out2iobus[6]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.399      ;
; 0.367 ; regio:inst1|out2iobus[6]~en                                                                   ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.478      ;
; 0.367 ; regio:inst1|out2iobus[4]~en                                                                   ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.478      ;
; 0.368 ; regio:inst1|out2iobus[5]~en                                                                   ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.479      ;
; 0.391 ; regio:inst1|out2iobus[6]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.491      ;
; 0.401 ; regio:inst1|out2iobus[5]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.501      ;
; 0.402 ; regio:inst1|out2iobus[4]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.502      ;
; 0.469 ; regio:inst1|out2iobus[4]~reg0                                                                 ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.580      ;
; 0.471 ; regio:inst1|out2iobus[6]~reg0                                                                 ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.582      ;
; 0.495 ; regio:inst1|out2iobus[6]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.595      ;
; 0.504 ; regio:inst1|out2iobus[4]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.604      ;
; 0.540 ; regio:inst1|out2iobus[5]~reg0                                                                 ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.027      ; 0.651      ;
; 0.573 ; regio:inst1|out2iobus[5]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; -0.004     ; 0.673      ;
; 0.662 ; regio:inst1|reg[3]                                                                            ; regio:inst1|output[3]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.696      ;
; 0.663 ; regio:inst1|reg[3]                                                                            ; regio:inst1|out2iobus[3]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.697      ;
; 0.682 ; regio:inst1|reg[7]                                                                            ; regio:inst1|output[7]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.027     ; 0.739      ;
; 0.683 ; regio:inst1|reg[7]                                                                            ; regio:inst1|out2iobus[7]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.027     ; 0.740      ;
; 0.691 ; regio:inst1|out2iobus[3]~en                                                                   ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 0.929      ;
; 0.696 ; regio:inst1|reg[2]                                                                            ; regio:inst1|out2iobus[2]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.730      ;
; 0.696 ; regio:inst1|reg[2]                                                                            ; regio:inst1|output[2]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.730      ;
; 0.707 ; regio:inst1|reg[0]                                                                            ; regio:inst1|out2iobus[0]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.741      ;
; 0.709 ; regio:inst1|reg[0]                                                                            ; regio:inst1|output[0]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.743      ;
; 0.739 ; regio:inst1|out2iobus[2]~reg0                                                                 ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 0.977      ;
; 0.754 ; regio:inst1|out2iobus[1]~en                                                                   ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 0.992      ;
; 0.755 ; regio:inst1|reg[1]                                                                            ; regio:inst1|out2iobus[1]~reg0                                                                      ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.789      ;
; 0.756 ; regio:inst1|reg[1]                                                                            ; regio:inst1|output[1]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.050     ; 0.790      ;
; 0.758 ; regio:inst1|out2iobus[0]~en                                                                   ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 0.996      ;
; 0.762 ; regio:inst1|out2iobus[0]~reg0                                                                 ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.000      ;
; 0.789 ; regio:inst1|out2iobus[2]~en                                                                   ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.027      ;
; 0.791 ; regio:inst1|out2iobus[7]~reg0                                                                 ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.005      ;
; 0.796 ; regio:inst1|out2iobus[7]~en                                                                   ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.010      ;
; 0.854 ; regio:inst1|out2iobus[1]~reg0                                                                 ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.092      ;
; 0.874 ; regio:inst1|out2iobus[3]~reg0                                                                 ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.112      ;
; 0.889 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.127      ;
; 0.889 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.127      ;
; 0.889 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.127      ;
; 0.891 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.154      ; 1.129      ;
; 0.908 ; regio:inst1|out2iobus[7]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.085      ;
; 0.929 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.143      ;
; 0.931 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.145      ;
; 0.932 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.146      ;
; 0.933 ; memoria_1p:inst|rd_d1                                                                         ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.130      ; 1.147      ;
; 0.942 ; regio:inst1|out2iobus[3]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.119      ;
; 0.946 ; memoria_1p:inst|rd_d1                                                                         ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.123      ;
; 0.960 ; regio:inst1|out2iobus[2]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.137      ;
; 0.982 ; regio:inst1|out2iobus[0]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.159      ;
; 0.988 ; regio:inst1|out2iobus[7]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.165      ;
; 0.990 ; regio:inst1|reg[6]                                                                            ; regio:inst1|output[6]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.230     ; 0.844      ;
; 0.995 ; regio:inst1|reg[4]                                                                            ; regio:inst1|output[4]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.230     ; 0.849      ;
; 1.000 ; regio:inst1|out2iobus[1]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.177      ;
; 1.008 ; regio:inst1|reg[5]                                                                            ; regio:inst1|output[5]                                                                              ; clk_pb       ; clk_pb      ; 0.000        ; -0.230     ; 0.862      ;
; 1.010 ; regio:inst1|out2iobus[0]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.187      ;
; 1.044 ; regio:inst1|out2iobus[2]~en                                                                   ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.221      ;
; 1.068 ; regio:inst1|out2iobus[1]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.245      ;
; 1.092 ; regio:inst1|out2iobus[3]~reg0                                                                 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.073      ; 1.269      ;
; 1.413 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[4]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.118      ; 1.615      ;
; 1.421 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[5]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.118      ; 1.623      ;
; 1.478 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[7]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.118      ; 1.680      ;
; 1.481 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_pb       ; clk_pb      ; 0.000        ; 0.054      ; 1.639      ;
; 1.515 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[6]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.118      ; 1.717      ;
; 1.526 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[0]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.142      ; 1.752      ;
; 1.530 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[2]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.142      ; 1.756      ;
; 1.534 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[1]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.142      ; 1.760      ;
; 1.545 ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg ; regio:inst1|reg[3]                                                                                 ; clk_pb       ; clk_pb      ; 0.000        ; 0.142      ; 1.771      ;
+-------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_pb'                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_pb ; Rise       ; clk_pb                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; -0.199 ; 0.017        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[0]                                                                                  ;
; -0.199 ; 0.017        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[1]                                                                                  ;
; -0.199 ; 0.017        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[2]                                                                                  ;
; -0.199 ; 0.017        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[3]                                                                                  ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~en                                                                         ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[4]~reg0                                                                       ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~en                                                                         ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[5]~reg0                                                                       ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~en                                                                         ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[6]~reg0                                                                       ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[4]                                                                                  ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[5]                                                                                  ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[6]                                                                                  ;
; -0.189 ; 0.027        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|reg[7]                                                                                  ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|rd_d1                                                                               ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~en                                                                         ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[0]~reg0                                                                       ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~en                                                                         ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[1]~reg0                                                                       ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~en                                                                         ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[2]~reg0                                                                       ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~en                                                                         ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[3]~reg0                                                                       ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~en                                                                         ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|out2iobus[7]~reg0                                                                       ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[0]                                                                               ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[1]                                                                               ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[2]                                                                               ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[3]                                                                               ;
; -0.172 ; 0.044        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[7]                                                                               ;
; -0.141 ; 0.075        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[4]                                                                               ;
; -0.141 ; 0.075        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[5]                                                                               ;
; -0.141 ; 0.075        ; 0.216          ; High Pulse Width ; clk_pb ; Fall       ; regio:inst1|output[6]                                                                               ;
; -0.140 ; 0.090        ; 0.230          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.140 ; 0.090        ; 0.230          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.140 ; 0.090        ; 0.230          ; High Pulse Width ; clk_pb ; Fall       ; memoria_1p:inst|altsyncram:ram_rtl_0|altsyncram_ac81:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[0]|clk                                                                                    ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[1]|clk                                                                                    ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[2]|clk                                                                                    ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[3]|clk                                                                                    ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[4]~en|clk                                                                           ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[4]~reg0|clk                                                                         ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[5]~en|clk                                                                           ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[5]~reg0|clk                                                                         ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[6]~en|clk                                                                           ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[6]~reg0|clk                                                                         ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[4]|clk                                                                                    ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[5]|clk                                                                                    ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[6]|clk                                                                                    ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|reg[7]|clk                                                                                    ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[0]~en|clk                                                                           ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[0]~reg0|clk                                                                         ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[1]~en|clk                                                                           ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[1]~reg0|clk                                                                         ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[2]~en|clk                                                                           ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[2]~reg0|clk                                                                         ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[3]~en|clk                                                                           ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[3]~reg0|clk                                                                         ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[7]~en|clk                                                                           ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|out2iobus[7]~reg0|clk                                                                         ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|output[0]|clk                                                                                 ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|output[1]|clk                                                                                 ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clk_pb ; Rise       ; inst1|output[2]|clk                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk_pb     ; 0.917 ; 1.595 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; 0.823 ; 1.486 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; 0.917 ; 1.594 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; 0.818 ; 1.493 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; 0.762 ; 1.437 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; 0.754 ; 1.417 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; 0.724 ; 1.385 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; 0.905 ; 1.595 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; 0.775 ; 1.441 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; 0.739 ; 1.406 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; 0.872 ; 1.490 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; 1.068 ; 1.770 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; 0.826 ; 1.482 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; 0.984 ; 1.673 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; 0.791 ; 1.454 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; 0.873 ; 1.551 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; 1.015 ; 1.703 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; 0.862 ; 1.533 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; 0.925 ; 1.607 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; 1.068 ; 1.770 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk_pb     ; -0.505 ; -1.156 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; -0.603 ; -1.255 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; -0.692 ; -1.358 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; -0.597 ; -1.261 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; -0.543 ; -1.206 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; -0.536 ; -1.188 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; -0.505 ; -1.156 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; -0.680 ; -1.358 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; -0.555 ; -1.211 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; -0.520 ; -1.177 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; -0.404 ; -1.007 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; -0.554 ; -1.200 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; -0.588 ; -1.227 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; -0.711 ; -1.375 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; -0.554 ; -1.200 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; -0.633 ; -1.292 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; -0.771 ; -1.440 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; -0.624 ; -1.278 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; -0.684 ; -1.348 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; -0.814 ; -1.486 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; clk_pb     ; 6.004 ; 6.340 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 4.691 ; 4.900 ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 4.809 ; 5.008 ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 5.148 ; 5.417 ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 4.847 ; 5.052 ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 4.658 ; 4.884 ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 4.193 ; 4.352 ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 5.517 ; 5.830 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 6.004 ; 6.340 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; clk_pb     ; 4.061 ; 4.214 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 4.540 ; 4.741 ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 4.651 ; 4.842 ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 4.977 ; 5.235 ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 4.688 ; 4.884 ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 4.507 ; 4.724 ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 4.061 ; 4.214 ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 5.333 ; 5.633 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 5.799 ; 6.122 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.842  ; 0.215 ; N/A      ; N/A     ; -3.000              ;
;  clk_pb          ; -3.842  ; 0.215 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -44.604 ; 0.0   ; 0.0      ; 0.0     ; -53.484             ;
;  clk_pb          ; -44.604 ; 0.000 ; N/A      ; N/A     ; -53.484             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk_pb     ; 2.409 ; 2.815 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; 2.175 ; 2.572 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; 2.377 ; 2.785 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; 2.186 ; 2.622 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; 2.118 ; 2.536 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; 2.067 ; 2.482 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; 2.039 ; 2.453 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; 2.409 ; 2.815 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; 2.105 ; 2.536 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; 2.068 ; 2.484 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; 2.320 ; 2.710 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; 2.810 ; 3.247 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; 2.275 ; 2.661 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; 2.551 ; 3.008 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; 2.224 ; 2.636 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; 2.370 ; 2.793 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; 2.685 ; 3.069 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; 2.350 ; 2.777 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; 2.449 ; 2.890 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; 2.810 ; 3.247 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk_pb     ; -0.505 ; -1.156 ; Fall       ; clk_pb          ;
;  addr[0]  ; clk_pb     ; -0.603 ; -1.255 ; Fall       ; clk_pb          ;
;  addr[1]  ; clk_pb     ; -0.692 ; -1.358 ; Fall       ; clk_pb          ;
;  addr[2]  ; clk_pb     ; -0.597 ; -1.261 ; Fall       ; clk_pb          ;
;  addr[3]  ; clk_pb     ; -0.543 ; -1.206 ; Fall       ; clk_pb          ;
;  addr[4]  ; clk_pb     ; -0.536 ; -1.188 ; Fall       ; clk_pb          ;
;  addr[5]  ; clk_pb     ; -0.505 ; -1.156 ; Fall       ; clk_pb          ;
;  addr[6]  ; clk_pb     ; -0.680 ; -1.358 ; Fall       ; clk_pb          ;
;  addr[7]  ; clk_pb     ; -0.555 ; -1.211 ; Fall       ; clk_pb          ;
;  addr[8]  ; clk_pb     ; -0.520 ; -1.177 ; Fall       ; clk_pb          ;
; rd0wr1    ; clk_pb     ; -0.404 ; -1.007 ; Fall       ; clk_pb          ;
; sw[*]     ; clk_pb     ; -0.554 ; -1.200 ; Fall       ; clk_pb          ;
;  sw[0]    ; clk_pb     ; -0.588 ; -1.227 ; Fall       ; clk_pb          ;
;  sw[1]    ; clk_pb     ; -0.711 ; -1.375 ; Fall       ; clk_pb          ;
;  sw[2]    ; clk_pb     ; -0.554 ; -1.200 ; Fall       ; clk_pb          ;
;  sw[3]    ; clk_pb     ; -0.633 ; -1.292 ; Fall       ; clk_pb          ;
;  sw[4]    ; clk_pb     ; -0.771 ; -1.440 ; Fall       ; clk_pb          ;
;  sw[5]    ; clk_pb     ; -0.624 ; -1.278 ; Fall       ; clk_pb          ;
;  sw[6]    ; clk_pb     ; -0.684 ; -1.348 ; Fall       ; clk_pb          ;
;  sw[7]    ; clk_pb     ; -0.814 ; -1.486 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led[*]    ; clk_pb     ; 11.157 ; 11.037 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 8.344  ; 8.445  ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 8.774  ; 8.722  ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 9.382  ; 9.422  ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 8.853  ; 8.771  ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 8.412  ; 8.476  ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 7.493  ; 7.535  ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 10.143 ; 10.076 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 11.157 ; 11.037 ; Fall       ; clk_pb          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; clk_pb     ; 4.061 ; 4.214 ; Fall       ; clk_pb          ;
;  led[0]   ; clk_pb     ; 4.540 ; 4.741 ; Fall       ; clk_pb          ;
;  led[1]   ; clk_pb     ; 4.651 ; 4.842 ; Fall       ; clk_pb          ;
;  led[2]   ; clk_pb     ; 4.977 ; 5.235 ; Fall       ; clk_pb          ;
;  led[3]   ; clk_pb     ; 4.688 ; 4.884 ; Fall       ; clk_pb          ;
;  led[4]   ; clk_pb     ; 4.507 ; 4.724 ; Fall       ; clk_pb          ;
;  led[5]   ; clk_pb     ; 4.061 ; 4.214 ; Fall       ; clk_pb          ;
;  led[6]   ; clk_pb     ; 5.333 ; 5.633 ; Fall       ; clk_pb          ;
;  led[7]   ; clk_pb     ; 5.799 ; 6.122 ; Fall       ; clk_pb          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rd0wr1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pb                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_pb     ; clk_pb   ; 0        ; 0        ; 0        ; 80       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_pb     ; clk_pb   ; 0        ; 0        ; 0        ; 80       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 17 14:17:00 2017
Info: Command: quartus_sta Memoria -c Memoria
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_pb clk_pb
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.842
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.842       -44.604 clk_pb 
Info (332146): Worst-case hold slack is 0.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.481         0.000 clk_pb 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -53.484 clk_pb 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.447       -39.183 clk_pb 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clk_pb 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -53.352 clk_pb 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.165        -9.188 clk_pb 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_pb 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -45.281 clk_pb 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 491 megabytes
    Info: Processing ended: Fri Nov 17 14:17:07 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


